<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 06 08:32:54 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29768</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16247</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_54m</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_27m </td>
<td>clock_27m</td>
<td>clk_54m </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk_27m </td>
<td>clock_27m</td>
<td>O_sdram_clk O_sdram_clk_d </td>
</tr>
<tr>
<td>clock_VideoDHClk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_27m </td>
<td>clock_27m</td>
<td>VideoDHClk </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_27m </td>
<td>clock_27m</td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>ex_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>div4/clkdiv_inst/CLKOUT</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>411.912(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>86.703(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>379.101(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_54m</td>
<td>54.000(MHz)</td>
<td style="color: #FF0000;" class = "error">45.925(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td>181.316(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDHClk!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of ex_clk_27m!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_54m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_54m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDHClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDHClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 400 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.142</td>
<td>cpu1/RD_s0/Q</td>
<td>mem1/sdram_seq_0_s4/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>8.030</td>
</tr>
<tr>
<td>2</td>
<td>1.598</td>
<td>cpu1/RD_s0/Q</td>
<td>mem1/sdram_seq_2_s1/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.573</td>
</tr>
<tr>
<td>3</td>
<td>1.598</td>
<td>cpu1/RD_s0/Q</td>
<td>mem1/sdram_seq_1_s1/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.573</td>
</tr>
<tr>
<td>4</td>
<td>1.699</td>
<td>cpu1/RD_s0/Q</td>
<td>mem1/sdram_write_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.472</td>
</tr>
<tr>
<td>5</td>
<td>1.732</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_6_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>17.233</td>
</tr>
<tr>
<td>6</td>
<td>1.957</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>state_wait_0_s4/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.214</td>
</tr>
<tr>
<td>7</td>
<td>1.957</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>state_wait_1_s2/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.214</td>
</tr>
<tr>
<td>8</td>
<td>2.101</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>state_wait_0_s4/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.070</td>
</tr>
<tr>
<td>9</td>
<td>2.129</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>wait_io_ff_s2/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>7.042</td>
</tr>
<tr>
<td>10</td>
<td>2.393</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_1_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>16.572</td>
</tr>
<tr>
<td>11</td>
<td>2.440</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.990</td>
</tr>
<tr>
<td>12</td>
<td>2.463</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_3_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>16.502</td>
</tr>
<tr>
<td>13</td>
<td>2.501</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.929</td>
</tr>
<tr>
<td>14</td>
<td>2.501</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.929</td>
</tr>
<tr>
<td>15</td>
<td>2.503</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.927</td>
</tr>
<tr>
<td>16</td>
<td>2.503</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.927</td>
</tr>
<tr>
<td>17</td>
<td>2.510</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.920</td>
</tr>
<tr>
<td>18</td>
<td>2.510</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.920</td>
</tr>
<tr>
<td>19</td>
<td>2.525</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.905</td>
</tr>
<tr>
<td>20</td>
<td>2.525</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.905</td>
</tr>
<tr>
<td>21</td>
<td>2.525</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.905</td>
</tr>
<tr>
<td>22</td>
<td>2.624</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.806</td>
</tr>
<tr>
<td>23</td>
<td>2.624</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.806</td>
</tr>
<tr>
<td>24</td>
<td>2.642</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.788</td>
</tr>
<tr>
<td>25</td>
<td>2.642</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.788</td>
</tr>
<tr>
<td>26</td>
<td>2.656</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.774</td>
</tr>
<tr>
<td>27</td>
<td>2.656</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.774</td>
</tr>
<tr>
<td>28</td>
<td>2.670</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.760</td>
</tr>
<tr>
<td>29</td>
<td>2.670</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.760</td>
</tr>
<tr>
<td>30</td>
<td>2.670</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.760</td>
</tr>
<tr>
<td>31</td>
<td>2.678</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.752</td>
</tr>
<tr>
<td>32</td>
<td>2.680</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config_reset_ff_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>6.491</td>
</tr>
<tr>
<td>33</td>
<td>2.685</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.745</td>
</tr>
<tr>
<td>34</td>
<td>2.685</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.745</td>
</tr>
<tr>
<td>35</td>
<td>2.693</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.737</td>
</tr>
<tr>
<td>36</td>
<td>2.693</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.737</td>
</tr>
<tr>
<td>37</td>
<td>2.713</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.717</td>
</tr>
<tr>
<td>38</td>
<td>2.713</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.717</td>
</tr>
<tr>
<td>39</td>
<td>2.713</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.717</td>
</tr>
<tr>
<td>40</td>
<td>2.722</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.708</td>
</tr>
<tr>
<td>41</td>
<td>2.815</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_4_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>16.150</td>
</tr>
<tr>
<td>42</td>
<td>2.823</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.607</td>
</tr>
<tr>
<td>43</td>
<td>2.823</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.607</td>
</tr>
<tr>
<td>44</td>
<td>2.823</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.607</td>
</tr>
<tr>
<td>45</td>
<td>2.823</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.607</td>
</tr>
<tr>
<td>46</td>
<td>2.823</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.607</td>
</tr>
<tr>
<td>47</td>
<td>2.893</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.537</td>
</tr>
<tr>
<td>48</td>
<td>2.893</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.537</td>
</tr>
<tr>
<td>49</td>
<td>2.897</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.533</td>
</tr>
<tr>
<td>50</td>
<td>2.897</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.533</td>
</tr>
<tr>
<td>51</td>
<td>2.897</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.533</td>
</tr>
<tr>
<td>52</td>
<td>2.928</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_7_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>16.037</td>
</tr>
<tr>
<td>53</td>
<td>2.946</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>54</td>
<td>2.946</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>55</td>
<td>2.946</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.484</td>
</tr>
<tr>
<td>56</td>
<td>3.090</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_2_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>15.875</td>
</tr>
<tr>
<td>57</td>
<td>3.120</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/io_state_r_s6/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>6.052</td>
</tr>
<tr>
<td>58</td>
<td>3.138</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.292</td>
</tr>
<tr>
<td>59</td>
<td>3.158</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.272</td>
</tr>
<tr>
<td>60</td>
<td>3.158</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.272</td>
</tr>
<tr>
<td>61</td>
<td>3.257</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_0_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>15.708</td>
</tr>
<tr>
<td>62</td>
<td>3.273</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.157</td>
</tr>
<tr>
<td>63</td>
<td>3.289</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.141</td>
</tr>
<tr>
<td>64</td>
<td>3.289</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>8.141</td>
</tr>
<tr>
<td>65</td>
<td>3.443</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/Q</td>
<td>mem1/SdrUdq_s2/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.746</td>
</tr>
<tr>
<td>66</td>
<td>3.457</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>7.973</td>
</tr>
<tr>
<td>67</td>
<td>3.457</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>7.973</td>
</tr>
<tr>
<td>68</td>
<td>3.503</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>cpu_din_5_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>19.000</td>
<td>0.000</td>
<td>15.462</td>
</tr>
<tr>
<td>69</td>
<td>3.513</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.659</td>
</tr>
<tr>
<td>70</td>
<td>3.534</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.638</td>
</tr>
<tr>
<td>71</td>
<td>3.714</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>7.716</td>
</tr>
<tr>
<td>72</td>
<td>3.739</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>7.691</td>
</tr>
<tr>
<td>73</td>
<td>3.744</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_4_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.480</td>
</tr>
<tr>
<td>74</td>
<td>3.754</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_1_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.470</td>
</tr>
<tr>
<td>75</td>
<td>3.796</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.376</td>
</tr>
<tr>
<td>76</td>
<td>3.822</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_0_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.402</td>
</tr>
<tr>
<td>77</td>
<td>3.864</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.307</td>
</tr>
<tr>
<td>78</td>
<td>3.864</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.307</td>
</tr>
<tr>
<td>79</td>
<td>3.976</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_10_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.248</td>
</tr>
<tr>
<td>80</td>
<td>3.979</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.192</td>
</tr>
<tr>
<td>81</td>
<td>3.979</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.192</td>
</tr>
<tr>
<td>82</td>
<td>3.983</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.188</td>
</tr>
<tr>
<td>83</td>
<td>3.983</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.188</td>
</tr>
<tr>
<td>84</td>
<td>4.023</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>ff_sd_init_s0/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.425</td>
</tr>
<tr>
<td>85</td>
<td>4.061</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_2_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.163</td>
</tr>
<tr>
<td>86</td>
<td>4.114</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config_update_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.058</td>
</tr>
<tr>
<td>87</td>
<td>4.159</td>
<td>cpu1/RD_s0/Q</td>
<td>msx_logo_req_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.013</td>
</tr>
<tr>
<td>88</td>
<td>4.159</td>
<td>cpu1/RD_s0/Q</td>
<td>subrom_req_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>5.013</td>
</tr>
<tr>
<td>89</td>
<td>4.211</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.960</td>
</tr>
<tr>
<td>90</td>
<td>4.228</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_3_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.996</td>
</tr>
<tr>
<td>91</td>
<td>4.239</td>
<td>cpu1/RD_s0/Q</td>
<td>bios_req_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.932</td>
</tr>
<tr>
<td>92</td>
<td>4.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.881</td>
</tr>
<tr>
<td>93</td>
<td>4.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.881</td>
</tr>
<tr>
<td>94</td>
<td>4.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.881</td>
</tr>
<tr>
<td>95</td>
<td>4.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.881</td>
</tr>
<tr>
<td>96</td>
<td>4.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.881</td>
</tr>
<tr>
<td>97</td>
<td>4.298</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.873</td>
</tr>
<tr>
<td>98</td>
<td>4.298</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.873</td>
</tr>
<tr>
<td>99</td>
<td>4.298</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config0_ff_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.873</td>
</tr>
<tr>
<td>100</td>
<td>4.336</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.835</td>
</tr>
<tr>
<td>101</td>
<td>4.353</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>ff_sd_wstart_s1/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.096</td>
</tr>
<tr>
<td>102</td>
<td>4.371</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.800</td>
</tr>
<tr>
<td>103</td>
<td>4.382</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.789</td>
</tr>
<tr>
<td>104</td>
<td>4.423</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config1_temp_ff_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.748</td>
</tr>
<tr>
<td>105</td>
<td>4.476</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>ff_sd_rstart_s1/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.972</td>
</tr>
<tr>
<td>106</td>
<td>4.547</td>
<td>cpu1/RD_s0/Q</td>
<td>slot_sd_req_r_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.624</td>
</tr>
<tr>
<td>107</td>
<td>4.547</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_8_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.677</td>
</tr>
<tr>
<td>108</td>
<td>4.576</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>ff_sd_wstart_s1/D</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.872</td>
</tr>
<tr>
<td>109</td>
<td>4.576</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>ff_sd_rstart_s1/D</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.872</td>
</tr>
<tr>
<td>110</td>
<td>4.580</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.591</td>
</tr>
<tr>
<td>111</td>
<td>4.583</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.588</td>
</tr>
<tr>
<td>112</td>
<td>4.583</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.588</td>
</tr>
<tr>
<td>113</td>
<td>4.583</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.588</td>
</tr>
<tr>
<td>114</td>
<td>4.584</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.587</td>
</tr>
<tr>
<td>115</td>
<td>4.588</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_7_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.636</td>
</tr>
<tr>
<td>116</td>
<td>4.715</td>
<td>cpu1/RD_s0/Q</td>
<td>exp_slotx_req_r_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.456</td>
</tr>
<tr>
<td>117</td>
<td>4.730</td>
<td>cpu1/RD_s0/Q</td>
<td>megarom_req_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.442</td>
</tr>
<tr>
<td>118</td>
<td>4.730</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.441</td>
</tr>
<tr>
<td>119</td>
<td>4.772</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.400</td>
</tr>
<tr>
<td>120</td>
<td>4.772</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.400</td>
</tr>
<tr>
<td>121</td>
<td>4.776</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrHUdq_s2/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.448</td>
</tr>
<tr>
<td>122</td>
<td>4.797</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/Q</td>
<td>mem1/SdrLdq_s2/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>123</td>
<td>4.799</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>config2_temp_ff_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.372</td>
</tr>
<tr>
<td>124</td>
<td>4.823</td>
<td>cpu1/RD_s0/Q</td>
<td>slot0_req_r_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.348</td>
</tr>
<tr>
<td>125</td>
<td>4.837</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.334</td>
</tr>
<tr>
<td>126</td>
<td>4.837</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.334</td>
</tr>
<tr>
<td>127</td>
<td>4.852</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrHUdq_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.373</td>
</tr>
<tr>
<td>128</td>
<td>4.853</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/CEA</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.266</td>
</tr>
<tr>
<td>129</td>
<td>4.870</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_6_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.354</td>
</tr>
<tr>
<td>130</td>
<td>4.918</td>
<td>state_demux_1_s3/Q</td>
<td>msel_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.306</td>
</tr>
<tr>
<td>131</td>
<td>4.950</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrUdq_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.274</td>
</tr>
<tr>
<td>132</td>
<td>4.959</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.213</td>
</tr>
<tr>
<td>133</td>
<td>4.959</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.213</td>
</tr>
<tr>
<td>134</td>
<td>4.959</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.213</td>
</tr>
<tr>
<td>135</td>
<td>4.959</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.213</td>
</tr>
<tr>
<td>136</td>
<td>5.021</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.150</td>
</tr>
<tr>
<td>137</td>
<td>5.021</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.150</td>
</tr>
<tr>
<td>138</td>
<td>5.024</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.147</td>
</tr>
<tr>
<td>139</td>
<td>5.039</td>
<td>state_demux_1_s3/Q</td>
<td>msel_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.185</td>
</tr>
<tr>
<td>140</td>
<td>5.046</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_1_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.178</td>
</tr>
<tr>
<td>141</td>
<td>5.053</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.118</td>
</tr>
<tr>
<td>142</td>
<td>5.053</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg0_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.118</td>
</tr>
<tr>
<td>143</td>
<td>5.090</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.081</td>
</tr>
<tr>
<td>144</td>
<td>5.090</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.081</td>
</tr>
<tr>
<td>145</td>
<td>5.090</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.081</td>
</tr>
<tr>
<td>146</td>
<td>5.090</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.081</td>
</tr>
<tr>
<td>147</td>
<td>5.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.077</td>
</tr>
<tr>
<td>148</td>
<td>5.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.077</td>
</tr>
<tr>
<td>149</td>
<td>5.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.077</td>
</tr>
<tr>
<td>150</td>
<td>5.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ppi_port_a_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.077</td>
</tr>
<tr>
<td>151</td>
<td>5.099</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>scc_req0_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.072</td>
</tr>
<tr>
<td>152</td>
<td>5.100</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.072</td>
</tr>
<tr>
<td>153</td>
<td>5.100</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.072</td>
</tr>
<tr>
<td>154</td>
<td>5.100</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.072</td>
</tr>
<tr>
<td>155</td>
<td>5.100</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.072</td>
</tr>
<tr>
<td>156</td>
<td>5.103</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.068</td>
</tr>
<tr>
<td>157</td>
<td>5.103</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.068</td>
</tr>
<tr>
<td>158</td>
<td>5.103</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.068</td>
</tr>
<tr>
<td>159</td>
<td>5.103</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg2_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.068</td>
</tr>
<tr>
<td>160</td>
<td>5.118</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>sram_cs_w_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>4.053</td>
</tr>
<tr>
<td>161</td>
<td>5.121</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/RD_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>4.086</td>
</tr>
<tr>
<td>162</td>
<td>5.134</td>
<td>state_demux_1_s3/Q</td>
<td>msel_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.090</td>
</tr>
<tr>
<td>163</td>
<td>5.269</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.902</td>
</tr>
<tr>
<td>164</td>
<td>5.269</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.902</td>
</tr>
<tr>
<td>165</td>
<td>5.283</td>
<td>cpu1/u0/DO_1_s0/Q</td>
<td>mem1/n794_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.906</td>
</tr>
<tr>
<td>166</td>
<td>5.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.880</td>
</tr>
<tr>
<td>167</td>
<td>5.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.880</td>
</tr>
<tr>
<td>168</td>
<td>5.291</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.880</td>
</tr>
<tr>
<td>169</td>
<td>5.297</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.874</td>
</tr>
<tr>
<td>170</td>
<td>5.297</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.874</td>
</tr>
<tr>
<td>171</td>
<td>5.297</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg1_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.874</td>
</tr>
<tr>
<td>172</td>
<td>5.301</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>sd_cs_w_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.870</td>
</tr>
<tr>
<td>173</td>
<td>5.312</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>scc2_req0_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.859</td>
</tr>
<tr>
<td>174</td>
<td>5.313</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>mapper_reg3_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.858</td>
</tr>
<tr>
<td>175</td>
<td>5.329</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.895</td>
</tr>
<tr>
<td>176</td>
<td>5.329</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_4_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.895</td>
</tr>
<tr>
<td>177</td>
<td>5.339</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>ff_sd_en_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.832</td>
</tr>
<tr>
<td>178</td>
<td>5.355</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>mapper_req0_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.816</td>
</tr>
<tr>
<td>179</td>
<td>5.380</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_3_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.844</td>
</tr>
<tr>
<td>180</td>
<td>5.387</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megarom_page_req_s0/RESET</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.785</td>
</tr>
<tr>
<td>181</td>
<td>5.396</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrBa_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.828</td>
</tr>
<tr>
<td>182</td>
<td>5.399</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrBa_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.826</td>
</tr>
<tr>
<td>183</td>
<td>5.442</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_2_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.782</td>
</tr>
<tr>
<td>184</td>
<td>5.471</td>
<td>cpu1/MREQ_s0/Q</td>
<td>scc_req123_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.700</td>
</tr>
<tr>
<td>185</td>
<td>5.482</td>
<td>debug1/iorq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/print_buffer_1017_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.708</td>
</tr>
<tr>
<td>186</td>
<td>5.484</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/megaram_mode_b_5_s0/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.965</td>
</tr>
<tr>
<td>187</td>
<td>5.509</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/IORQ_n_i_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>3.699</td>
</tr>
<tr>
<td>188</td>
<td>5.540</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_10_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.684</td>
</tr>
<tr>
<td>189</td>
<td>5.567</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrBa_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.657</td>
</tr>
<tr>
<td>190</td>
<td>5.582</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrBa_0_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.642</td>
</tr>
<tr>
<td>191</td>
<td>5.605</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_4_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.619</td>
</tr>
<tr>
<td>192</td>
<td>5.607</td>
<td>counter_demux_0_s0/Q</td>
<td>msel_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.617</td>
</tr>
<tr>
<td>193</td>
<td>5.616</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>scc2_req123_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.555</td>
</tr>
<tr>
<td>194</td>
<td>5.630</td>
<td>debug1/iorq_wr_max1/count_3_s3/Q</td>
<td>debug1/iorq_wr_max1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.594</td>
</tr>
<tr>
<td>195</td>
<td>5.642</td>
<td>mem1/n631_s8/I3</td>
<td>mem1/SdrAdr_5_s2/D</td>
<td>clock_VideoDLClk:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.790</td>
</tr>
<tr>
<td>196</td>
<td>5.656</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/megaram_mode_a_4_s0/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.792</td>
</tr>
<tr>
<td>197</td>
<td>5.656</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/megaram_mode_a_6_s0/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.792</td>
</tr>
<tr>
<td>198</td>
<td>5.662</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_d_8_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.509</td>
</tr>
<tr>
<td>199</td>
<td>5.662</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_d_9_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.509</td>
</tr>
<tr>
<td>200</td>
<td>5.662</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_d_10_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.509</td>
</tr>
<tr>
<td>201</td>
<td>5.662</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_d_11_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.509</td>
</tr>
<tr>
<td>202</td>
<td>5.668</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/megaram_mode_b_4_s0/CE</td>
<td>clock_54m:[R]</td>
<td>clock_27m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.781</td>
</tr>
<tr>
<td>203</td>
<td>5.676</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_13_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.548</td>
</tr>
<tr>
<td>204</td>
<td>5.692</td>
<td>cpu1/u0/DO_0_s0/Q</td>
<td>mem1/n795_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.498</td>
</tr>
<tr>
<td>205</td>
<td>5.699</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_1_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.525</td>
</tr>
<tr>
<td>206</td>
<td>5.708</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_0_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.516</td>
</tr>
<tr>
<td>207</td>
<td>5.708</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_2_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.516</td>
</tr>
<tr>
<td>208</td>
<td>5.740</td>
<td>debug1/iorq_rd_max1/count_3_s3/Q</td>
<td>debug1/iorq_rd_max1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.484</td>
</tr>
<tr>
<td>209</td>
<td>5.740</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>exp_slotx_req_w_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.431</td>
</tr>
<tr>
<td>210</td>
<td>5.752</td>
<td>mem1/ff_mem_seq_0_s0/Q</td>
<td>mem1/RstSeq_0_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.472</td>
</tr>
<tr>
<td>211</td>
<td>5.796</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_e_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.376</td>
</tr>
<tr>
<td>212</td>
<td>5.796</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_e_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.376</td>
</tr>
<tr>
<td>213</td>
<td>5.799</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_14_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>214</td>
<td>5.799</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_15_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.425</td>
</tr>
<tr>
<td>215</td>
<td>5.802</td>
<td>debug1/mreq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/print_buffer_1016_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.387</td>
</tr>
<tr>
<td>216</td>
<td>5.808</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_b_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.363</td>
</tr>
<tr>
<td>217</td>
<td>5.808</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_b_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.363</td>
</tr>
<tr>
<td>218</td>
<td>5.808</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_b_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.363</td>
</tr>
<tr>
<td>219</td>
<td>5.809</td>
<td>debug1/mreq_wr_max1/count_1_s3/Q</td>
<td>debug1/mreq_wr_max1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.416</td>
</tr>
<tr>
<td>220</td>
<td>5.811</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrHLdq_s2/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.413</td>
</tr>
<tr>
<td>221</td>
<td>5.818</td>
<td>debug1/iorq_rd_max1/count_3_s3/Q</td>
<td>debug1/iorq_rd_max1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.406</td>
</tr>
<tr>
<td>222</td>
<td>5.829</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_c_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.342</td>
</tr>
<tr>
<td>223</td>
<td>5.829</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_c_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.342</td>
</tr>
<tr>
<td>224</td>
<td>5.829</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_c_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.342</td>
</tr>
<tr>
<td>225</td>
<td>5.829</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_c_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.342</td>
</tr>
<tr>
<td>226</td>
<td>5.842</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_d_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.329</td>
</tr>
<tr>
<td>227</td>
<td>5.842</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_d_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.329</td>
</tr>
<tr>
<td>228</td>
<td>5.844</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_8_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.381</td>
</tr>
<tr>
<td>229</td>
<td>5.844</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_9_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.381</td>
</tr>
<tr>
<td>230</td>
<td>5.844</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.381</td>
</tr>
<tr>
<td>231</td>
<td>5.844</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_12_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.381</td>
</tr>
<tr>
<td>232</td>
<td>5.846</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_d_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.325</td>
</tr>
<tr>
<td>233</td>
<td>5.846</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_d_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.325</td>
</tr>
<tr>
<td>234</td>
<td>5.847</td>
<td>mem1/ff_sdr_seq_5_s0/Q</td>
<td>mem1/vram_dout_11_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.377</td>
</tr>
<tr>
<td>235</td>
<td>5.875</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.297</td>
</tr>
<tr>
<td>236</td>
<td>5.875</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.297</td>
</tr>
<tr>
<td>237</td>
<td>5.875</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.297</td>
</tr>
<tr>
<td>238</td>
<td>5.880</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.291</td>
</tr>
<tr>
<td>239</td>
<td>5.883</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_3_s1/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.341</td>
</tr>
<tr>
<td>240</td>
<td>5.885</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.340</td>
</tr>
<tr>
<td>241</td>
<td>5.885</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.340</td>
</tr>
<tr>
<td>242</td>
<td>5.885</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/ff_rst_ch_c_s1/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.286</td>
</tr>
<tr>
<td>243</td>
<td>5.891</td>
<td>cpu1/u0/DO_2_s0/Q</td>
<td>mem1/n793_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.298</td>
</tr>
<tr>
<td>244</td>
<td>5.897</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/ff_rst_ch_b_s1/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.274</td>
</tr>
<tr>
<td>245</td>
<td>5.898</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.327</td>
</tr>
<tr>
<td>246</td>
<td>5.898</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.327</td>
</tr>
<tr>
<td>247</td>
<td>5.903</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.268</td>
</tr>
<tr>
<td>248</td>
<td>5.903</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.268</td>
</tr>
<tr>
<td>249</td>
<td>5.920</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.304</td>
</tr>
<tr>
<td>250</td>
<td>5.920</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.304</td>
</tr>
<tr>
<td>251</td>
<td>5.920</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.304</td>
</tr>
<tr>
<td>252</td>
<td>5.920</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.304</td>
</tr>
<tr>
<td>253</td>
<td>5.927</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>mapper_req123_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.244</td>
</tr>
<tr>
<td>254</td>
<td>5.935</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.236</td>
</tr>
<tr>
<td>255</td>
<td>5.935</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.236</td>
</tr>
<tr>
<td>256</td>
<td>5.945</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.227</td>
</tr>
<tr>
<td>257</td>
<td>5.945</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.227</td>
</tr>
<tr>
<td>258</td>
<td>5.949</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/MREQ_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>3.258</td>
</tr>
<tr>
<td>259</td>
<td>5.953</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/WR_n_i_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>3.255</td>
</tr>
<tr>
<td>260</td>
<td>5.956</td>
<td>debug1/mreq_rd_min1/count_1_s3/Q</td>
<td>debug1/mreq_rd_min1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.268</td>
</tr>
<tr>
<td>261</td>
<td>5.957</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.267</td>
</tr>
<tr>
<td>262</td>
<td>5.957</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.267</td>
</tr>
<tr>
<td>263</td>
<td>5.973</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.198</td>
</tr>
<tr>
<td>264</td>
<td>5.982</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_9_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.189</td>
</tr>
<tr>
<td>265</td>
<td>5.982</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_10_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.189</td>
</tr>
<tr>
<td>266</td>
<td>5.982</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_11_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.189</td>
</tr>
<tr>
<td>267</td>
<td>5.983</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_e_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.188</td>
</tr>
<tr>
<td>268</td>
<td>5.983</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_e_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.188</td>
</tr>
<tr>
<td>269</td>
<td>5.986</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.239</td>
</tr>
<tr>
<td>270</td>
<td>5.986</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.239</td>
</tr>
<tr>
<td>271</td>
<td>5.988</td>
<td>debug1/mreq_wr_max1/count_1_s3/Q</td>
<td>debug1/mreq_wr_max1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.236</td>
</tr>
<tr>
<td>272</td>
<td>5.998</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_b_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.174</td>
</tr>
<tr>
<td>273</td>
<td>5.999</td>
<td>debug1/iorq_wr_max1/max_len_6_s0/Q</td>
<td>debug1/print_buffer_1022_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.191</td>
</tr>
<tr>
<td>274</td>
<td>6.001</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.170</td>
</tr>
<tr>
<td>275</td>
<td>6.001</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.170</td>
</tr>
<tr>
<td>276</td>
<td>6.002</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>scc_enable_req0_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.169</td>
</tr>
<tr>
<td>277</td>
<td>6.007</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.164</td>
</tr>
<tr>
<td>278</td>
<td>6.007</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.164</td>
</tr>
<tr>
<td>279</td>
<td>6.011</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.160</td>
</tr>
<tr>
<td>280</td>
<td>6.019</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_8_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.152</td>
</tr>
<tr>
<td>281</td>
<td>6.019</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_9_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.152</td>
</tr>
<tr>
<td>282</td>
<td>6.019</td>
<td>debug1/iorq_rd_min1/count_3_s3/Q</td>
<td>debug1/iorq_rd_min1/count_4_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.205</td>
</tr>
<tr>
<td>283</td>
<td>6.030</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.195</td>
</tr>
<tr>
<td>284</td>
<td>6.030</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.195</td>
</tr>
<tr>
<td>285</td>
<td>6.030</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.195</td>
</tr>
<tr>
<td>286</td>
<td>6.030</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.195</td>
</tr>
<tr>
<td>287</td>
<td>6.058</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrHLdq_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.166</td>
</tr>
<tr>
<td>288</td>
<td>6.058</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrLdq_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.166</td>
</tr>
<tr>
<td>289</td>
<td>6.060</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/MReq_Inhibit_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>3.148</td>
</tr>
<tr>
<td>290</td>
<td>6.060</td>
<td>wait_io_ff_s2/Q</td>
<td>cpu1/Wait_s_s0/CE</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>3.148</td>
</tr>
<tr>
<td>291</td>
<td>6.062</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.163</td>
</tr>
<tr>
<td>292</td>
<td>6.062</td>
<td>debug1/mreq_wr_max1/count_2_s1/Q</td>
<td>debug1/mreq_wr_max1/max_len_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.163</td>
</tr>
<tr>
<td>293</td>
<td>6.063</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/ff_rst_ch_d_s1/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.108</td>
</tr>
<tr>
<td>294</td>
<td>6.063</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/ff_rst_ch_a_s1/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.108</td>
</tr>
<tr>
<td>295</td>
<td>6.064</td>
<td>debug1/mreq_rd_min1/count_1_s3/Q</td>
<td>debug1/mreq_rd_min1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.160</td>
</tr>
<tr>
<td>296</td>
<td>6.067</td>
<td>debug1/iorq_wr_max1/max_len_4_s0/Q</td>
<td>debug1/print_buffer_1020_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.122</td>
</tr>
<tr>
<td>297</td>
<td>6.073</td>
<td>debug1/iorq_rd_min1/count_3_s3/Q</td>
<td>debug1/iorq_rd_min1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.151</td>
</tr>
<tr>
<td>298</td>
<td>6.074</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.098</td>
</tr>
<tr>
<td>299</td>
<td>6.074</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.098</td>
</tr>
<tr>
<td>300</td>
<td>6.074</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.098</td>
</tr>
<tr>
<td>301</td>
<td>6.076</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.095</td>
</tr>
<tr>
<td>302</td>
<td>6.087</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.084</td>
</tr>
<tr>
<td>303</td>
<td>6.087</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.084</td>
</tr>
<tr>
<td>304</td>
<td>6.089</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>scc_enable_req123_s0/D</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.082</td>
</tr>
<tr>
<td>305</td>
<td>6.091</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.080</td>
</tr>
<tr>
<td>306</td>
<td>6.091</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.080</td>
</tr>
<tr>
<td>307</td>
<td>6.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_ch_sel_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.077</td>
</tr>
<tr>
<td>308</td>
<td>6.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_ch_sel_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.077</td>
</tr>
<tr>
<td>309</td>
<td>6.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_ch_sel_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.077</td>
</tr>
<tr>
<td>310</td>
<td>6.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_ch_sel_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.077</td>
</tr>
<tr>
<td>311</td>
<td>6.094</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_ch_sel_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.077</td>
</tr>
<tr>
<td>312</td>
<td>6.104</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_8_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.067</td>
</tr>
<tr>
<td>313</td>
<td>6.104</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_9_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.067</td>
</tr>
<tr>
<td>314</td>
<td>6.104</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_10_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.067</td>
</tr>
<tr>
<td>315</td>
<td>6.104</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_11_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.067</td>
</tr>
<tr>
<td>316</td>
<td>6.106</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.065</td>
</tr>
<tr>
<td>317</td>
<td>6.109</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.115</td>
</tr>
<tr>
<td>318</td>
<td>6.109</td>
<td>debug1/iorq_wr_max1/count_0_s3/Q</td>
<td>debug1/iorq_wr_max1/max_len_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.115</td>
</tr>
<tr>
<td>319</td>
<td>6.110</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.061</td>
</tr>
<tr>
<td>320</td>
<td>6.112</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.060</td>
</tr>
<tr>
<td>321</td>
<td>6.119</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.106</td>
</tr>
<tr>
<td>322</td>
<td>6.119</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.106</td>
</tr>
<tr>
<td>323</td>
<td>6.119</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.106</td>
</tr>
<tr>
<td>324</td>
<td>6.119</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.106</td>
</tr>
<tr>
<td>325</td>
<td>6.132</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/ff_rst_ch_b_s1/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.039</td>
</tr>
<tr>
<td>326</td>
<td>6.135</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>327</td>
<td>6.135</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>328</td>
<td>6.135</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>329</td>
<td>6.135</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/Q</td>
<td>debug1/mreq_wr_min1/min_len_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.089</td>
</tr>
<tr>
<td>330</td>
<td>6.137</td>
<td>debug1/iorq_wr_min1/count_1_s3/Q</td>
<td>debug1/iorq_wr_min1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.087</td>
</tr>
<tr>
<td>331</td>
<td>6.144</td>
<td>cpu1/u0/DO_4_s0/Q</td>
<td>mem1/n791_s0/D</td>
<td>clock_54m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.045</td>
</tr>
<tr>
<td>332</td>
<td>6.145</td>
<td>debug1/mreq_wr_min1/count_3_s3/Q</td>
<td>debug1/mreq_wr_min1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.080</td>
</tr>
<tr>
<td>333</td>
<td>6.156</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>5.274</td>
</tr>
<tr>
<td>334</td>
<td>6.157</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.015</td>
</tr>
<tr>
<td>335</td>
<td>6.157</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.015</td>
</tr>
<tr>
<td>336</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>337</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>338</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>339</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>340</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>341</td>
<td>6.160</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.064</td>
</tr>
<tr>
<td>342</td>
<td>6.161</td>
<td>debug1/iorq_wr_min1/count_1_s3/Q</td>
<td>debug1/iorq_wr_min1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.063</td>
</tr>
<tr>
<td>343</td>
<td>6.163</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.061</td>
</tr>
<tr>
<td>344</td>
<td>6.163</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.061</td>
</tr>
<tr>
<td>345</td>
<td>6.163</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.061</td>
</tr>
<tr>
<td>346</td>
<td>6.163</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/Q</td>
<td>debug1/iorq_rd_min1/min_len_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.061</td>
</tr>
<tr>
<td>347</td>
<td>6.171</td>
<td>mem1/ff_sdr_seq_0_s0/Q</td>
<td>mem1/SdrAdr_9_s1/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.053</td>
</tr>
<tr>
<td>348</td>
<td>6.171</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.000</td>
</tr>
<tr>
<td>349</td>
<td>6.171</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.000</td>
</tr>
<tr>
<td>350</td>
<td>6.171</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.000</td>
</tr>
<tr>
<td>351</td>
<td>6.171</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.000</td>
</tr>
<tr>
<td>352</td>
<td>6.171</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>3.000</td>
</tr>
<tr>
<td>353</td>
<td>6.172</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_8_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.999</td>
</tr>
<tr>
<td>354</td>
<td>6.179</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.992</td>
</tr>
<tr>
<td>355</td>
<td>6.179</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.992</td>
</tr>
<tr>
<td>356</td>
<td>6.180</td>
<td>debug1/iorq_rd_max1/count_3_s3/Q</td>
<td>debug1/iorq_rd_max1/count_4_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.044</td>
</tr>
<tr>
<td>357</td>
<td>6.185</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg0_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.986</td>
</tr>
<tr>
<td>358</td>
<td>6.195</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg1_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.977</td>
</tr>
<tr>
<td>359</td>
<td>6.195</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>5.235</td>
</tr>
<tr>
<td>360</td>
<td>6.196</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.028</td>
</tr>
<tr>
<td>361</td>
<td>6.196</td>
<td>debug1/iorq_rd_max1/count_0_s3/Q</td>
<td>debug1/iorq_rd_max1/max_len_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.028</td>
</tr>
<tr>
<td>362</td>
<td>6.200</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_8_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.971</td>
</tr>
<tr>
<td>363</td>
<td>6.200</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_9_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.971</td>
</tr>
<tr>
<td>364</td>
<td>6.200</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_10_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.971</td>
</tr>
<tr>
<td>365</td>
<td>6.200</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_a_11_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.971</td>
</tr>
<tr>
<td>366</td>
<td>6.204</td>
<td>debug1/mreq_rd_max1/count_1_s3/Q</td>
<td>debug1/mreq_rd_max1/count_7_s4/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.020</td>
</tr>
<tr>
<td>367</td>
<td>6.209</td>
<td>debug1/mreq_rd_max1/count_0_s3/Q</td>
<td>debug1/mreq_rd_max1/max_len_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.016</td>
</tr>
<tr>
<td>368</td>
<td>6.209</td>
<td>debug1/mreq_rd_max1/count_0_s3/Q</td>
<td>debug1/mreq_rd_max1/max_len_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.016</td>
</tr>
<tr>
<td>369</td>
<td>6.210</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_c_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.961</td>
</tr>
<tr>
<td>370</td>
<td>6.221</td>
<td>debug1/mreq_rd_max1/count_0_s3/Q</td>
<td>debug1/mreq_rd_max1/max_len_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.003</td>
</tr>
<tr>
<td>371</td>
<td>6.221</td>
<td>debug1/mreq_rd_max1/count_0_s3/Q</td>
<td>debug1/mreq_rd_max1/max_len_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>3.003</td>
</tr>
<tr>
<td>372</td>
<td>6.236</td>
<td>debug1/mreq_rd_max1/count_1_s3/Q</td>
<td>debug1/mreq_rd_max1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.989</td>
</tr>
<tr>
<td>373</td>
<td>6.245</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_5_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.927</td>
</tr>
<tr>
<td>374</td>
<td>6.245</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.927</td>
</tr>
<tr>
<td>375</td>
<td>6.246</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-0.243</td>
<td>3.182</td>
</tr>
<tr>
<td>376</td>
<td>6.249</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_a_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.922</td>
</tr>
<tr>
<td>377</td>
<td>6.249</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_a_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.922</td>
</tr>
<tr>
<td>378</td>
<td>6.249</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_a_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.922</td>
</tr>
<tr>
<td>379</td>
<td>6.249</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_vol_ch_a_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.922</td>
</tr>
<tr>
<td>380</td>
<td>6.251</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.920</td>
</tr>
<tr>
<td>381</td>
<td>6.251</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg2_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.920</td>
</tr>
<tr>
<td>382</td>
<td>6.254</td>
<td>debug1/iorq_rd_min1/count_3_s3/Q</td>
<td>debug1/iorq_rd_min1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.970</td>
</tr>
<tr>
<td>383</td>
<td>6.260</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.911</td>
</tr>
<tr>
<td>384</td>
<td>6.260</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.911</td>
</tr>
<tr>
<td>385</td>
<td>6.264</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.907</td>
</tr>
<tr>
<td>386</td>
<td>6.264</td>
<td>mem1/sdram_addr_21_s0/Q</td>
<td>mem1/SdrBa_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.925</td>
</tr>
<tr>
<td>387</td>
<td>6.264</td>
<td>debug1/mreq_wr_min1/count_3_s3/Q</td>
<td>debug1/mreq_wr_min1/count_6_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.960</td>
</tr>
<tr>
<td>388</td>
<td>6.267</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.904</td>
</tr>
<tr>
<td>389</td>
<td>6.270</td>
<td>mem1/vram_dout_8_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>11.500</td>
<td>0.000</td>
<td>5.160</td>
</tr>
<tr>
<td>390</td>
<td>6.290</td>
<td>debug1/mreq_wr_max1/max_len_2_s0/Q</td>
<td>debug1/print_buffer_1018_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>2.899</td>
</tr>
<tr>
<td>391</td>
<td>6.295</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.876</td>
</tr>
<tr>
<td>392</td>
<td>6.295</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>megaram1/megaram_reg3_7_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.876</td>
</tr>
<tr>
<td>393</td>
<td>6.297</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.874</td>
</tr>
<tr>
<td>394</td>
<td>6.297</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_b_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.874</td>
</tr>
<tr>
<td>395</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_0_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
<tr>
<td>396</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_1_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
<tr>
<td>397</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_2_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
<tr>
<td>398</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_3_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
<tr>
<td>399</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_4_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
<tr>
<td>400</td>
<td>6.301</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>SccCh/reg_freq_ch_e_6_s0/CE</td>
<td>clock_54m:[F]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>0.018</td>
<td>2.870</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.076</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>5</td>
<td>0.202</td>
<td>sd1/outbyte_6_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>6</td>
<td>0.202</td>
<td>sd1/outbyte_3_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[3]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>7</td>
<td>0.202</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.205</td>
<td>SccCh/wavemem/iadr_7_s0/Q</td>
<td>SccCh/wavemem/blkram_blkram_0_0_s/ADB[10]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.208</td>
<td>sd1/outaddr_8_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/ADB[11]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>10</td>
<td>0.211</td>
<td>sd1/outaddr_3_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/ADB[6]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>sd1/outbyte_7_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[7]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>sd1/outbyte_5_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[5]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>13</td>
<td>0.213</td>
<td>sd1/outbyte_4_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[4]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>14</td>
<td>0.213</td>
<td>sd1/outbyte_2_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>15</td>
<td>0.213</td>
<td>sd1/outbyte_1_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>16</td>
<td>0.213</td>
<td>sd1/outbyte_0_s0/Q</td>
<td>dpram1/mem_r_mem_r_0_0_s/DIB[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>18</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[3]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>19</td>
<td>0.213</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>20</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>22</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>23</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>24</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[1]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>25</td>
<td>0.311</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/Q</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[0]</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.429</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-0.529</td>
<td>3.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.429</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-0.529</td>
<td>3.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.429</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-0.529</td>
<td>3.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.422</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-0.535</td>
<td>3.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.422</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-0.535</td>
<td>3.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.422</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-0.535</td>
<td>3.622</td>
</tr>
<tr>
<td>7</td>
<td>7.412</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/WR_n_i_s0/PRESET</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>8</td>
<td>7.412</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MREQ_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>9</td>
<td>7.412</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/IORQ_n_i_s0/PRESET</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>10</td>
<td>7.412</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/RD_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>11</td>
<td>7.412</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MReq_Inhibit_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[F]</td>
<td>9.259</td>
<td>-0.018</td>
<td>1.830</td>
</tr>
<tr>
<td>12</td>
<td>16.385</td>
<td>reset3_n_ff_s0/Q</td>
<td>cpu1/Reset_s_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>2.064</td>
</tr>
<tr>
<td>13</td>
<td>16.653</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/Req_Inhibit_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.830</td>
</tr>
<tr>
<td>14</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>15</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>16</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>17</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>18</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>19</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>20</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>21</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>22</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>23</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>24</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
<tr>
<td>25</td>
<td>33.827</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>3.175</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_15_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>2</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_0_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>3</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_5_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>4</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_6_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>5</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_11_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>6</td>
<td>0.582</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_12_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.593</td>
</tr>
<tr>
<td>7</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_7_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>8</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_8_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>9</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_9_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>10</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_10_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>11</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_13_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>12</td>
<td>0.602</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_14_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>13</td>
<td>0.609</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_1_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>14</td>
<td>0.609</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_2_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>15</td>
<td>0.609</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_3_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>16</td>
<td>0.609</td>
<td>sd1/crc_init_s0/Q</td>
<td>sd1/i2442/CRC_4_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.620</td>
</tr>
<tr>
<td>17</td>
<td>0.752</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.007</td>
<td>1.770</td>
</tr>
<tr>
<td>18</td>
<td>0.872</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.007</td>
<td>1.889</td>
</tr>
<tr>
<td>19</td>
<td>1.196</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/Req_Inhibit_s0/CLEAR</td>
<td>clock_54m:[R]</td>
<td>clock_54m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>20</td>
<td>1.301</td>
<td>reset3_n_ff_s0/Q</td>
<td>cpu1/Reset_s_s0/CLEAR</td>
<td>clock_27m:[R]</td>
<td>clock_54m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.347</td>
</tr>
<tr>
<td>21</td>
<td>1.593</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.315</td>
<td>2.096</td>
</tr>
<tr>
<td>22</td>
<td>1.593</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.315</td>
<td>2.096</td>
</tr>
<tr>
<td>23</td>
<td>1.943</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>24</td>
<td>1.943</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_27m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>25</td>
<td>5.294</td>
<td>vdp4/s1_n_s0/Q</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_27m:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.704</td>
<td>-0.320</td>
<td>2.096</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>counter_demux_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>counter_demux_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>low_byte_demux_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>mem1/FreeCounter_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>mem1/n789_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>mem1/vram_dout_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>debug1/mreq_rd_max1/count_4_s3</td>
</tr>
<tr>
<td>8</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>debug1/mreq_rd_max1/count_6_s3</td>
</tr>
<tr>
<td>9</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>mem1/vram_dout_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>debug1/mreq_rd_max1/count_7_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 400 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/sdram_seq_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>30.356</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu1/RD_n_i_s0/I1</td>
</tr>
<tr>
<td>30.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_n_i_s0/F</td>
</tr>
<tr>
<td>32.242</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I2</td>
</tr>
<tr>
<td>32.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>33.966</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>mem1/sdram_seq_1_s7/I2</td>
</tr>
<tr>
<td>34.419</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_1_s7/F</td>
</tr>
<tr>
<td>35.140</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[3][B]</td>
<td>mem1/sdram_seq_0_s5/I3</td>
</tr>
<tr>
<td>35.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C8[3][B]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_0_s5/F</td>
</tr>
<tr>
<td>35.520</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>mem1/n124_s27/I2</td>
</tr>
<tr>
<td>36.069</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n124_s27/F</td>
</tr>
<tr>
<td>36.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td style=" font-weight:bold;">mem1/sdram_seq_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>mem1/sdram_seq_0_s4/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/sdram_seq_0_s4</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[2][A]</td>
<td>mem1/sdram_seq_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.115, 26.340%; route: 5.683, 70.771%; tC2Q: 0.232, 2.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/sdram_seq_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>30.356</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu1/RD_n_i_s0/I1</td>
</tr>
<tr>
<td>30.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_n_i_s0/F</td>
</tr>
<tr>
<td>32.242</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I2</td>
</tr>
<tr>
<td>32.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>33.966</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>mem1/sdram_seq_1_s7/I2</td>
</tr>
<tr>
<td>34.419</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_1_s7/F</td>
</tr>
<tr>
<td>35.140</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[3][B]</td>
<td>mem1/sdram_seq_0_s5/I3</td>
</tr>
<tr>
<td>35.467</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C8[3][B]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_0_s5/F</td>
</tr>
<tr>
<td>35.612</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[1][B]</td>
<td style=" font-weight:bold;">mem1/sdram_seq_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[1][B]</td>
<td>mem1/sdram_seq_2_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/sdram_seq_2_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[1][B]</td>
<td>mem1/sdram_seq_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.522, 20.097%; route: 5.819, 76.840%; tC2Q: 0.232, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/sdram_seq_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>30.356</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu1/RD_n_i_s0/I1</td>
</tr>
<tr>
<td>30.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_n_i_s0/F</td>
</tr>
<tr>
<td>32.242</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I2</td>
</tr>
<tr>
<td>32.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>33.966</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>mem1/sdram_seq_1_s7/I2</td>
</tr>
<tr>
<td>34.419</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_1_s7/F</td>
</tr>
<tr>
<td>35.140</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[3][B]</td>
<td>mem1/sdram_seq_0_s5/I3</td>
</tr>
<tr>
<td>35.467</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R23C8[3][B]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_0_s5/F</td>
</tr>
<tr>
<td>35.612</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[1][A]</td>
<td style=" font-weight:bold;">mem1/sdram_seq_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[1][A]</td>
<td>mem1/sdram_seq_1_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/sdram_seq_1_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[1][A]</td>
<td>mem1/sdram_seq_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.522, 20.097%; route: 5.819, 76.840%; tC2Q: 0.232, 3.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/sdram_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>30.356</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cpu1/RD_n_i_s0/I1</td>
</tr>
<tr>
<td>30.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_n_i_s0/F</td>
</tr>
<tr>
<td>32.242</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I2</td>
</tr>
<tr>
<td>32.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>33.966</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>mem1/sdram_seq_1_s7/I2</td>
</tr>
<tr>
<td>34.419</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" background: #97FFFF;">mem1/sdram_seq_1_s7/F</td>
</tr>
<tr>
<td>35.140</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>mem1/n126_s13/I2</td>
</tr>
<tr>
<td>35.511</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/n126_s13/F</td>
</tr>
<tr>
<td>35.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td style=" font-weight:bold;">mem1/sdram_write_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>mem1/sdram_write_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/sdram_write_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C8[0][A]</td>
<td>mem1/sdram_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 20.959%; route: 5.674, 75.936%; tC2Q: 0.232, 3.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[1][A]</td>
<td>n422_s17/I2</td>
</tr>
<tr>
<td>13.874</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C35[1][A]</td>
<td style=" background: #97FFFF;">n422_s17/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[3][B]</td>
<td>n422_s9/I3</td>
</tr>
<tr>
<td>14.804</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C37[3][B]</td>
<td style=" background: #97FFFF;">n422_s9/F</td>
</tr>
<tr>
<td>15.217</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td>n422_s5/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td style=" background: #97FFFF;">n422_s5/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td>n422_s1/I0</td>
</tr>
<tr>
<td>16.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td style=" background: #97FFFF;">n422_s1/F</td>
</tr>
<tr>
<td>16.907</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>n422_s0/I0</td>
</tr>
<tr>
<td>17.477</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" background: #97FFFF;">n422_s0/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">cpu_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>cpu_din_6_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>cpu_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.258, 42.116%; route: 7.715, 44.769%; tC2Q: 2.260, 13.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_wait_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.067</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>ex_bus_iorq_n_d_s4/I1</td>
</tr>
<tr>
<td>32.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s4/F</td>
</tr>
<tr>
<td>33.290</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[3][A]</td>
<td>state_wait_1_s5/I2</td>
</tr>
<tr>
<td>33.845</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C32[3][A]</td>
<td style=" background: #97FFFF;">state_wait_1_s5/F</td>
</tr>
<tr>
<td>34.539</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C33[0][B]</td>
<td>state_wait_1_s4/I1</td>
</tr>
<tr>
<td>35.109</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C33[0][B]</td>
<td style=" background: #97FFFF;">state_wait_1_s4/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td style=" font-weight:bold;">state_wait_0_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td>state_wait_0_s4/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state_wait_0_s4</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C33[1][A]</td>
<td>state_wait_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 42.610%; route: 3.908, 54.174%; tC2Q: 0.232, 3.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_wait_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.067</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>ex_bus_iorq_n_d_s4/I1</td>
</tr>
<tr>
<td>32.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s4/F</td>
</tr>
<tr>
<td>33.290</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[3][A]</td>
<td>state_wait_1_s5/I2</td>
</tr>
<tr>
<td>33.845</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C32[3][A]</td>
<td style=" background: #97FFFF;">state_wait_1_s5/F</td>
</tr>
<tr>
<td>34.539</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C33[0][B]</td>
<td>state_wait_1_s4/I1</td>
</tr>
<tr>
<td>35.109</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C33[0][B]</td>
<td style=" background: #97FFFF;">state_wait_1_s4/F</td>
</tr>
<tr>
<td>35.253</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][B]</td>
<td style=" font-weight:bold;">state_wait_1_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][B]</td>
<td>state_wait_1_s2/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state_wait_1_s2</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C33[1][B]</td>
<td>state_wait_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 42.610%; route: 3.908, 54.174%; tC2Q: 0.232, 3.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_wait_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.067</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>ex_bus_iorq_n_d_s4/I1</td>
</tr>
<tr>
<td>32.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s4/F</td>
</tr>
<tr>
<td>33.290</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[3][A]</td>
<td>state_wait_1_s5/I2</td>
</tr>
<tr>
<td>33.845</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C32[3][A]</td>
<td style=" background: #97FFFF;">state_wait_1_s5/F</td>
</tr>
<tr>
<td>34.539</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td>n556_s18/I0</td>
</tr>
<tr>
<td>35.109</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td style=" background: #97FFFF;">n556_s18/F</td>
</tr>
<tr>
<td>35.109</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td style=" font-weight:bold;">state_wait_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[1][A]</td>
<td>state_wait_0_s4/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>state_wait_0_s4</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C33[1][A]</td>
<td>state_wait_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 43.479%; route: 3.764, 53.239%; tC2Q: 0.232, 3.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.067</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[2][B]</td>
<td>ex_bus_iorq_n_d_s4/I1</td>
</tr>
<tr>
<td>32.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s4/F</td>
</tr>
<tr>
<td>33.290</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[3][A]</td>
<td>state_wait_1_s5/I2</td>
</tr>
<tr>
<td>33.845</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C32[3][A]</td>
<td style=" background: #97FFFF;">state_wait_1_s5/F</td>
</tr>
<tr>
<td>34.367</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32[3][A]</td>
<td>wait_io_ff_s4/I2</td>
</tr>
<tr>
<td>34.937</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C32[3][A]</td>
<td style=" background: #97FFFF;">wait_io_ff_s4/F</td>
</tr>
<tr>
<td>35.082</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.074, 43.650%; route: 3.736, 53.056%; tC2Q: 0.232, 3.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.602</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C35[3][B]</td>
<td>n427_s10/I2</td>
</tr>
<tr>
<td>14.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C35[3][B]</td>
<td style=" background: #97FFFF;">n427_s10/F</td>
</tr>
<tr>
<td>14.726</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td>n427_s3/I3</td>
</tr>
<tr>
<td>15.281</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td style=" background: #97FFFF;">n427_s3/F</td>
</tr>
<tr>
<td>15.695</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>n427_s1/I0</td>
</tr>
<tr>
<td>16.265</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">n427_s1/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>n427_s0/I0</td>
</tr>
<tr>
<td>16.815</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td style=" background: #97FFFF;">n427_s0/F</td>
</tr>
<tr>
<td>16.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td style=" font-weight:bold;">cpu_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>cpu_din_1_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>cpu_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.866, 41.433%; route: 7.446, 44.930%; tC2Q: 2.260, 13.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.233</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 45.367%; route: 4.679, 52.052%; tC2Q: 0.232, 2.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[2][B]</td>
<td>n425_s15/I2</td>
</tr>
<tr>
<td>13.956</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C35[2][B]</td>
<td style=" background: #97FFFF;">n425_s15/F</td>
</tr>
<tr>
<td>14.612</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[3][B]</td>
<td>n425_s9/I3</td>
</tr>
<tr>
<td>15.161</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C31[3][B]</td>
<td style=" background: #97FFFF;">n425_s9/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[3][A]</td>
<td>n425_s5/I0</td>
</tr>
<tr>
<td>15.711</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[3][A]</td>
<td style=" background: #97FFFF;">n425_s5/F</td>
</tr>
<tr>
<td>15.712</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>n425_s1/I2</td>
</tr>
<tr>
<td>16.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td style=" background: #97FFFF;">n425_s1/F</td>
</tr>
<tr>
<td>16.176</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>n425_s0/I0</td>
</tr>
<tr>
<td>16.746</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" background: #97FFFF;">n425_s0/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" font-weight:bold;">cpu_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>cpu_din_3_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>cpu_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.258, 43.981%; route: 6.984, 42.324%; tC2Q: 2.260, 13.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>9.172</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 46.818%; route: 4.517, 50.584%; tC2Q: 0.232, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>9.172</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 46.818%; route: 4.517, 50.584%; tC2Q: 0.232, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.528%; route: 4.006, 44.873%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.528%; route: 4.006, 44.873%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.668, 52.335%; route: 4.020, 45.064%; tC2Q: 0.232, 2.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.668, 52.335%; route: 4.020, 45.064%; tC2Q: 0.232, 2.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.660%; route: 3.984, 44.735%; tC2Q: 0.232, 2.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.660%; route: 3.984, 44.735%; tC2Q: 0.232, 2.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.660%; route: 3.984, 44.735%; tC2Q: 0.232, 2.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.049</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 46.313%; route: 4.496, 51.052%; tC2Q: 0.232, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.049</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 46.313%; route: 4.496, 51.052%; tC2Q: 0.232, 2.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>8.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 46.167%; route: 4.499, 51.193%; tC2Q: 0.232, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>8.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 46.167%; route: 4.499, 51.193%; tC2Q: 0.232, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.017</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 46.482%; route: 4.464, 50.874%; tC2Q: 0.232, 2.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.017</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 46.482%; route: 4.464, 50.874%; tC2Q: 0.232, 2.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>8.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>9.004</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C22[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 46.316%; route: 4.471, 51.035%; tC2Q: 0.232, 2.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>8.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>9.004</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 46.316%; route: 4.471, 51.035%; tC2Q: 0.232, 2.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s1/I3</td>
</tr>
<tr>
<td>8.673</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s1/F</td>
</tr>
<tr>
<td>9.004</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.057, 46.316%; route: 4.471, 51.035%; tC2Q: 0.232, 2.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>8.996</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 47.066%; route: 4.401, 50.283%; tC2Q: 0.232, 2.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_reset_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.481</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[3][A]</td>
<td>n1723_s2/I3</td>
</tr>
<tr>
<td>33.051</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C33[3][A]</td>
<td style=" background: #97FFFF;">n1723_s2/F</td>
</tr>
<tr>
<td>34.530</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td style=" font-weight:bold;">config_reset_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>config_reset_ff_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_reset_ff_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>config_reset_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 25.295%; route: 4.617, 71.131%; tC2Q: 0.232, 3.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s1/F</td>
</tr>
<tr>
<td>8.989</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 47.801%; route: 4.333, 49.546%; tC2Q: 0.232, 2.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s1/F</td>
</tr>
<tr>
<td>8.989</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 47.801%; route: 4.333, 49.546%; tC2Q: 0.232, 2.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>8.980</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.668, 53.435%; route: 3.836, 43.910%; tC2Q: 0.232, 2.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>8.980</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.668, 53.435%; route: 3.836, 43.910%; tC2Q: 0.232, 2.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s1/F</td>
</tr>
<tr>
<td>8.960</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 47.956%; route: 4.305, 49.383%; tC2Q: 0.232, 2.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s1/F</td>
</tr>
<tr>
<td>8.960</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 47.956%; route: 4.305, 49.383%; tC2Q: 0.232, 2.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>8.960</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 47.956%; route: 4.305, 49.383%; tC2Q: 0.232, 2.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.952</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s1/I1</td>
</tr>
<tr>
<td>8.621</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C20[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s1/F</td>
</tr>
<tr>
<td>8.952</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.668, 53.609%; route: 3.808, 43.727%; tC2Q: 0.232, 2.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.457</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/A_i_0_s11/I2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s11/F</td>
</tr>
<tr>
<td>4.832</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td>cpu1/u0/A_i_0_s10/I1</td>
</tr>
<tr>
<td>5.381</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][B]</td>
<td>cpu1/u0/A_i_0_s9/I0</td>
</tr>
<tr>
<td>5.932</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.933</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I1</td>
</tr>
<tr>
<td>6.488</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>154</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>8.659</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>n3556_s1/I3</td>
</tr>
<tr>
<td>9.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">n3556_s1/F</td>
</tr>
<tr>
<td>10.128</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[3][A]</td>
<td>ocm_ports/n1249_s9/I2</td>
</tr>
<tr>
<td>10.683</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C37[3][A]</td>
<td style=" background: #97FFFF;">ocm_ports/n1249_s9/F</td>
</tr>
<tr>
<td>11.270</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td>n424_s18/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td style=" background: #97FFFF;">n424_s18/F</td>
</tr>
<tr>
<td>11.905</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td>n424_s12/I3</td>
</tr>
<tr>
<td>12.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td style=" background: #97FFFF;">n424_s12/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>n424_s10/I1</td>
</tr>
<tr>
<td>13.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td style=" background: #97FFFF;">n424_s10/F</td>
</tr>
<tr>
<td>13.946</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>14.516</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>14.517</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td>n424_s4/I1</td>
</tr>
<tr>
<td>15.034</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td style=" background: #97FFFF;">n424_s4/F</td>
</tr>
<tr>
<td>15.448</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>15.823</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>n424_s0/I2</td>
</tr>
<tr>
<td>16.393</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td style=" background: #97FFFF;">n424_s0/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td style=" font-weight:bold;">cpu_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>cpu_din_4_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>cpu_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.289, 45.134%; route: 6.601, 40.871%; tC2Q: 2.260, 13.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>8.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 47.387%; route: 4.296, 49.918%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>8.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 47.387%; route: 4.296, 49.918%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>8.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 47.387%; route: 4.296, 49.918%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>8.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 47.387%; route: 4.296, 49.918%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.124</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2567_s1/I3</td>
</tr>
<tr>
<td>8.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2567_s1/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[6]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 47.387%; route: 4.296, 49.918%; tC2Q: 0.232, 2.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>8.780</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 48.256%; route: 4.185, 49.027%; tC2Q: 0.232, 2.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>8.780</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 48.256%; route: 4.185, 49.027%; tC2Q: 0.232, 2.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2552_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2552_s1/F</td>
</tr>
<tr>
<td>8.777</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 48.988%; route: 4.121, 48.293%; tC2Q: 0.232, 2.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>8.777</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 48.988%; route: 4.121, 48.293%; tC2Q: 0.232, 2.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>8.777</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 48.988%; route: 4.121, 48.293%; tC2Q: 0.232, 2.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td>cpu1/u0/A_i_2_s11/I2</td>
</tr>
<tr>
<td>4.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s11/F</td>
</tr>
<tr>
<td>5.037</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>cpu1/u0/A_i_2_s10/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>6.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>cpu1/u0/A_i_2_s8/I1</td>
</tr>
<tr>
<td>6.816</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>8.820</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[3][A]</td>
<td>n3363_s1/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R49C34[3][A]</td>
<td style=" background: #97FFFF;">n3363_s1/F</td>
</tr>
<tr>
<td>10.153</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[2][B]</td>
<td>ocm_ports/MegaSD_req_s12/I2</td>
</tr>
<tr>
<td>10.606</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C36[2][B]</td>
<td style=" background: #97FFFF;">ocm_ports/MegaSD_req_s12/F</td>
</tr>
<tr>
<td>11.037</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C37[1][B]</td>
<td>n421_s27/I3</td>
</tr>
<tr>
<td>11.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C37[1][B]</td>
<td style=" background: #97FFFF;">n421_s27/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td>n421_s20/I3</td>
</tr>
<tr>
<td>12.391</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td style=" background: #97FFFF;">n421_s20/F</td>
</tr>
<tr>
<td>12.393</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>n421_s17/I2</td>
</tr>
<tr>
<td>12.910</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">n421_s17/F</td>
</tr>
<tr>
<td>13.594</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>n421_s11/I2</td>
</tr>
<tr>
<td>14.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td style=" background: #97FFFF;">n421_s11/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td>n421_s4/I0</td>
</tr>
<tr>
<td>15.267</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td style=" background: #97FFFF;">n421_s4/F</td>
</tr>
<tr>
<td>15.268</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[3][B]</td>
<td>n421_s1/I0</td>
</tr>
<tr>
<td>15.730</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C30[3][B]</td>
<td style=" background: #97FFFF;">n421_s1/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>n421_s0/I0</td>
</tr>
<tr>
<td>16.280</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">n421_s0/F</td>
</tr>
<tr>
<td>16.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td style=" font-weight:bold;">cpu_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>cpu_din_7_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>cpu_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.793, 42.358%; route: 6.984, 43.550%; tC2Q: 2.260, 14.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I2</td>
</tr>
<tr>
<td>8.369</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 49.206%; route: 4.077, 48.059%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I2</td>
</tr>
<tr>
<td>8.369</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 49.206%; route: 4.077, 48.059%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I2</td>
</tr>
<tr>
<td>8.369</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 49.206%; route: 4.077, 48.059%; tC2Q: 0.232, 2.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.574</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C34[1][B]</td>
<td>n426_s21/I2</td>
</tr>
<tr>
<td>14.036</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C34[1][B]</td>
<td style=" background: #97FFFF;">n426_s21/F</td>
</tr>
<tr>
<td>14.037</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[2][B]</td>
<td>n426_s8/I3</td>
</tr>
<tr>
<td>14.607</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C34[2][B]</td>
<td style=" background: #97FFFF;">n426_s8/F</td>
</tr>
<tr>
<td>14.780</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[3][A]</td>
<td>n426_s1/I3</td>
</tr>
<tr>
<td>15.335</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C33[3][A]</td>
<td style=" background: #97FFFF;">n426_s1/F</td>
</tr>
<tr>
<td>15.748</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[2][B]</td>
<td>n426_s0/I0</td>
</tr>
<tr>
<td>16.119</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C30[2][B]</td>
<td style=" background: #97FFFF;">n426_s0/F</td>
</tr>
<tr>
<td>16.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[2][B]</td>
<td style=" font-weight:bold;">cpu_din_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[2][B]</td>
<td>cpu_din_2_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C30[2][B]</td>
<td>cpu_din_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.633, 41.781%; route: 6.982, 43.983%; tC2Q: 2.260, 14.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.979</td>
<td>1.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td>vdp4/io_state_r_s4/I3</td>
</tr>
<tr>
<td>33.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][B]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s4/F</td>
</tr>
<tr>
<td>33.521</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>vdp4/CpuDbo_7_s4/I1</td>
</tr>
<tr>
<td>34.091</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>34.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>vdp4/io_state_r_s6/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s6</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>vdp4/io_state_r_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.437, 40.271%; route: 3.383, 55.896%; tC2Q: 0.232, 3.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/I3</td>
</tr>
<tr>
<td>8.060</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/F</td>
</tr>
<tr>
<td>8.074</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n618_s5/I0</td>
</tr>
<tr>
<td>8.536</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n618_s5/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.572, 55.141%; route: 3.488, 42.062%; tC2Q: 0.232, 2.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I2</td>
</tr>
<tr>
<td>8.369</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 50.467%; route: 3.865, 46.728%; tC2Q: 0.232, 2.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.818</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>7.820</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s1/I2</td>
</tr>
<tr>
<td>8.369</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R4C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s1/F</td>
</tr>
<tr>
<td>8.515</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.174, 50.467%; route: 3.865, 46.728%; tC2Q: 0.232, 2.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.835</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][A]</td>
<td>n428_s5/I2</td>
</tr>
<tr>
<td>14.390</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C33[3][A]</td>
<td style=" background: #97FFFF;">n428_s5/F</td>
</tr>
<tr>
<td>14.880</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>n428_s1/I0</td>
</tr>
<tr>
<td>15.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td style=" background: #97FFFF;">n428_s1/F</td>
</tr>
<tr>
<td>15.580</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>n428_s0/I0</td>
</tr>
<tr>
<td>15.951</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" background: #97FFFF;">n428_s0/F</td>
</tr>
<tr>
<td>15.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td style=" font-weight:bold;">cpu_din_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>cpu_din_0_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C31[0][A]</td>
<td>cpu_din_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.054, 38.542%; route: 7.394, 47.070%; tC2Q: 2.260, 14.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/I3</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/F</td>
</tr>
<tr>
<td>8.400</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 50.504%; route: 3.805, 46.652%; tC2Q: 0.232, 2.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 50.601%; route: 3.790, 46.549%; tC2Q: 0.232, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/I3</td>
</tr>
<tr>
<td>8.237</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R8C17[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_3_s4/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_NUM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 50.601%; route: 3.790, 46.549%; tC2Q: 0.232, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrUdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_16_s1/Q</td>
</tr>
<tr>
<td>3.050</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td>mem1/n573_s13/I2</td>
</tr>
<tr>
<td>3.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[3][B]</td>
<td style=" background: #97FFFF;">mem1/n573_s13/F</td>
</tr>
<tr>
<td>3.600</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td>mem1/n573_s12/I1</td>
</tr>
<tr>
<td>4.117</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[3][A]</td>
<td style=" background: #97FFFF;">mem1/n573_s12/F</td>
</tr>
<tr>
<td>5.990</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">mem1/SdrUdq_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>mem1/SdrUdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/SdrUdq_s2</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>mem1/SdrUdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 18.551%; route: 4.448, 77.412%; tC2Q: 0.232, 4.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/I3</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 51.667%; route: 3.622, 45.423%; tC2Q: 0.232, 2.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/I3</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s9/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 51.667%; route: 3.622, 45.423%; tC2Q: 0.232, 2.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.411</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>n423_s7/I3</td>
</tr>
<tr>
<td>13.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td style=" background: #97FFFF;">n423_s7/F</td>
</tr>
<tr>
<td>14.341</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td>n423_s3/I1</td>
</tr>
<tr>
<td>14.712</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C33[1][A]</td>
<td style=" background: #97FFFF;">n423_s3/F</td>
</tr>
<tr>
<td>14.959</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>n423_s1/I0</td>
</tr>
<tr>
<td>15.330</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td style=" background: #97FFFF;">n423_s1/F</td>
</tr>
<tr>
<td>15.334</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td>n423_s0/I0</td>
</tr>
<tr>
<td>15.705</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td style=" background: #97FFFF;">n423_s0/F</td>
</tr>
<tr>
<td>15.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td style=" font-weight:bold;">cpu_din_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[2][A]</td>
<td>cpu_din_5_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[2][A]</td>
<td>cpu_din_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.305, 40.777%; route: 6.897, 44.606%; tC2Q: 2.260, 14.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.983</td>
<td>1.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>vdp_csw_n_s3/I3</td>
</tr>
<tr>
<td>33.553</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>33.698</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 36.511%; route: 3.361, 59.389%; tC2Q: 0.232, 4.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.983</td>
<td>1.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td>vdp_csr_n_s3/I2</td>
</tr>
<tr>
<td>33.532</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C35[0][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s3/F</td>
</tr>
<tr>
<td>33.677</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 36.275%; route: 3.361, 59.610%; tC2Q: 0.232, 4.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/I2</td>
</tr>
<tr>
<td>7.602</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s3/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.657, 47.402%; route: 3.826, 49.592%; tC2Q: 0.232, 3.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.923</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/I3</td>
</tr>
<tr>
<td>6.614</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C19[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s5/F</td>
</tr>
<tr>
<td>6.866</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/I3</td>
</tr>
<tr>
<td>7.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s5/F</td>
</tr>
<tr>
<td>7.241</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s4/I0</td>
</tr>
<tr>
<td>7.790</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C19[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s4/F</td>
</tr>
<tr>
<td>7.934</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_EN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.007, 52.106%; route: 3.451, 44.877%; tC2Q: 0.232, 3.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>3.227</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>mem1/n632_s8/I3</td>
</tr>
<tr>
<td>3.744</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" background: #97FFFF;">mem1/n632_s8/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][B]</td>
<td>mem1/n632_s6/I2</td>
</tr>
<tr>
<td>5.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][B]</td>
<td style=" background: #97FFFF;">mem1/n632_s6/F</td>
</tr>
<tr>
<td>5.724</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>mem1/SdrAdr_4_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>mem1/SdrAdr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.627, 29.689%; route: 3.621, 66.078%; tC2Q: 0.232, 4.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.760</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>mem1/n635_s8/I3</td>
</tr>
<tr>
<td>3.131</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">mem1/n635_s8/F</td>
</tr>
<tr>
<td>3.286</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>mem1/n635_s6/I2</td>
</tr>
<tr>
<td>3.841</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">mem1/n635_s6/F</td>
</tr>
<tr>
<td>5.713</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>mem1/SdrAdr_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>mem1/SdrAdr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 27.076%; route: 3.757, 68.683%; tC2Q: 0.232, 4.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>33.415</td>
<td>0.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][B]</td>
<td style=" font-weight:bold;">config1_temp_ff_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][B]</td>
<td>config1_temp_ff_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C40[0][B]</td>
<td>config1_temp_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 30.546%; route: 3.502, 65.139%; tC2Q: 0.232, 4.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>3.227</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>mem1/n636_s8/I3</td>
</tr>
<tr>
<td>3.776</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">mem1/n636_s8/F</td>
</tr>
<tr>
<td>3.777</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td>mem1/n636_s6/I2</td>
</tr>
<tr>
<td>4.148</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[3][B]</td>
<td style=" background: #97FFFF;">mem1/n636_s6/F</td>
</tr>
<tr>
<td>5.645</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>mem1/SdrAdr_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>mem1/SdrAdr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 27.305%; route: 3.695, 68.400%; tC2Q: 0.232, 4.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.975</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>33.346</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>33.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][B]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 35.179%; route: 3.208, 60.449%; tC2Q: 0.232, 4.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.123</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.127</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[2][B]</td>
<td>ex_bus_iorq_n_d_s3/I3</td>
</tr>
<tr>
<td>30.682</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R47C30[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s3/F</td>
</tr>
<tr>
<td>31.180</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>ex_bus_iorq_n_d_s1/I3</td>
</tr>
<tr>
<td>31.551</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s1/F</td>
</tr>
<tr>
<td>32.975</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>vdp4/n78_s2/I2</td>
</tr>
<tr>
<td>33.346</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n78_s2/F</td>
</tr>
<tr>
<td>33.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.867, 35.179%; route: 3.208, 60.449%; tC2Q: 0.232, 4.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.766</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>mem1/n628_s7/I2</td>
</tr>
<tr>
<td>2.219</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">mem1/n628_s7/F</td>
</tr>
<tr>
<td>3.130</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>mem1/n626_s7/I1</td>
</tr>
<tr>
<td>3.647</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s7/F</td>
</tr>
<tr>
<td>5.492</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>mem1/SdrAdr_10_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>mem1/SdrAdr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.970, 18.482%; route: 4.046, 77.098%; tC2Q: 0.232, 4.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>33.231</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[1][A]</td>
<td style=" font-weight:bold;">config1_temp_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[1][A]</td>
<td>config1_temp_ff_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C40[1][A]</td>
<td>config1_temp_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 31.626%; route: 3.318, 63.905%; tC2Q: 0.232, 4.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>33.231</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td style=" font-weight:bold;">config1_temp_ff_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>config1_temp_ff_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C40[1][B]</td>
<td>config1_temp_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 31.626%; route: 3.318, 63.905%; tC2Q: 0.232, 4.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>33.227</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][B]</td>
<td style=" font-weight:bold;">config1_temp_ff_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][B]</td>
<td>config1_temp_ff_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C40[0][B]</td>
<td>config1_temp_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 31.649%; route: 3.314, 63.880%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>33.227</td>
<td>0.588</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][A]</td>
<td style=" font-weight:bold;">config1_temp_ff_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C40[0][A]</td>
<td>config1_temp_ff_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C40[0][A]</td>
<td>config1_temp_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 31.649%; route: 3.314, 63.880%; tC2Q: 0.232, 4.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_init_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[2][B]</td>
<td>n3450_s0/I2</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C30[2][B]</td>
<td style=" background: #97FFFF;">n3450_s0/F</td>
</tr>
<tr>
<td>32.494</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td>ff_sd_init_s2/I1</td>
</tr>
<tr>
<td>33.043</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C30[2][B]</td>
<td style=" background: #97FFFF;">ff_sd_init_s2/F</td>
</tr>
<tr>
<td>33.187</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td style=" font-weight:bold;">ff_sd_init_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>ff_sd_init_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_init_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>ff_sd_init_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.341, 37.025%; route: 6.824, 47.309%; tC2Q: 2.260, 15.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.808</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td>mem1/n634_s8/I3</td>
</tr>
<tr>
<td>3.363</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">mem1/n634_s8/F</td>
</tr>
<tr>
<td>3.804</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>mem1/n634_s6/I2</td>
</tr>
<tr>
<td>4.257</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">mem1/n634_s6/F</td>
</tr>
<tr>
<td>5.406</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>mem1/SdrAdr_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>mem1/SdrAdr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.563, 30.274%; route: 3.368, 65.233%; tC2Q: 0.232, 4.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config_update_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.527</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[1][B]</td>
<td>n1688_s2/I3</td>
</tr>
<tr>
<td>33.097</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C33[1][B]</td>
<td style=" background: #97FFFF;">n1688_s2/F</td>
</tr>
<tr>
<td>33.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[1][B]</td>
<td style=" font-weight:bold;">config_update_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[1][B]</td>
<td>config_update_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config_update_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C33[1][B]</td>
<td>config_update_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 32.466%; route: 3.184, 62.947%; tC2Q: 0.232, 4.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msx_logo_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>31.875</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[2][B]</td>
<td>bios_req_s3/I3</td>
</tr>
<tr>
<td>32.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C34[2][B]</td>
<td style=" background: #97FFFF;">bios_req_s3/F</td>
</tr>
<tr>
<td>32.503</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[1][A]</td>
<td>n868_s0/I0</td>
</tr>
<tr>
<td>33.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C35[1][A]</td>
<td style=" background: #97FFFF;">n868_s0/F</td>
</tr>
<tr>
<td>33.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[1][A]</td>
<td style=" font-weight:bold;">msx_logo_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[1][A]</td>
<td>msx_logo_req_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>msx_logo_req_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C35[1][A]</td>
<td>msx_logo_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 29.426%; route: 3.306, 65.946%; tC2Q: 0.232, 4.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>31.875</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[2][B]</td>
<td>bios_req_s3/I3</td>
</tr>
<tr>
<td>32.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C34[2][B]</td>
<td style=" background: #97FFFF;">bios_req_s3/F</td>
</tr>
<tr>
<td>32.503</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[1][B]</td>
<td>n848_s0/I1</td>
</tr>
<tr>
<td>33.052</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C35[1][B]</td>
<td style=" background: #97FFFF;">n848_s0/F</td>
</tr>
<tr>
<td>33.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[1][B]</td>
<td style=" font-weight:bold;">subrom_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[1][B]</td>
<td>subrom_req_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>subrom_req_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C35[1][B]</td>
<td>subrom_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 29.426%; route: 3.306, 65.946%; tC2Q: 0.232, 4.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>32.999</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[0][A]</td>
<td style=" font-weight:bold;">config1_temp_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[0][A]</td>
<td>config1_temp_ff_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C35[0][A]</td>
<td>config1_temp_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 33.105%; route: 3.086, 62.218%; tC2Q: 0.232, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.979</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>mem1/n633_s8/I3</td>
</tr>
<tr>
<td>3.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">mem1/n633_s8/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>mem1/n633_s6/I2</td>
</tr>
<tr>
<td>3.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">mem1/n633_s6/F</td>
</tr>
<tr>
<td>5.240</td>
<td>1.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>mem1/SdrAdr_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>mem1/SdrAdr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 29.641%; route: 3.283, 65.715%; tC2Q: 0.232, 4.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>31.875</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[2][B]</td>
<td>bios_req_s3/I3</td>
</tr>
<tr>
<td>32.202</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R49C34[2][B]</td>
<td style=" background: #97FFFF;">bios_req_s3/F</td>
</tr>
<tr>
<td>32.971</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C34[0][A]</td>
<td style=" font-weight:bold;">bios_req_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C34[0][A]</td>
<td>bios_req_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bios_req_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C34[0][A]</td>
<td>bios_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 17.884%; route: 3.818, 77.412%; tC2Q: 0.232, 4.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.920</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[0][A]</td>
<td style=" font-weight:bold;">config0_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[0][A]</td>
<td>config0_ff_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34[0][A]</td>
<td>config0_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.213%; route: 3.028, 62.034%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.920</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[2][B]</td>
<td style=" font-weight:bold;">config0_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[2][B]</td>
<td>config0_ff_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34[2][B]</td>
<td>config0_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.213%; route: 3.028, 62.034%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.920</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[2][A]</td>
<td style=" font-weight:bold;">config0_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[2][A]</td>
<td>config0_ff_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34[2][A]</td>
<td>config0_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.213%; route: 3.028, 62.034%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.920</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[1][B]</td>
<td style=" font-weight:bold;">config0_ff_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[1][B]</td>
<td>config0_ff_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34[1][B]</td>
<td>config0_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.213%; route: 3.028, 62.034%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.920</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[1][A]</td>
<td style=" font-weight:bold;">config0_ff_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C34[1][A]</td>
<td>config0_ff_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C34[1][A]</td>
<td>config0_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.213%; route: 3.028, 62.034%; tC2Q: 0.232, 4.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.912</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[0][A]</td>
<td style=" font-weight:bold;">config0_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C33[0][A]</td>
<td>config0_ff_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C33[0][A]</td>
<td>config0_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.263%; route: 3.020, 61.977%; tC2Q: 0.232, 4.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.912</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][A]</td>
<td style=" font-weight:bold;">config0_ff_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][A]</td>
<td>config0_ff_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C34[0][A]</td>
<td>config0_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.263%; route: 3.020, 61.977%; tC2Q: 0.232, 4.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config0_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.005</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C33[2][A]</td>
<td>n3347_s6/I3</td>
</tr>
<tr>
<td>32.554</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R49C33[2][A]</td>
<td style=" background: #97FFFF;">n3347_s6/F</td>
</tr>
<tr>
<td>32.912</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][B]</td>
<td style=" font-weight:bold;">config0_ff_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C34[0][B]</td>
<td>config0_ff_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config0_ff_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C34[0][B]</td>
<td>config0_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.621, 33.263%; route: 3.020, 61.977%; tC2Q: 0.232, 4.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.874</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][B]</td>
<td style=" font-weight:bold;">config2_temp_ff_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][B]</td>
<td>config2_temp_ff_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C32[0][B]</td>
<td>config2_temp_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 34.187%; route: 2.950, 61.015%; tC2Q: 0.232, 4.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_wstart_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[2][B]</td>
<td>n3450_s0/I2</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C30[2][B]</td>
<td style=" background: #97FFFF;">n3450_s0/F</td>
</tr>
<tr>
<td>32.251</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td>ff_sd_wstart_s3/I2</td>
</tr>
<tr>
<td>32.713</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C32[2][B]</td>
<td style=" background: #97FFFF;">ff_sd_wstart_s3/F</td>
</tr>
<tr>
<td>32.858</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td style=" font-weight:bold;">ff_sd_wstart_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>ff_sd_wstart_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_wstart_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>ff_sd_wstart_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 37.274%; route: 6.582, 46.693%; tC2Q: 2.260, 16.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.839</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td style=" font-weight:bold;">config2_temp_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>config2_temp_ff_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>config2_temp_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 34.438%; route: 2.915, 60.729%; tC2Q: 0.232, 4.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>32.828</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[0][B]</td>
<td style=" font-weight:bold;">config1_temp_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[0][B]</td>
<td>config1_temp_ff_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C35[0][B]</td>
<td>config1_temp_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 34.288%; route: 2.915, 60.867%; tC2Q: 0.232, 4.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config1_temp_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.318</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>32.069</td>
<td>0.751</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][B]</td>
<td>n3355_s6/I3</td>
</tr>
<tr>
<td>32.639</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C34[0][B]</td>
<td style=" background: #97FFFF;">n3355_s6/F</td>
</tr>
<tr>
<td>32.787</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td style=" font-weight:bold;">config1_temp_ff_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>config1_temp_ff_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config1_temp_ff_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C34[1][A]</td>
<td>config1_temp_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 34.583%; route: 2.874, 60.531%; tC2Q: 0.232, 4.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_rstart_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[2][B]</td>
<td>n3450_s0/I2</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C30[2][B]</td>
<td style=" background: #97FFFF;">n3450_s0/F</td>
</tr>
<tr>
<td>32.263</td>
<td>0.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td>ff_sd_rstart_s3/I2</td>
</tr>
<tr>
<td>32.590</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C32[0][A]</td>
<td style=" background: #97FFFF;">ff_sd_rstart_s3/F</td>
</tr>
<tr>
<td>32.734</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">ff_sd_rstart_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>ff_sd_rstart_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_rstart_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>ff_sd_rstart_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.119, 36.637%; route: 6.593, 47.188%; tC2Q: 2.260, 16.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slot_sd_req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>32.093</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>n804_s1/I2</td>
</tr>
<tr>
<td>32.663</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td style=" background: #97FFFF;">n804_s1/F</td>
</tr>
<tr>
<td>32.663</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td style=" font-weight:bold;">slot_sd_req_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>slot_sd_req_r_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>slot_sd_req_r_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C33[1][B]</td>
<td>slot_sd_req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 24.329%; route: 3.267, 70.654%; tC2Q: 0.232, 5.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.766</td>
<td>1.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>mem1/n628_s7/I2</td>
</tr>
<tr>
<td>2.219</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">mem1/n628_s7/F</td>
</tr>
<tr>
<td>3.168</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>mem1/n628_s5/I3</td>
</tr>
<tr>
<td>3.723</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">mem1/n628_s5/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>mem1/SdrAdr_8_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>mem1/SdrAdr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 21.552%; route: 3.437, 73.488%; tC2Q: 0.232, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_wstart_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[2][B]</td>
<td>n3450_s0/I2</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C30[2][B]</td>
<td style=" background: #97FFFF;">n3450_s0/F</td>
</tr>
<tr>
<td>32.634</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td style=" font-weight:bold;">ff_sd_wstart_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>ff_sd_wstart_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_wstart_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[2][A]</td>
<td>ff_sd_wstart_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.792, 34.544%; route: 6.820, 49.164%; tC2Q: 2.260, 16.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_rstart_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[2][B]</td>
<td>n3450_s0/I2</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R40C30[2][B]</td>
<td style=" background: #97FFFF;">n3450_s0/F</td>
</tr>
<tr>
<td>32.634</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td style=" font-weight:bold;">ff_sd_rstart_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>ff_sd_rstart_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_rstart_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C32[1][A]</td>
<td>ff_sd_rstart_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.792, 34.544%; route: 6.820, 49.164%; tC2Q: 2.260, 16.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.630</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>mapper_reg0_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C28[2][A]</td>
<td>mapper_reg0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 34.940%; route: 2.755, 60.006%; tC2Q: 0.232, 5.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.627</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C31[0][A]</td>
<td style=" font-weight:bold;">config2_temp_ff_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C31[0][A]</td>
<td>config2_temp_ff_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C31[0][A]</td>
<td>config2_temp_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 36.029%; route: 2.703, 58.914%; tC2Q: 0.232, 5.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.627</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C31[0][B]</td>
<td style=" font-weight:bold;">config2_temp_ff_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C31[0][B]</td>
<td>config2_temp_ff_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C31[0][B]</td>
<td>config2_temp_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 36.029%; route: 2.703, 58.914%; tC2Q: 0.232, 5.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.627</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td style=" font-weight:bold;">config2_temp_ff_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>config2_temp_ff_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>config2_temp_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 36.029%; route: 2.703, 58.914%; tC2Q: 0.232, 5.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.627</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td style=" font-weight:bold;">config2_temp_ff_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>config2_temp_ff_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C37[1][A]</td>
<td>config2_temp_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 36.034%; route: 2.702, 58.909%; tC2Q: 0.232, 5.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.703</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td>mem1/n629_s7/I1</td>
</tr>
<tr>
<td>3.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][B]</td>
<td style=" background: #97FFFF;">mem1/n629_s7/F</td>
</tr>
<tr>
<td>3.748</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>mem1/n629_s6/I1</td>
</tr>
<tr>
<td>4.119</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" background: #97FFFF;">mem1/n629_s6/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>mem1/SdrAdr_7_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>mem1/SdrAdr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.481, 31.945%; route: 2.923, 63.051%; tC2Q: 0.232, 5.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slotx_req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>31.946</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>n678_s1/I2</td>
</tr>
<tr>
<td>32.495</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td style=" background: #97FFFF;">n678_s1/F</td>
</tr>
<tr>
<td>32.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td style=" font-weight:bold;">exp_slotx_req_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>exp_slotx_req_r_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>exp_slotx_req_r_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C34[1][A]</td>
<td>exp_slotx_req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 24.775%; route: 3.120, 70.019%; tC2Q: 0.232, 5.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megarom_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>31.875</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[3][B]</td>
<td>megarom_req_s3/I3</td>
</tr>
<tr>
<td>32.337</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C34[3][B]</td>
<td style=" background: #97FFFF;">megarom_req_s3/F</td>
</tr>
<tr>
<td>32.481</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C34[1][B]</td>
<td style=" font-weight:bold;">megarom_req_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C34[1][B]</td>
<td>megarom_req_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megarom_req_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C34[1][B]</td>
<td>megarom_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.017, 22.897%; route: 3.193, 71.879%; tC2Q: 0.232, 5.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.480</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][A]</td>
<td>mapper_reg3_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C28[2][A]</td>
<td>mapper_reg3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 30.647%; route: 2.848, 64.129%; tC2Q: 0.232, 5.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>mapper_reg3_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[1][B]</td>
<td>mapper_reg3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 30.935%; route: 2.807, 63.792%; tC2Q: 0.232, 5.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.439</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[1][A]</td>
<td>mapper_reg3_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[1][A]</td>
<td>mapper_reg3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 30.935%; route: 2.807, 63.792%; tC2Q: 0.232, 5.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrHUdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>mem1/n824_s4/I2</td>
</tr>
<tr>
<td>2.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">mem1/n824_s4/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>mem1/n577_s12/I2</td>
</tr>
<tr>
<td>2.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">mem1/n577_s12/F</td>
</tr>
<tr>
<td>4.692</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">mem1/SdrHUdq_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>mem1/SdrHUdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>mem1/SdrHUdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 24.953%; route: 3.106, 69.832%; tC2Q: 0.232, 5.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrLdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_16_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>28</td>
<td>R5C22[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_16_s1/Q</td>
</tr>
<tr>
<td>3.050</td>
<td>2.575</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>mem1/n575_s13/I2</td>
</tr>
<tr>
<td>3.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td style=" background: #97FFFF;">mem1/n575_s13/F</td>
</tr>
<tr>
<td>3.600</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td>mem1/n575_s12/I1</td>
</tr>
<tr>
<td>4.117</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[2][A]</td>
<td style=" background: #97FFFF;">mem1/n575_s12/F</td>
</tr>
<tr>
<td>4.635</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">mem1/SdrLdq_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>mem1/SdrLdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/SdrLdq_s2</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>mem1/SdrLdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 24.272%; route: 3.094, 70.446%; tC2Q: 0.232, 5.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>config2_temp_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C37[1][A]</td>
<td>n3347_s2/I2</td>
</tr>
<tr>
<td>31.350</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R48C37[1][A]</td>
<td style=" background: #97FFFF;">n3347_s2/F</td>
</tr>
<tr>
<td>31.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C37[3][A]</td>
<td>n3363_s2/I3</td>
</tr>
<tr>
<td>32.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C37[3][A]</td>
<td style=" background: #97FFFF;">n3363_s2/F</td>
</tr>
<tr>
<td>32.411</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[1][B]</td>
<td style=" font-weight:bold;">config2_temp_ff_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C37[1][B]</td>
<td>config2_temp_ff_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>config2_temp_ff_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C37[1][B]</td>
<td>config2_temp_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 37.807%; route: 2.487, 56.887%; tC2Q: 0.232, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slot0_req_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.235</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][A]</td>
<td>debug1/mreq_rd_Z_s0/I1</td>
</tr>
<tr>
<td>29.790</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_Z_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][A]</td>
<td style=" font-weight:bold;">slot0_req_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][A]</td>
<td>slot0_req_r_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>slot0_req_r_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C33[0][A]</td>
<td>slot0_req_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.763%; route: 3.561, 81.901%; tC2Q: 0.232, 5.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.373</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[1][A]</td>
<td>mapper_reg0_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[1][A]</td>
<td>mapper_reg0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 37.009%; route: 2.498, 57.638%; tC2Q: 0.232, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.373</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[1][B]</td>
<td>mapper_reg0_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[1][B]</td>
<td>mapper_reg0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 37.009%; route: 2.498, 57.638%; tC2Q: 0.232, 5.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrHUdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.093</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.271</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>mem1/SdrUdq_s4/I0</td>
</tr>
<tr>
<td>2.820</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">mem1/SdrUdq_s4/F</td>
</tr>
<tr>
<td>4.616</td>
<td>1.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">mem1/SdrHUdq_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>mem1/SdrHUdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>mem1/SdrHUdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 25.591%; route: 3.022, 69.103%; tC2Q: 0.232, 5.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.158</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.962</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[2][B]</td>
<td>ex_bus_iorq_n_d_s5/I0</td>
</tr>
<tr>
<td>30.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C33[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s5/F</td>
</tr>
<tr>
<td>31.160</td>
<td>0.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C32[3][B]</td>
<td>dpram1/n5_s0/I0</td>
</tr>
<tr>
<td>31.730</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C32[3][B]</td>
<td style=" background: #97FFFF;">dpram1/n5_s0/F</td>
</tr>
<tr>
<td>32.305</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>37.158</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 26.372%; route: 2.909, 68.190%; tC2Q: 0.232, 5.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.078</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.760</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>mem1/n630_s7/I1</td>
</tr>
<tr>
<td>3.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">mem1/n630_s7/F</td>
</tr>
<tr>
<td>3.461</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td>mem1/n630_s6/I1</td>
</tr>
<tr>
<td>3.914</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][B]</td>
<td style=" background: #97FFFF;">mem1/n630_s6/F</td>
</tr>
<tr>
<td>4.598</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>mem1/SdrAdr_6_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>mem1/SdrAdr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.461, 33.553%; route: 2.661, 61.119%; tC2Q: 0.232, 5.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_demux_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[2][B]</td>
<td>state_demux_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C28[2][B]</td>
<td style=" font-weight:bold;">state_demux_1_s3/Q</td>
</tr>
<tr>
<td>0.658</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C28[3][B]</td>
<td>n195_s2/I0</td>
</tr>
<tr>
<td>1.213</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R52C28[3][B]</td>
<td style=" background: #97FFFF;">n195_s2/F</td>
</tr>
<tr>
<td>1.626</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C29[2][B]</td>
<td>n195_s1/I3</td>
</tr>
<tr>
<td>1.997</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C29[2][B]</td>
<td style=" background: #97FFFF;">n195_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>2.552</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">msel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 21.504%; route: 3.148, 73.108%; tC2Q: 0.232, 5.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrUdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.093</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.271</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>mem1/SdrUdq_s4/I0</td>
</tr>
<tr>
<td>2.820</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">mem1/SdrUdq_s4/F</td>
</tr>
<tr>
<td>4.518</td>
<td>1.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">mem1/SdrUdq_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>mem1/SdrUdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>mem1/SdrUdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 26.180%; route: 2.923, 68.392%; tC2Q: 0.232, 5.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.252</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][A]</td>
<td>mapper_reg3_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C30[1][A]</td>
<td>mapper_reg3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 32.307%; route: 2.620, 62.186%; tC2Q: 0.232, 5.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.252</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[2][A]</td>
<td>mapper_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[2][A]</td>
<td>mapper_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 32.307%; route: 2.620, 62.186%; tC2Q: 0.232, 5.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.252</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[1][B]</td>
<td>mapper_reg3_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C30[1][B]</td>
<td>mapper_reg3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 32.307%; route: 2.620, 62.186%; tC2Q: 0.232, 5.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>32.252</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[2][B]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[2][B]</td>
<td>mapper_reg3_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[2][B]</td>
<td>mapper_reg3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 32.307%; route: 2.620, 62.186%; tC2Q: 0.232, 5.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.190</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[1][B]</td>
<td>mapper_reg0_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C29[1][B]</td>
<td>mapper_reg0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 38.647%; route: 2.314, 55.764%; tC2Q: 0.232, 5.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.190</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[1][A]</td>
<td>mapper_reg0_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C29[1][A]</td>
<td>mapper_reg0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 38.647%; route: 2.314, 55.764%; tC2Q: 0.232, 5.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.186</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>mapper_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[2][A]</td>
<td>mapper_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 38.681%; route: 2.311, 55.724%; tC2Q: 0.232, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_demux_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[2][B]</td>
<td>state_demux_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C28[2][B]</td>
<td style=" font-weight:bold;">state_demux_1_s3/Q</td>
</tr>
<tr>
<td>0.658</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C28[3][B]</td>
<td>n195_s2/I0</td>
</tr>
<tr>
<td>1.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C28[3][B]</td>
<td style=" background: #97FFFF;">n195_s2/F</td>
</tr>
<tr>
<td>1.232</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[2][B]</td>
<td>n234_s16/I3</td>
</tr>
<tr>
<td>1.781</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R52C28[2][B]</td>
<td style=" background: #97FFFF;">n234_s16/F</td>
</tr>
<tr>
<td>1.785</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[2][A]</td>
<td>msel_0_s2/I1</td>
</tr>
<tr>
<td>2.334</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C28[2][A]</td>
<td style=" background: #97FFFF;">msel_0_s2/F</td>
</tr>
<tr>
<td>4.428</td>
<td>2.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">msel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.668, 39.857%; route: 2.285, 54.599%; tC2Q: 0.232, 5.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.497</td>
<td>0.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td>mem1/n415_s4/I0</td>
</tr>
<tr>
<td>3.868</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n415_s4/F</td>
</tr>
<tr>
<td>3.873</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>mem1/n415_s5/I2</td>
</tr>
<tr>
<td>4.422</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n415_s5/F</td>
</tr>
<tr>
<td>4.422</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td style=" font-weight:bold;">mem1/RstSeq_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>mem1/RstSeq_1_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[2][A]</td>
<td>mem1/RstSeq_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 60.957%; route: 1.399, 33.491%; tC2Q: 0.232, 5.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.158</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][A]</td>
<td>mapper_reg0_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[2][A]</td>
<td>mapper_reg0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 38.946%; route: 2.282, 55.420%; tC2Q: 0.232, 5.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[3][B]</td>
<td>n1143_s2/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[3][B]</td>
<td style=" background: #97FFFF;">n1143_s2/F</td>
</tr>
<tr>
<td>32.158</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>mapper_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[2][B]</td>
<td>mapper_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.604, 38.946%; route: 2.282, 55.420%; tC2Q: 0.232, 5.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.120</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[2][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C31[2][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.566%; route: 2.724, 66.750%; tC2Q: 0.232, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.120</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[2][B]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C31[2][B]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.566%; route: 2.724, 66.750%; tC2Q: 0.232, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.120</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[0][A]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C31[0][A]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.566%; route: 2.724, 66.750%; tC2Q: 0.232, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.120</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[1][B]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C31[1][B]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.566%; route: 2.724, 66.750%; tC2Q: 0.232, 5.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.117</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C32[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.591%; route: 2.720, 66.720%; tC2Q: 0.232, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.117</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.591%; route: 2.720, 66.720%; tC2Q: 0.232, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.117</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.591%; route: 2.720, 66.720%; tC2Q: 0.232, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C4[3][A]</td>
<td>ppi_req_s7/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C4[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s7/F</td>
</tr>
<tr>
<td>30.819</td>
<td>1.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C29[3][A]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>31.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C29[3][A]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>32.117</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][A]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C32[0][A]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 27.591%; route: 2.720, 66.720%; tC2Q: 0.232, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc_req0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.995</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td>n1439_s7/I0</td>
</tr>
<tr>
<td>30.565</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td style=" background: #97FFFF;">n1439_s7/F</td>
</tr>
<tr>
<td>30.566</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][B]</td>
<td>n1439_s3/I3</td>
</tr>
<tr>
<td>31.019</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C35[1][B]</td>
<td style=" background: #97FFFF;">n1439_s3/F</td>
</tr>
<tr>
<td>31.541</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>n1439_s1/I1</td>
</tr>
<tr>
<td>32.111</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td style=" background: #97FFFF;">n1439_s1/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td style=" font-weight:bold;">scc_req0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>scc_req0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc_req0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C31[0][B]</td>
<td>scc_req0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.593, 39.119%; route: 2.247, 55.183%; tC2Q: 0.232, 5.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>mapper_reg2_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C28[1][A]</td>
<td>mapper_reg2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.426%; route: 2.479, 60.876%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>mapper_reg2_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C29[0][B]</td>
<td>mapper_reg2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.426%; route: 2.479, 60.876%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>mapper_reg2_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C29[0][A]</td>
<td>mapper_reg2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.426%; route: 2.479, 60.876%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.111</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[1][B]</td>
<td>mapper_reg2_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C28[1][B]</td>
<td>mapper_reg2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.426%; route: 2.479, 60.876%; tC2Q: 0.232, 5.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.108</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][B]</td>
<td>mapper_reg2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C30[2][B]</td>
<td>mapper_reg2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.452%; route: 2.475, 60.845%; tC2Q: 0.232, 5.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.108</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30[2][A]</td>
<td>mapper_reg2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C30[2][A]</td>
<td>mapper_reg2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.452%; route: 2.475, 60.845%; tC2Q: 0.232, 5.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.108</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][B]</td>
<td>mapper_reg2_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[0][B]</td>
<td>mapper_reg2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.452%; route: 2.475, 60.845%; tC2Q: 0.232, 5.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[0][A]</td>
<td>n1127_s2/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[0][A]</td>
<td style=" background: #97FFFF;">n1127_s2/F</td>
</tr>
<tr>
<td>32.108</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C28[0][A]</td>
<td>mapper_reg2_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C28[0][A]</td>
<td>mapper_reg2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 33.452%; route: 2.475, 60.845%; tC2Q: 0.232, 5.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sram_cs_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[2][A]</td>
<td>n2487_s2/I0</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C35[2][A]</td>
<td style=" background: #97FFFF;">n2487_s2/F</td>
</tr>
<tr>
<td>31.436</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[1][A]</td>
<td>sram_cs_w_s2/I3</td>
</tr>
<tr>
<td>31.763</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C36[1][A]</td>
<td style=" background: #97FFFF;">sram_cs_w_s2/F</td>
</tr>
<tr>
<td>32.093</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[2][A]</td>
<td style=" font-weight:bold;">sram_cs_w_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[2][A]</td>
<td>sram_cs_w_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sram_cs_w_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C36[2][A]</td>
<td>sram_cs_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.344, 33.157%; route: 2.477, 61.119%; tC2Q: 0.232, 5.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>3.043</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/IORQ_n_i_s3/I2</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s3/F</td>
</tr>
<tr>
<td>3.616</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>4.186</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.695, 41.479%; route: 2.159, 52.843%; tC2Q: 0.232, 5.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_demux_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C28[2][B]</td>
<td>state_demux_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C28[2][B]</td>
<td style=" font-weight:bold;">state_demux_1_s3/Q</td>
</tr>
<tr>
<td>0.658</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C28[3][B]</td>
<td>n195_s2/I0</td>
</tr>
<tr>
<td>1.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R52C28[3][B]</td>
<td style=" background: #97FFFF;">n195_s2/F</td>
</tr>
<tr>
<td>1.232</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[3][A]</td>
<td>n206_s3/I3</td>
</tr>
<tr>
<td>1.749</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R52C28[3][A]</td>
<td style=" background: #97FFFF;">n206_s3/F</td>
</tr>
<tr>
<td>4.333</td>
<td>2.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[A]</td>
<td style=" font-weight:bold;">msel_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[A]</td>
<td>msel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 26.576%; route: 2.771, 67.751%; tC2Q: 0.232, 5.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.942</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>mapper_reg1_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C28[2][A]</td>
<td>mapper_reg1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 34.876%; route: 2.309, 59.179%; tC2Q: 0.232, 5.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.942</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C28[2][B]</td>
<td>mapper_reg1_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C28[2][B]</td>
<td>mapper_reg1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 34.876%; route: 2.309, 59.179%; tC2Q: 0.232, 5.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/n794_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[0][A]</td>
<td>cpu1/u0/DO_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>140</td>
<td>R40C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_1_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>3.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>mem1/n666_s0/I2</td>
</tr>
<tr>
<td>4.149</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" background: #97FFFF;">mem1/n666_s0/F</td>
</tr>
<tr>
<td>4.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td style=" font-weight:bold;">mem1/n794_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>mem1/n794_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/n794_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[2][A]</td>
<td>mem1/n794_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 11.828%; route: 3.212, 82.232%; tC2Q: 0.232, 5.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.919</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>mapper_reg1_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[0][B]</td>
<td>mapper_reg1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.077%; route: 2.287, 58.943%; tC2Q: 0.232, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.919</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>mapper_reg1_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[0][A]</td>
<td>mapper_reg1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.077%; route: 2.287, 58.943%; tC2Q: 0.232, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.919</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C31[1][B]</td>
<td>mapper_reg1_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C31[1][B]</td>
<td>mapper_reg1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.077%; route: 2.287, 58.943%; tC2Q: 0.232, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.913</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>mapper_reg1_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[0][B]</td>
<td>mapper_reg1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.130%; route: 2.281, 58.881%; tC2Q: 0.232, 5.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.913</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][B]</td>
<td>mapper_reg1_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[2][B]</td>
<td>mapper_reg1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.130%; route: 2.281, 58.881%; tC2Q: 0.232, 5.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.256</td>
<td>0.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C31[1][A]</td>
<td>n1135_s2/I2</td>
</tr>
<tr>
<td>31.583</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C31[1][A]</td>
<td style=" background: #97FFFF;">n1135_s2/F</td>
</tr>
<tr>
<td>31.913</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][A]</td>
<td>mapper_reg1_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[2][A]</td>
<td>mapper_reg1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.130%; route: 2.281, 58.881%; tC2Q: 0.232, 5.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_cs_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[2][A]</td>
<td>n2487_s2/I0</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C35[2][A]</td>
<td style=" background: #97FFFF;">n2487_s2/F</td>
</tr>
<tr>
<td>31.436</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[1][A]</td>
<td>sram_cs_w_s2/I3</td>
</tr>
<tr>
<td>31.763</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C36[1][A]</td>
<td style=" background: #97FFFF;">sram_cs_w_s2/F</td>
</tr>
<tr>
<td>31.909</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][B]</td>
<td style=" font-weight:bold;">sd_cs_w_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C36[0][B]</td>
<td>sd_cs_w_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sd_cs_w_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C36[0][B]</td>
<td>sd_cs_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.344, 34.731%; route: 2.294, 59.274%; tC2Q: 0.232, 5.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2_req0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.995</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td>n1439_s7/I0</td>
</tr>
<tr>
<td>30.565</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C35[3][A]</td>
<td style=" background: #97FFFF;">n1439_s7/F</td>
</tr>
<tr>
<td>30.566</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[1][B]</td>
<td>n1439_s3/I3</td>
</tr>
<tr>
<td>31.019</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R48C35[1][B]</td>
<td style=" background: #97FFFF;">n1439_s3/F</td>
</tr>
<tr>
<td>31.436</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td>n1512_s0/I3</td>
</tr>
<tr>
<td>31.898</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td style=" background: #97FFFF;">n1512_s0/F</td>
</tr>
<tr>
<td>31.898</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td style=" font-weight:bold;">scc2_req0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C34[0][A]</td>
<td>scc2_req0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2_req0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C34[0][A]</td>
<td>scc2_req0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 38.478%; route: 2.142, 55.510%; tC2Q: 0.232, 6.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.349</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>opll/u_mmr/n365_s4/I1</td>
</tr>
<tr>
<td>29.866</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C30[0][A]</td>
<td style=" background: #97FFFF;">opll/u_mmr/n365_s4/F</td>
</tr>
<tr>
<td>30.284</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>n1119_s2/I3</td>
</tr>
<tr>
<td>30.801</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C31[0][A]</td>
<td style=" background: #97FFFF;">n1119_s2/F</td>
</tr>
<tr>
<td>31.422</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>n1119_s3/I2</td>
</tr>
<tr>
<td>31.749</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R50C30[1][B]</td>
<td style=" background: #97FFFF;">n1119_s3/F</td>
</tr>
<tr>
<td>31.897</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][A]</td>
<td>mapper_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[1][A]</td>
<td>mapper_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.361, 35.279%; route: 2.265, 58.708%; tC2Q: 0.232, 6.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>mem1/RstSeq_4_s10/I0</td>
</tr>
<tr>
<td>3.811</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s10/F</td>
</tr>
<tr>
<td>4.139</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" font-weight:bold;">mem1/RstSeq_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>mem1/RstSeq_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>mem1/RstSeq_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 57.224%; route: 1.434, 36.819%; tC2Q: 0.232, 5.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.241</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>mem1/RstSeq_4_s10/I0</td>
</tr>
<tr>
<td>3.811</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s10/F</td>
</tr>
<tr>
<td>4.139</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" font-weight:bold;">mem1/RstSeq_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>mem1/RstSeq_4_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>mem1/RstSeq_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 57.224%; route: 1.434, 36.819%; tC2Q: 0.232, 5.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>29.553</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][B]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>30.108</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R47C30[0][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>30.801</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C35[2][A]</td>
<td>n2487_s2/I0</td>
</tr>
<tr>
<td>31.263</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C35[2][A]</td>
<td style=" background: #97FFFF;">n2487_s2/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[0][A]</td>
<td>n2487_s0/I3</td>
</tr>
<tr>
<td>31.727</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C35[0][A]</td>
<td style=" background: #97FFFF;">n2487_s0/F</td>
</tr>
<tr>
<td>31.871</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[0][B]</td>
<td style=" font-weight:bold;">ff_sd_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C35[0][B]</td>
<td>ff_sd_en_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_en_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C35[0][B]</td>
<td>ff_sd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 38.594%; route: 2.121, 55.353%; tC2Q: 0.232, 6.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_req0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.962</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[2][B]</td>
<td>ex_bus_iorq_n_d_s5/I0</td>
</tr>
<tr>
<td>30.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C33[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s5/F</td>
</tr>
<tr>
<td>30.714</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[0][B]</td>
<td>n1046_s1/I0</td>
</tr>
<tr>
<td>31.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C34[0][B]</td>
<td style=" background: #97FFFF;">n1046_s1/F</td>
</tr>
<tr>
<td>31.285</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>n1046_s0/I3</td>
</tr>
<tr>
<td>31.855</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td style=" background: #97FFFF;">n1046_s0/F</td>
</tr>
<tr>
<td>31.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">mapper_req0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>mapper_req0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_req0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>mapper_req0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.695, 44.421%; route: 1.889, 49.499%; tC2Q: 0.232, 6.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.253</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>mem1/n413_s5/I2</td>
</tr>
<tr>
<td>3.715</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">mem1/n413_s5/F</td>
</tr>
<tr>
<td>3.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mem1/n413_s6/I0</td>
</tr>
<tr>
<td>4.088</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">mem1/n413_s6/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">mem1/RstSeq_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mem1/RstSeq_3_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>mem1/RstSeq_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.492, 64.823%; route: 1.120, 29.142%; tC2Q: 0.232, 6.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megarom_page_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>debug1/mreq_wr_min1/wait0_s3/I0</td>
</tr>
<tr>
<td>29.382</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R39C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/wait0_s3/F</td>
</tr>
<tr>
<td>31.131</td>
<td>1.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[1][B]</td>
<td>megarom_page_req_s2/I0</td>
</tr>
<tr>
<td>31.680</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C33[1][B]</td>
<td style=" background: #97FFFF;">megarom_page_req_s2/F</td>
</tr>
<tr>
<td>31.824</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[2][A]</td>
<td style=" font-weight:bold;">megarom_page_req_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[2][A]</td>
<td>megarom_page_req_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megarom_page_req_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C33[2][A]</td>
<td>megarom_page_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 26.475%; route: 2.551, 67.395%; tC2Q: 0.232, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrBa_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>mem1/n622_s1/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">mem1/n622_s1/F</td>
</tr>
<tr>
<td>4.072</td>
<td>1.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">mem1/SdrBa_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>mem1/SdrBa_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>mem1/SdrBa_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 12.068%; route: 3.134, 81.872%; tC2Q: 0.232, 6.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrBa_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td>mem1/n611_s3/I2</td>
</tr>
<tr>
<td>2.233</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/n611_s3/F</td>
</tr>
<tr>
<td>4.069</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td style=" font-weight:bold;">mem1/SdrBa_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[A]</td>
<td>mem1/SdrBa_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[A]</td>
<td>mem1/SdrBa_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 12.076%; route: 3.132, 81.859%; tC2Q: 0.232, 6.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.455</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>mem1/n414_s1/I3</td>
</tr>
<tr>
<td>4.025</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">mem1/n414_s1/F</td>
</tr>
<tr>
<td>4.025</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" font-weight:bold;">mem1/RstSeq_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>mem1/RstSeq_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>mem1/RstSeq_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.197, 58.090%; route: 1.353, 35.776%; tC2Q: 0.232, 6.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc_req123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R40C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/Q</td>
</tr>
<tr>
<td>28.453</td>
<td>0.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[2][A]</td>
<td>cpu1/MREQ_n_i_s0/I2</td>
</tr>
<tr>
<td>29.008</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R39C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_n_i_s0/F</td>
</tr>
<tr>
<td>30.362</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C30[1][B]</td>
<td>n1439_s2/I0</td>
</tr>
<tr>
<td>30.917</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C30[1][B]</td>
<td style=" background: #97FFFF;">n1439_s2/F</td>
</tr>
<tr>
<td>31.169</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>n1455_s0/I3</td>
</tr>
<tr>
<td>31.739</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td style=" background: #97FFFF;">n1455_s0/F</td>
</tr>
<tr>
<td>31.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">scc_req123_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>scc_req123_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc_req123_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>scc_req123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 45.408%; route: 1.788, 48.321%; tC2Q: 0.232, 6.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/print_buffer_1017_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C2[1][A]</td>
<td>debug1/iorq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>28.253</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C2[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>28.988</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td>debug1/n29106_s82/I2</td>
</tr>
<tr>
<td>29.543</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[0][A]</td>
<td style=" background: #97FFFF;">debug1/n29106_s82/F</td>
</tr>
<tr>
<td>30.061</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td>debug1/n29106_s80/I2</td>
</tr>
<tr>
<td>30.631</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[3][A]</td>
<td style=" background: #97FFFF;">debug1/n29106_s80/F</td>
</tr>
<tr>
<td>30.632</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td>debug1/n29106_s77/I3</td>
</tr>
<tr>
<td>31.094</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C4[3][B]</td>
<td style=" background: #97FFFF;">debug1/n29106_s77/F</td>
</tr>
<tr>
<td>31.267</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>debug1/n29106_s84/I0</td>
</tr>
<tr>
<td>31.729</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">debug1/n29106_s84/F</td>
</tr>
<tr>
<td>31.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td style=" font-weight:bold;">debug1/print_buffer_1017_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>debug1/print_buffer_1017_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>debug1/print_buffer_1017_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>debug1/print_buffer_1017_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.049, 55.265%; route: 1.427, 38.477%; tC2Q: 0.232, 6.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_mode_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.094</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>23.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>23.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>25.081</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>25.253</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>25.706</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>27.889</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>28.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>29.165</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>29.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>30.104</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[0][B]</td>
<td>megaram1/n894_s2/I1</td>
</tr>
<tr>
<td>30.653</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s2/F</td>
</tr>
<tr>
<td>30.827</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[2][B]</td>
<td>megaram1/n902_s0/I3</td>
</tr>
<tr>
<td>31.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C29[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n902_s0/F</td>
</tr>
<tr>
<td>31.726</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_mode_b_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>megaram1/megaram_mode_b_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_mode_b_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C28[2][B]</td>
<td>megaram1/megaram_mode_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.771, 36.800%; route: 5.934, 45.768%; tC2Q: 2.260, 17.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>3.043</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/IORQ_n_i_s3/I2</td>
</tr>
<tr>
<td>3.613</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s3/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 30.416%; route: 2.342, 63.312%; tC2Q: 0.232, 6.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>mem1/n626_s9/I0</td>
</tr>
<tr>
<td>2.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s9/F</td>
</tr>
<tr>
<td>3.927</td>
<td>1.828</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>mem1/SdrAdr_10_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>mem1/SdrAdr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 15.473%; route: 2.882, 78.229%; tC2Q: 0.232, 6.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>mem1/n622_s1/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">mem1/n622_s1/F</td>
</tr>
<tr>
<td>3.901</td>
<td>1.667</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">mem1/SdrBa_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 12.633%; route: 2.963, 81.024%; tC2Q: 0.232, 6.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td>mem1/n611_s3/I2</td>
</tr>
<tr>
<td>2.233</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/n611_s3/F</td>
</tr>
<tr>
<td>3.885</td>
<td>1.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">mem1/SdrBa_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 12.685%; route: 2.948, 80.944%; tC2Q: 0.232, 6.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.492</td>
<td>0.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>mem1/n412_s1/I3</td>
</tr>
<tr>
<td>3.863</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" background: #97FFFF;">mem1/n412_s1/F</td>
</tr>
<tr>
<td>3.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" font-weight:bold;">mem1/RstSeq_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>mem1/RstSeq_4_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>mem1/RstSeq_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.998, 55.205%; route: 1.389, 38.385%; tC2Q: 0.232, 6.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_demux_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>msel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C28[0][A]</td>
<td>counter_demux_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R52C28[0][A]</td>
<td style=" font-weight:bold;">counter_demux_0_s0/Q</td>
</tr>
<tr>
<td>0.912</td>
<td>0.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C29[1][A]</td>
<td>msel_1_s3/I3</td>
</tr>
<tr>
<td>1.482</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C29[1][A]</td>
<td style=" background: #97FFFF;">msel_1_s3/F</td>
</tr>
<tr>
<td>1.483</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C29[1][B]</td>
<td>msel_1_s2/I1</td>
</tr>
<tr>
<td>1.810</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C29[1][B]</td>
<td style=" background: #97FFFF;">msel_1_s2/F</td>
</tr>
<tr>
<td>3.860</td>
<td>2.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td style=" font-weight:bold;">msel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT34[B]</td>
<td>msel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.800%; route: 2.488, 68.785%; tC2Q: 0.232, 6.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc2_req123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.962</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[2][B]</td>
<td>ex_bus_iorq_n_d_s5/I0</td>
</tr>
<tr>
<td>30.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C33[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s5/F</td>
</tr>
<tr>
<td>31.024</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>n1524_s0/I1</td>
</tr>
<tr>
<td>31.594</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td style=" background: #97FFFF;">n1524_s0/F</td>
</tr>
<tr>
<td>31.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td style=" font-weight:bold;">scc2_req123_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>scc2_req123_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc2_req123_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C31[2][A]</td>
<td>scc2_req123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 31.648%; route: 2.198, 61.826%; tC2Q: 0.232, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][A]</td>
<td>debug1/iorq_wr_max1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C3[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_3_s3/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C2[3][B]</td>
<td>debug1/iorq_wr_max1/n63_s2/I3</td>
</tr>
<tr>
<td>1.455</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C2[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[3][A]</td>
<td>debug1/iorq_wr_max1/n61_s2/I2</td>
</tr>
<tr>
<td>1.978</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C2[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n61_s2/F</td>
</tr>
<tr>
<td>2.375</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td>debug1/iorq_wr_max1/n61_s5/I2</td>
</tr>
<tr>
<td>2.892</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n61_s5/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>debug1/iorq_wr_max1/n61_s6/I2</td>
</tr>
<tr>
<td>3.838</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n61_s6/F</td>
</tr>
<tr>
<td>3.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>debug1/iorq_wr_max1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C3[0][B]</td>
<td>debug1/iorq_wr_max1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.132, 59.318%; route: 1.230, 34.227%; tC2Q: 0.232, 6.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>83.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/n631_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>38</td>
<td>R21C24[2][A]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>75.551</td>
<td>1.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" font-weight:bold;">mem1/n631_s8/I3</td>
</tr>
<tr>
<td>76.068</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C10[0][B]</td>
<td style=" background: #97FFFF;">mem1/n631_s8/F</td>
</tr>
<tr>
<td>76.465</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>mem1/n631_s7/I1</td>
</tr>
<tr>
<td>76.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">mem1/n631_s7/F</td>
</tr>
<tr>
<td>77.315</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>mem1/n631_s13/I3</td>
</tr>
<tr>
<td>77.864</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td style=" background: #97FFFF;">mem1/n631_s13/F</td>
</tr>
<tr>
<td>77.864</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>83.577</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>mem1/SdrAdr_5_s2/CLK</td>
</tr>
<tr>
<td>83.542</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/SdrAdr_5_s2</td>
</tr>
<tr>
<td>83.507</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C8[1][A]</td>
<td>mem1/SdrAdr_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.519, 40.077%; route: 0.794, 20.947%; tC2Q: 1.477, 38.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_mode_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.094</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>23.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>23.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>25.081</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>25.253</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>25.706</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>27.889</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>28.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>29.165</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>29.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>30.104</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[0][B]</td>
<td>megaram1/n894_s2/I1</td>
</tr>
<tr>
<td>30.653</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s2/F</td>
</tr>
<tr>
<td>30.656</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[3][A]</td>
<td>megaram1/n894_s0/I3</td>
</tr>
<tr>
<td>31.226</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C28[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n894_s0/F</td>
</tr>
<tr>
<td>31.554</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_mode_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][B]</td>
<td>megaram1/megaram_mode_a_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_mode_a_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][B]</td>
<td>megaram1/megaram_mode_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.771, 37.296%; route: 5.761, 45.036%; tC2Q: 2.260, 17.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_mode_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.094</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>23.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>23.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>25.081</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>25.253</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>25.706</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>27.889</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>28.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>29.165</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>29.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>30.104</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[0][B]</td>
<td>megaram1/n894_s2/I1</td>
</tr>
<tr>
<td>30.653</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s2/F</td>
</tr>
<tr>
<td>30.656</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[3][A]</td>
<td>megaram1/n894_s0/I3</td>
</tr>
<tr>
<td>31.226</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C28[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n894_s0/F</td>
</tr>
<tr>
<td>31.554</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_mode_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>megaram1/megaram_mode_a_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_mode_a_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>megaram1/megaram_mode_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.771, 37.296%; route: 5.761, 45.036%; tC2Q: 2.260, 17.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.473</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>SccCh/n142_s1/I3</td>
</tr>
<tr>
<td>31.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n142_s1/F</td>
</tr>
<tr>
<td>31.548</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_d_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[1][B]</td>
<td>SccCh/reg_freq_ch_d_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_d_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[1][B]</td>
<td>SccCh/reg_freq_ch_d_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 37.392%; route: 1.965, 55.996%; tC2Q: 0.232, 6.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.473</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>SccCh/n142_s1/I3</td>
</tr>
<tr>
<td>31.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n142_s1/F</td>
</tr>
<tr>
<td>31.548</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_d_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[1][A]</td>
<td>SccCh/reg_freq_ch_d_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_d_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[1][A]</td>
<td>SccCh/reg_freq_ch_d_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 37.392%; route: 1.965, 55.996%; tC2Q: 0.232, 6.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.473</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>SccCh/n142_s1/I3</td>
</tr>
<tr>
<td>31.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n142_s1/F</td>
</tr>
<tr>
<td>31.548</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_d_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>SccCh/reg_freq_ch_d_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_d_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][B]</td>
<td>SccCh/reg_freq_ch_d_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 37.392%; route: 1.965, 55.996%; tC2Q: 0.232, 6.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path201</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.473</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[3][B]</td>
<td>SccCh/n142_s1/I3</td>
</tr>
<tr>
<td>31.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n142_s1/F</td>
</tr>
<tr>
<td>31.548</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_d_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>SccCh/reg_freq_ch_d_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_d_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>SccCh/reg_freq_ch_d_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 37.392%; route: 1.965, 55.996%; tC2Q: 0.232, 6.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path202</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_mode_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.094</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>23.664</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>23.666</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>24.119</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>24.532</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>25.081</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>25.253</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>25.706</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>27.889</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>28.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>29.165</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>29.682</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>30.104</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[0][B]</td>
<td>megaram1/n894_s2/I1</td>
</tr>
<tr>
<td>30.653</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s2/F</td>
</tr>
<tr>
<td>30.827</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[2][B]</td>
<td>megaram1/n902_s0/I3</td>
</tr>
<tr>
<td>31.397</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C29[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n902_s0/F</td>
</tr>
<tr>
<td>31.543</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_mode_b_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>megaram1/megaram_mode_b_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_mode_b_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>megaram1/megaram_mode_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.771, 37.329%; route: 5.750, 44.988%; tC2Q: 2.260, 17.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path203</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.792</td>
<td>2.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR4[B]</td>
<td>mem1/vram_dout_13_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR4[B]</td>
<td>mem1/vram_dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 30.945%; route: 2.219, 62.544%; tC2Q: 0.231, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path204</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/n795_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>cpu1/u0/DO_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>135</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_0_s0/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>2.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>mem1/n667_s0/I2</td>
</tr>
<tr>
<td>3.741</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" background: #97FFFF;">mem1/n667_s0/F</td>
</tr>
<tr>
<td>3.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td style=" font-weight:bold;">mem1/n795_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>mem1/n795_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/n795_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[2][B]</td>
<td>mem1/n795_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.607%; route: 2.895, 82.759%; tC2Q: 0.232, 6.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path205</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>mem1/n626_s9/I0</td>
</tr>
<tr>
<td>2.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s9/F</td>
</tr>
<tr>
<td>3.768</td>
<td>1.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>mem1/SdrAdr_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>mem1/SdrAdr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 16.169%; route: 2.723, 77.249%; tC2Q: 0.232, 6.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path206</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>mem1/n626_s9/I0</td>
</tr>
<tr>
<td>2.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s9/F</td>
</tr>
<tr>
<td>3.760</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>mem1/SdrAdr_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>mem1/SdrAdr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 16.210%; route: 2.714, 77.192%; tC2Q: 0.232, 6.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path207</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>mem1/n626_s9/I0</td>
</tr>
<tr>
<td>2.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s9/F</td>
</tr>
<tr>
<td>3.760</td>
<td>1.661</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>mem1/SdrAdr_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>mem1/SdrAdr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 16.210%; route: 2.714, 77.192%; tC2Q: 0.232, 6.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path208</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>debug1/iorq_rd_max1/n63_s2/I3</td>
</tr>
<tr>
<td>1.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n63_s2/F</td>
</tr>
<tr>
<td>2.094</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td>debug1/iorq_rd_max1/n61_s2/I2</td>
</tr>
<tr>
<td>2.465</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n61_s2/F</td>
</tr>
<tr>
<td>2.635</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][B]</td>
<td>debug1/iorq_rd_max1/n61_s5/I2</td>
</tr>
<tr>
<td>3.184</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n61_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>debug1/iorq_rd_max1/n61_s6/I2</td>
</tr>
<tr>
<td>3.728</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n61_s6/F</td>
</tr>
<tr>
<td>3.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>debug1/iorq_rd_max1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[1][B]</td>
<td>debug1/iorq_rd_max1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.744, 50.051%; route: 1.508, 43.291%; tC2Q: 0.232, 6.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path209</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slotx_req_w_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>debug1/mreq_wr_min1/wait0_s3/I0</td>
</tr>
<tr>
<td>29.382</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R39C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/wait0_s3/F</td>
</tr>
<tr>
<td>30.921</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[1][B]</td>
<td>n668_s1/I0</td>
</tr>
<tr>
<td>31.470</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C34[1][B]</td>
<td style=" background: #97FFFF;">n668_s1/F</td>
</tr>
<tr>
<td>31.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][B]</td>
<td style=" font-weight:bold;">exp_slotx_req_w_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[1][B]</td>
<td>exp_slotx_req_w_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>exp_slotx_req_w_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C34[1][B]</td>
<td>exp_slotx_req_w_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 29.206%; route: 2.197, 64.032%; tC2Q: 0.232, 6.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path210</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_mem_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/RstSeq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>mem1/ff_mem_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[1][B]</td>
<td style=" font-weight:bold;">mem1/ff_mem_seq_0_s0/Q</td>
</tr>
<tr>
<td>0.730</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[0][A]</td>
<td>mem1/FreeCounter_15_s3/I1</td>
</tr>
<tr>
<td>1.285</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R17C8[0][A]</td>
<td style=" background: #97FFFF;">mem1/FreeCounter_15_s3/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>mem1/RstSeq_4_s6/I1</td>
</tr>
<tr>
<td>2.269</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s6/F</td>
</tr>
<tr>
<td>2.516</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[3][A]</td>
<td>mem1/RstSeq_4_s4/I3</td>
</tr>
<tr>
<td>3.065</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R18C8[3][A]</td>
<td style=" background: #97FFFF;">mem1/RstSeq_4_s4/F</td>
</tr>
<tr>
<td>3.253</td>
<td>0.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>mem1/n416_s4/I0</td>
</tr>
<tr>
<td>3.715</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">mem1/n416_s4/F</td>
</tr>
<tr>
<td>3.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td style=" font-weight:bold;">mem1/RstSeq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>mem1/RstSeq_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>mem1/RstSeq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 61.089%; route: 1.119, 32.229%; tC2Q: 0.232, 6.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path211</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>SccCh/n186_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][A]</td>
<td style=" background: #97FFFF;">SccCh/n186_s1/F</td>
</tr>
<tr>
<td>31.415</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>SccCh/reg_vol_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_e_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[0][A]</td>
<td>SccCh/reg_vol_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 38.866%; route: 1.832, 54.261%; tC2Q: 0.232, 6.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path212</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>SccCh/n186_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][A]</td>
<td style=" background: #97FFFF;">SccCh/n186_s1/F</td>
</tr>
<tr>
<td>31.415</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>SccCh/reg_vol_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_e_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[2][A]</td>
<td>SccCh/reg_vol_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 38.866%; route: 1.832, 54.261%; tC2Q: 0.232, 6.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path213</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.669</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[B]</td>
<td>mem1/vram_dout_14_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR3[B]</td>
<td>mem1/vram_dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.056%; route: 2.096, 61.200%; tC2Q: 0.231, 6.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path214</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.669</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td style=" font-weight:bold;">mem1/vram_dout_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR3[A]</td>
<td>mem1/vram_dout_15_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR3[A]</td>
<td>mem1/vram_dout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.056%; route: 2.096, 61.200%; tC2Q: 0.231, 6.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path215</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/print_buffer_1016_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5[2][A]</td>
<td>debug1/mreq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>28.253</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C5[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>28.948</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>debug1/n29107_s78/I2</td>
</tr>
<tr>
<td>29.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/n29107_s78/F</td>
</tr>
<tr>
<td>29.993</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[3][B]</td>
<td>debug1/n29107_s76/I0</td>
</tr>
<tr>
<td>30.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C3[3][B]</td>
<td style=" background: #97FFFF;">debug1/n29107_s76/F</td>
</tr>
<tr>
<td>30.859</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>debug1/n29107_s81/I0</td>
</tr>
<tr>
<td>31.408</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" background: #97FFFF;">debug1/n29107_s81/F</td>
</tr>
<tr>
<td>31.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td style=" font-weight:bold;">debug1/print_buffer_1016_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>debug1/print_buffer_1016_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>debug1/print_buffer_1016_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[0][B]</td>
<td>debug1/print_buffer_1016_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 45.966%; route: 1.598, 47.185%; tC2Q: 0.232, 6.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path216</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.518</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][B]</td>
<td>SccCh/n174_s1/I1</td>
</tr>
<tr>
<td>31.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n174_s1/F</td>
</tr>
<tr>
<td>31.402</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>SccCh/reg_vol_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_b_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>SccCh/reg_vol_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 38.386%; route: 1.840, 54.716%; tC2Q: 0.232, 6.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path217</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.518</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][B]</td>
<td>SccCh/n174_s1/I1</td>
</tr>
<tr>
<td>31.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n174_s1/F</td>
</tr>
<tr>
<td>31.402</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[0][B]</td>
<td>SccCh/reg_vol_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_b_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C20[0][B]</td>
<td>SccCh/reg_vol_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 38.386%; route: 1.840, 54.716%; tC2Q: 0.232, 6.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path218</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.518</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][B]</td>
<td>SccCh/n174_s1/I1</td>
</tr>
<tr>
<td>31.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n174_s1/F</td>
</tr>
<tr>
<td>31.402</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][A]</td>
<td>SccCh/reg_vol_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_b_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C20[1][A]</td>
<td>SccCh/reg_vol_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 38.386%; route: 1.840, 54.716%; tC2Q: 0.232, 6.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path219</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>debug1/mreq_wr_max1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_1_s3/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>debug1/mreq_wr_max1/n63_s2/I0</td>
</tr>
<tr>
<td>1.472</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.646</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td>debug1/mreq_wr_max1/n60_s2/I3</td>
</tr>
<tr>
<td>2.195</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n60_s2/F</td>
</tr>
<tr>
<td>2.368</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>debug1/mreq_wr_max1/n60_s5/I1</td>
</tr>
<tr>
<td>2.917</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n60_s5/F</td>
</tr>
<tr>
<td>3.089</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>debug1/mreq_wr_max1/n60_s6/I0</td>
</tr>
<tr>
<td>3.659</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n60_s6/F</td>
</tr>
<tr>
<td>3.659</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>debug1/mreq_wr_max1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>debug1/mreq_wr_max1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 62.359%; route: 1.054, 30.849%; tC2Q: 0.232, 6.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path220</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrHLdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>mem1/n824_s4/I2</td>
</tr>
<tr>
<td>2.084</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">mem1/n824_s4/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td>mem1/n579_s12/I2</td>
</tr>
<tr>
<td>2.896</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][B]</td>
<td style=" background: #97FFFF;">mem1/n579_s12/F</td>
</tr>
<tr>
<td>3.657</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">mem1/SdrHLdq_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>mem1/SdrHLdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>mem1/SdrHLdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 32.519%; route: 2.071, 60.684%; tC2Q: 0.232, 6.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path221</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>debug1/iorq_rd_max1/n63_s2/I3</td>
</tr>
<tr>
<td>1.599</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.774</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td>debug1/iorq_rd_max1/n60_s2/I3</td>
</tr>
<tr>
<td>2.145</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n60_s2/F</td>
</tr>
<tr>
<td>2.149</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td>debug1/iorq_rd_max1/n60_s5/I1</td>
</tr>
<tr>
<td>2.666</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n60_s5/F</td>
</tr>
<tr>
<td>3.079</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>debug1/iorq_rd_max1/n60_s6/I0</td>
</tr>
<tr>
<td>3.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n60_s6/F</td>
</tr>
<tr>
<td>3.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>debug1/iorq_rd_max1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>debug1/iorq_rd_max1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 56.373%; route: 1.254, 36.815%; tC2Q: 0.232, 6.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path222</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.238</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td>SccCh/n178_s4/I3</td>
</tr>
<tr>
<td>30.808</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C22[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n178_s4/F</td>
</tr>
<tr>
<td>31.382</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>SccCh/reg_vol_ch_c_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_c_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[2][A]</td>
<td>SccCh/reg_vol_ch_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.253%; route: 1.798, 53.806%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path223</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.238</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td>SccCh/n178_s4/I3</td>
</tr>
<tr>
<td>30.808</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C22[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n178_s4/F</td>
</tr>
<tr>
<td>31.382</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[2][B]</td>
<td>SccCh/reg_vol_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_c_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C20[2][B]</td>
<td>SccCh/reg_vol_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.253%; route: 1.798, 53.806%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path224</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.238</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td>SccCh/n178_s4/I3</td>
</tr>
<tr>
<td>30.808</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C22[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n178_s4/F</td>
</tr>
<tr>
<td>31.382</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>SccCh/reg_vol_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_c_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[1][A]</td>
<td>SccCh/reg_vol_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.253%; route: 1.798, 53.806%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path225</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.238</td>
<td>0.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C22[3][B]</td>
<td>SccCh/n178_s4/I3</td>
</tr>
<tr>
<td>30.808</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C22[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n178_s4/F</td>
</tr>
<tr>
<td>31.382</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[1][B]</td>
<td>SccCh/reg_vol_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_c_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[1][B]</td>
<td>SccCh/reg_vol_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.253%; route: 1.798, 53.806%; tC2Q: 0.232, 6.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path226</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>SccCh/n182_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n182_s1/F</td>
</tr>
<tr>
<td>31.368</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_d_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][A]</td>
<td>SccCh/reg_vol_ch_d_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_d_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[0][A]</td>
<td>SccCh/reg_vol_ch_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.412%; route: 1.785, 53.618%; tC2Q: 0.232, 6.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path227</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>SccCh/n182_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n182_s1/F</td>
</tr>
<tr>
<td>31.368</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>SccCh/reg_vol_ch_d_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_d_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[0][B]</td>
<td>SccCh/reg_vol_ch_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.412%; route: 1.785, 53.618%; tC2Q: 0.232, 6.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path228</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.479%; route: 2.052, 60.688%; tC2Q: 0.231, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path229</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td style=" font-weight:bold;">mem1/vram_dout_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[A]</td>
<td>mem1/vram_dout_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR9[A]</td>
<td>mem1/vram_dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.479%; route: 2.052, 60.688%; tC2Q: 0.231, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path230</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[B]</td>
<td>mem1/vram_dout_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[B]</td>
<td>mem1/vram_dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.479%; route: 2.052, 60.688%; tC2Q: 0.231, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path231</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">mem1/vram_dout_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>mem1/vram_dout_12_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>mem1/vram_dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.479%; route: 2.052, 60.688%; tC2Q: 0.231, 6.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path232</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>SccCh/n182_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n182_s1/F</td>
</tr>
<tr>
<td>31.364</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][A]</td>
<td>SccCh/reg_vol_ch_d_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_d_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[1][A]</td>
<td>SccCh/reg_vol_ch_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.457%; route: 1.781, 53.566%; tC2Q: 0.232, 6.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path233</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>SccCh/n182_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n182_s1/F</td>
</tr>
<tr>
<td>31.364</td>
<td>0.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C22[1][B]</td>
<td>SccCh/reg_vol_ch_d_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_d_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C22[1][B]</td>
<td>SccCh/reg_vol_ch_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 39.457%; route: 1.781, 53.566%; tC2Q: 0.232, 6.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path234</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/vram_dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>mem1/ff_sdr_seq_5_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_5_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>mem1/n1484_s1/I0</td>
</tr>
<tr>
<td>1.197</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">mem1/n1484_s1/F</td>
</tr>
<tr>
<td>1.198</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>mem1/n1484_s0/I0</td>
</tr>
<tr>
<td>1.747</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">mem1/n1484_s0/F</td>
</tr>
<tr>
<td>3.620</td>
<td>1.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[A]</td>
<td style=" font-weight:bold;">mem1/vram_dout_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR6[A]</td>
<td>mem1/vram_dout_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR6[A]</td>
<td>mem1/vram_dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 32.514%; route: 2.048, 60.646%; tC2Q: 0.231, 6.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path235</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.336</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>megaram1/megaram_reg1_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>megaram1/megaram_reg1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 38.464%; route: 1.797, 54.499%; tC2Q: 0.232, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path236</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.336</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>megaram1/megaram_reg1_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>megaram1/megaram_reg1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 38.464%; route: 1.797, 54.499%; tC2Q: 0.232, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path237</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.336</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][B]</td>
<td>megaram1/megaram_reg1_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[0][B]</td>
<td>megaram1/megaram_reg1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 38.464%; route: 1.797, 54.499%; tC2Q: 0.232, 7.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path238</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.330</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>megaram1/megaram_reg1_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>megaram1/megaram_reg1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 38.533%; route: 1.791, 54.417%; tC2Q: 0.232, 7.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path239</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>1.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>mem1/n626_s9/I0</td>
</tr>
<tr>
<td>2.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">mem1/n626_s9/F</td>
</tr>
<tr>
<td>3.585</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>mem1/SdrAdr_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>mem1/SdrAdr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 17.058%; route: 2.539, 75.999%; tC2Q: 0.232, 6.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path240</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.583</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>debug1/mreq_wr_max1/max_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>debug1/mreq_wr_max1/max_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 38.777%; route: 1.813, 54.277%; tC2Q: 0.232, 6.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path241</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.583</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>debug1/mreq_wr_max1/max_len_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>debug1/mreq_wr_max1/max_len_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 38.777%; route: 1.813, 54.277%; tC2Q: 0.232, 6.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path242</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.820</td>
<td>0.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[2][A]</td>
<td>SccCh/n113_s1/I1</td>
</tr>
<tr>
<td>30.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C23[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n113_s1/F</td>
</tr>
<tr>
<td>31.326</td>
<td>1.052</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td style=" font-weight:bold;">SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C23[0][A]</td>
<td>SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 36.362%; route: 1.859, 56.578%; tC2Q: 0.232, 7.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path243</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/n793_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>134</td>
<td>R43C16[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>3.170</td>
<td>2.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>mem1/n665_s0/I2</td>
</tr>
<tr>
<td>3.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">mem1/n665_s0/F</td>
</tr>
<tr>
<td>3.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">mem1/n793_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>mem1/n793_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/n793_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>mem1/n793_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 11.249%; route: 2.695, 81.716%; tC2Q: 0.232, 7.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path244</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.820</td>
<td>0.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[2][A]</td>
<td>SccCh/n113_s1/I1</td>
</tr>
<tr>
<td>30.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C23[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n113_s1/F</td>
</tr>
<tr>
<td>31.314</td>
<td>1.040</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td style=" font-weight:bold;">SccCh/ff_rst_ch_b_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 36.495%; route: 1.847, 56.420%; tC2Q: 0.232, 7.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path245</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][B]</td>
<td>debug1/iorq_wr_max1/max_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C2[0][B]</td>
<td>debug1/iorq_wr_max1/max_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 24.968%; route: 2.264, 68.059%; tC2Q: 0.232, 6.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path246</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.570</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][A]</td>
<td>debug1/iorq_wr_max1/max_len_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C2[0][A]</td>
<td>debug1/iorq_wr_max1/max_len_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 24.968%; route: 2.264, 68.059%; tC2Q: 0.232, 6.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path247</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.307</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>SccCh/reg_freq_ch_b_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][A]</td>
<td>SccCh/reg_freq_ch_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 39.507%; route: 1.745, 53.393%; tC2Q: 0.232, 7.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path248</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.307</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>SccCh/reg_freq_ch_b_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C19[1][B]</td>
<td>SccCh/reg_freq_ch_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 39.507%; route: 1.745, 53.393%; tC2Q: 0.232, 7.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path249</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.548</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td>debug1/iorq_wr_max1/max_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C3[2][A]</td>
<td>debug1/iorq_wr_max1/max_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 25.137%; route: 2.242, 67.842%; tC2Q: 0.232, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path250</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.548</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>debug1/iorq_wr_max1/max_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>debug1/iorq_wr_max1/max_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 25.137%; route: 2.242, 67.842%; tC2Q: 0.232, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path251</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.548</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][B]</td>
<td>debug1/iorq_wr_max1/max_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C3[0][B]</td>
<td>debug1/iorq_wr_max1/max_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 25.137%; route: 2.242, 67.842%; tC2Q: 0.232, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path252</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.548</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[2][B]</td>
<td>debug1/iorq_wr_max1/max_len_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C3[2][B]</td>
<td>debug1/iorq_wr_max1/max_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 25.137%; route: 2.242, 67.842%; tC2Q: 0.232, 7.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path253</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_req123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.962</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[2][B]</td>
<td>ex_bus_iorq_n_d_s5/I0</td>
</tr>
<tr>
<td>30.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C33[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s5/F</td>
</tr>
<tr>
<td>30.714</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C34[2][B]</td>
<td>n1056_s0/I0</td>
</tr>
<tr>
<td>31.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C34[2][B]</td>
<td style=" background: #97FFFF;">n1056_s0/F</td>
</tr>
<tr>
<td>31.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[2][B]</td>
<td style=" font-weight:bold;">mapper_req123_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[2][B]</td>
<td>mapper_req123_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_req123_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C34[2][B]</td>
<td>mapper_req123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 34.675%; route: 1.887, 58.174%; tC2Q: 0.232, 7.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path254</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>SccCh/n104_s1/I1</td>
</tr>
<tr>
<td>30.556</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n104_s1/F</td>
</tr>
<tr>
<td>31.275</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>SccCh/reg_freq_ch_a_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[2][B]</td>
<td>SccCh/reg_freq_ch_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 33.036%; route: 1.935, 59.795%; tC2Q: 0.232, 7.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path255</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>SccCh/n104_s1/I1</td>
</tr>
<tr>
<td>30.556</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n104_s1/F</td>
</tr>
<tr>
<td>31.275</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C19[2][A]</td>
<td>SccCh/reg_freq_ch_a_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C19[2][A]</td>
<td>SccCh/reg_freq_ch_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 33.036%; route: 1.935, 59.795%; tC2Q: 0.232, 7.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path256</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>megaram1/megaram_reg0_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>megaram1/megaram_reg0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 35.330%; route: 1.855, 57.480%; tC2Q: 0.232, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path257</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.266</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>megaram1/megaram_reg0_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>megaram1/megaram_reg0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 35.330%; route: 1.855, 57.480%; tC2Q: 0.232, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path258</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.632</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>2.808</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][A]</td>
<td>cpu1/MREQ_s3/I2</td>
</tr>
<tr>
<td>3.357</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s3/F</td>
</tr>
<tr>
<td>3.501</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 34.347%; route: 1.907, 58.532%; tC2Q: 0.232, 7.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path259</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.617</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/WR_n_i_s2/I2</td>
</tr>
<tr>
<td>3.354</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s2/F</td>
</tr>
<tr>
<td>3.498</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.882, 27.101%; route: 2.141, 65.771%; tC2Q: 0.232, 7.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path260</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_min1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_min1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][B]</td>
<td>debug1/mreq_rd_min1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R23C6[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_min1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.900</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][A]</td>
<td>debug1/mreq_rd_min1/n63_s2/I0</td>
</tr>
<tr>
<td>1.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.841</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>debug1/mreq_rd_min1/n61_s2/I2</td>
</tr>
<tr>
<td>2.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n61_s2/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[1][B]</td>
<td>debug1/mreq_rd_min1/n61_s5/I2</td>
</tr>
<tr>
<td>2.940</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n61_s5/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>debug1/mreq_rd_min1/n61_s6/I2</td>
</tr>
<tr>
<td>3.511</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n61_s6/F</td>
</tr>
<tr>
<td>3.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_min1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>debug1/mreq_rd_min1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C6[0][A]</td>
<td>debug1/mreq_rd_min1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.185, 66.858%; route: 0.851, 26.043%; tC2Q: 0.232, 7.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path261</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.510</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 26.067%; route: 2.183, 66.832%; tC2Q: 0.232, 7.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path262</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.510</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 26.067%; route: 2.183, 66.832%; tC2Q: 0.232, 7.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path263</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.237</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>megaram1/megaram_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>megaram1/megaram_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 35.644%; route: 1.826, 57.102%; tC2Q: 0.232, 7.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path264</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[1][B]</td>
<td>SccCh/n128_s1/I2</td>
</tr>
<tr>
<td>30.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C23[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n128_s1/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][B]</td>
<td>SccCh/reg_freq_ch_c_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C22[2][B]</td>
<td>SccCh/reg_freq_ch_c_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 40.485%; route: 1.666, 52.240%; tC2Q: 0.232, 7.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path265</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[1][B]</td>
<td>SccCh/n128_s1/I2</td>
</tr>
<tr>
<td>30.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C23[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n128_s1/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>SccCh/reg_freq_ch_c_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C22[2][A]</td>
<td>SccCh/reg_freq_ch_c_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 40.485%; route: 1.666, 52.240%; tC2Q: 0.232, 7.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path266</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[1][B]</td>
<td>SccCh/n128_s1/I2</td>
</tr>
<tr>
<td>30.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C23[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n128_s1/F</td>
</tr>
<tr>
<td>31.228</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C22[0][A]</td>
<td>SccCh/reg_freq_ch_c_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C22[0][A]</td>
<td>SccCh/reg_freq_ch_c_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 40.485%; route: 1.666, 52.240%; tC2Q: 0.232, 7.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path267</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>SccCh/n186_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][A]</td>
<td style=" background: #97FFFF;">SccCh/n186_s1/F</td>
</tr>
<tr>
<td>31.227</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>SccCh/reg_vol_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_e_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[2][A]</td>
<td>SccCh/reg_vol_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 41.150%; route: 1.644, 51.574%; tC2Q: 0.232, 7.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path268</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.253</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][A]</td>
<td>SccCh/n186_s1/I0</td>
</tr>
<tr>
<td>30.823</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C24[1][A]</td>
<td style=" background: #97FFFF;">SccCh/n186_s1/F</td>
</tr>
<tr>
<td>31.227</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C22[2][B]</td>
<td>SccCh/reg_vol_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_e_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C22[2][B]</td>
<td>SccCh/reg_vol_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.312, 41.150%; route: 1.644, 51.574%; tC2Q: 0.232, 7.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path269</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.482</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 26.295%; route: 2.155, 66.542%; tC2Q: 0.232, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path270</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.482</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 26.295%; route: 2.155, 66.542%; tC2Q: 0.232, 7.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path271</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>debug1/mreq_wr_max1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_1_s3/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>debug1/mreq_wr_max1/n63_s2/I0</td>
</tr>
<tr>
<td>1.463</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.896</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>debug1/mreq_wr_max1/n61_s2/I2</td>
</tr>
<tr>
<td>2.466</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n61_s2/F</td>
</tr>
<tr>
<td>2.467</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>debug1/mreq_wr_max1/n61_s5/I2</td>
</tr>
<tr>
<td>3.016</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n61_s5/F</td>
</tr>
<tr>
<td>3.017</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>debug1/mreq_wr_max1/n61_s6/I2</td>
</tr>
<tr>
<td>3.479</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n61_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>debug1/mreq_wr_max1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>debug1/mreq_wr_max1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.034, 62.858%; route: 0.970, 29.973%; tC2Q: 0.232, 7.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path272</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.518</td>
<td>0.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C21[3][B]</td>
<td>SccCh/n174_s1/I1</td>
</tr>
<tr>
<td>31.067</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R48C21[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n174_s1/F</td>
</tr>
<tr>
<td>31.213</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C21[0][A]</td>
<td>SccCh/reg_vol_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_b_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C21[0][A]</td>
<td>SccCh/reg_vol_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 40.679%; route: 1.651, 52.011%; tC2Q: 0.232, 7.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path273</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/max_len_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/print_buffer_1022_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>debug1/iorq_wr_max1/max_len_6_s0/CLK</td>
</tr>
<tr>
<td>28.253</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C3[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_6_s0/Q</td>
</tr>
<tr>
<td>28.939</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>debug1/n29101_s80/I0</td>
</tr>
<tr>
<td>29.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">debug1/n29101_s80/F</td>
</tr>
<tr>
<td>30.178</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td>debug1/n29101_s78/I0</td>
</tr>
<tr>
<td>30.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C4[2][A]</td>
<td style=" background: #97FFFF;">debug1/n29101_s78/F</td>
</tr>
<tr>
<td>30.750</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>debug1/n29101_s84/I0</td>
</tr>
<tr>
<td>31.212</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">debug1/n29101_s84/F</td>
</tr>
<tr>
<td>31.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">debug1/print_buffer_1022_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>debug1/print_buffer_1022_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>debug1/print_buffer_1022_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>debug1/print_buffer_1022_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 49.740%; route: 1.372, 42.989%; tC2Q: 0.232, 7.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path274</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.209</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>megaram1/megaram_reg0_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][A]</td>
<td>megaram1/megaram_reg0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 35.962%; route: 1.798, 56.719%; tC2Q: 0.232, 7.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path275</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.209</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>megaram1/megaram_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>megaram1/megaram_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 35.962%; route: 1.798, 56.719%; tC2Q: 0.232, 7.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path276</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc_enable_req0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>debug1/mreq_wr_min1/wait0_s3/I0</td>
</tr>
<tr>
<td>29.382</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R39C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/wait0_s3/F</td>
</tr>
<tr>
<td>30.659</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C30[0][B]</td>
<td>n1375_s1/I1</td>
</tr>
<tr>
<td>31.208</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C30[0][B]</td>
<td style=" background: #97FFFF;">n1375_s1/F</td>
</tr>
<tr>
<td>31.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][B]</td>
<td style=" font-weight:bold;">scc_enable_req0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[0][B]</td>
<td>scc_enable_req0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc_enable_req0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C30[0][B]</td>
<td>scc_enable_req0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 31.619%; route: 1.935, 61.060%; tC2Q: 0.232, 7.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path277</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.203</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][A]</td>
<td>megaram1/megaram_reg1_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C24[0][A]</td>
<td>megaram1/megaram_reg1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 40.076%; route: 1.664, 52.592%; tC2Q: 0.232, 7.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path278</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.203</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[2][B]</td>
<td>megaram1/megaram_reg1_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C24[2][B]</td>
<td>megaram1/megaram_reg1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 40.076%; route: 1.664, 52.592%; tC2Q: 0.232, 7.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path279</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.199</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>megaram1/megaram_reg1_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>megaram1/megaram_reg1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 40.122%; route: 1.660, 52.537%; tC2Q: 0.232, 7.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path280</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.005</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>30.467</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n114_s1/F</td>
</tr>
<tr>
<td>31.191</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td>SccCh/reg_freq_ch_b_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[2][B]</td>
<td>SccCh/reg_freq_ch_b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 38.194%; route: 1.716, 54.446%; tC2Q: 0.232, 7.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path281</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.005</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[3][B]</td>
<td>SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>30.467</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R44C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n114_s1/F</td>
</tr>
<tr>
<td>31.191</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td>SccCh/reg_freq_ch_b_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[2][A]</td>
<td>SccCh/reg_freq_ch_b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 38.194%; route: 1.716, 54.446%; tC2Q: 0.232, 7.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path282</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/count_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>debug1/iorq_rd_min1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>debug1/iorq_rd_min1/n63_s2/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n63_s2/F</td>
</tr>
<tr>
<td>2.136</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td>debug1/iorq_rd_min1/n63_s5/I2</td>
</tr>
<tr>
<td>2.706</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n63_s5/F</td>
</tr>
<tr>
<td>2.878</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>debug1/iorq_rd_min1/n63_s6/I2</td>
</tr>
<tr>
<td>3.448</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n63_s6/F</td>
</tr>
<tr>
<td>3.448</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>debug1/iorq_rd_min1/count_4_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C5[0][A]</td>
<td>debug1/iorq_rd_min1/count_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 51.700%; route: 1.316, 41.061%; tC2Q: 0.232, 7.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path283</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>debug1/mreq_wr_max1/max_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>debug1/mreq_wr_max1/max_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.538%; route: 1.668, 52.200%; tC2Q: 0.232, 7.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path284</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>debug1/mreq_wr_max1/max_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>debug1/mreq_wr_max1/max_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.538%; route: 1.668, 52.200%; tC2Q: 0.232, 7.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path285</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>debug1/mreq_wr_max1/max_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>debug1/mreq_wr_max1/max_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.538%; route: 1.668, 52.200%; tC2Q: 0.232, 7.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path286</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.438</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>debug1/mreq_wr_max1/max_len_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[1][B]</td>
<td>debug1/mreq_wr_max1/max_len_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.538%; route: 1.668, 52.200%; tC2Q: 0.232, 7.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path287</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrHLdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.093</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.271</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>mem1/SdrUdq_s4/I0</td>
</tr>
<tr>
<td>2.820</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">mem1/SdrUdq_s4/F</td>
</tr>
<tr>
<td>3.410</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">mem1/SdrHLdq_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>mem1/SdrHLdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>mem1/SdrHLdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 35.341%; route: 1.815, 57.332%; tC2Q: 0.232, 7.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path288</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrLdq_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[2][A]</td>
<td>mem1/n821_s2/I1</td>
</tr>
<tr>
<td>2.093</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R15C8[2][A]</td>
<td style=" background: #97FFFF;">mem1/n821_s2/F</td>
</tr>
<tr>
<td>2.271</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>mem1/SdrUdq_s4/I0</td>
</tr>
<tr>
<td>2.820</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">mem1/SdrUdq_s4/F</td>
</tr>
<tr>
<td>3.410</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">mem1/SdrLdq_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>mem1/SdrLdq_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>mem1/SdrLdq_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 35.341%; route: 1.815, 57.332%; tC2Q: 0.232, 7.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path289</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.632</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>3.391</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 18.108%; route: 2.346, 74.521%; tC2Q: 0.232, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path290</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>wait_io_ff_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32[0][A]</td>
<td>wait_io_ff_s2/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R51C32[0][A]</td>
<td style=" font-weight:bold;">wait_io_ff_s2/Q</td>
</tr>
<tr>
<td>2.062</td>
<td>1.586</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][B]</td>
<td>n575_s0/I2</td>
</tr>
<tr>
<td>2.632</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R41C6[3][B]</td>
<td style=" background: #97FFFF;">n575_s0/F</td>
</tr>
<tr>
<td>3.391</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/Wait_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>cpu1/Wait_s_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td>9.451</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>cpu1/Wait_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 18.108%; route: 2.346, 74.521%; tC2Q: 0.232, 7.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path291</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>debug1/mreq_wr_max1/max_len_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>debug1/mreq_wr_max1/max_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.947%; route: 1.636, 51.717%; tC2Q: 0.232, 7.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path292</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_max1/max_len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>debug1/mreq_wr_max1/count_2_s1/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/count_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>debug1/mreq_wr_max1/n41_s18/I0</td>
</tr>
<tr>
<td>1.689</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>debug1/mreq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.724</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>debug1/mreq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>debug1/mreq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>debug1/mreq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.830</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>debug1/mreq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.505</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][B]</td>
<td>debug1/mreq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.075</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.406</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>debug1/mreq_wr_max1/max_len_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[2][B]</td>
<td>debug1/mreq_wr_max1/max_len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 40.947%; route: 1.636, 51.717%; tC2Q: 0.232, 7.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path293</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.820</td>
<td>0.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[2][A]</td>
<td>SccCh/n113_s1/I1</td>
</tr>
<tr>
<td>30.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C23[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n113_s1/F</td>
</tr>
<tr>
<td>31.148</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td style=" font-weight:bold;">SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C21[2][B]</td>
<td>SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 38.445%; route: 1.681, 54.092%; tC2Q: 0.232, 7.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path294</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.820</td>
<td>0.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[2][A]</td>
<td>SccCh/n113_s1/I1</td>
</tr>
<tr>
<td>30.273</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R43C23[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n113_s1/F</td>
</tr>
<tr>
<td>31.148</td>
<td>0.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td style=" font-weight:bold;">SccCh/ff_rst_ch_a_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>SccCh/ff_rst_ch_a_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/ff_rst_ch_a_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C21[2][A]</td>
<td>SccCh/ff_rst_ch_a_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 38.445%; route: 1.681, 54.092%; tC2Q: 0.232, 7.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path295</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_min1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_min1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[0][B]</td>
<td>debug1/mreq_rd_min1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R23C6[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_min1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.900</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][A]</td>
<td>debug1/mreq_rd_min1/n63_s2/I0</td>
</tr>
<tr>
<td>1.417</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R24C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.841</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C6[3][B]</td>
<td>debug1/mreq_rd_min1/n60_s2/I3</td>
</tr>
<tr>
<td>2.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n60_s2/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td>debug1/mreq_rd_min1/n60_s5/I1</td>
</tr>
<tr>
<td>2.940</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n60_s5/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][A]</td>
<td>debug1/mreq_rd_min1/n60_s6/I0</td>
</tr>
<tr>
<td>3.403</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_min1/n60_s6/F</td>
</tr>
<tr>
<td>3.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_min1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][A]</td>
<td>debug1/mreq_rd_min1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C6[2][A]</td>
<td>debug1/mreq_rd_min1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.077, 65.726%; route: 0.851, 26.933%; tC2Q: 0.232, 7.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path296</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/max_len_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/print_buffer_1020_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[0][A]</td>
<td>debug1/iorq_wr_max1/max_len_4_s0/CLK</td>
</tr>
<tr>
<td>28.253</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C2[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_4_s0/Q</td>
</tr>
<tr>
<td>29.018</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>debug1/n29103_s78/I0</td>
</tr>
<tr>
<td>29.389</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">debug1/n29103_s78/F</td>
</tr>
<tr>
<td>29.879</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][A]</td>
<td>debug1/n29103_s75/I2</td>
</tr>
<tr>
<td>30.434</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[3][A]</td>
<td style=" background: #97FFFF;">debug1/n29103_s75/F</td>
</tr>
<tr>
<td>30.681</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>debug1/n29103_s73/I1</td>
</tr>
<tr>
<td>31.143</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" background: #97FFFF;">debug1/n29103_s73/F</td>
</tr>
<tr>
<td>31.143</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td style=" font-weight:bold;">debug1/print_buffer_1020_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>debug1/print_buffer_1020_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>debug1/print_buffer_1020_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C4[0][A]</td>
<td>debug1/print_buffer_1020_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.388, 44.454%; route: 1.502, 48.115%; tC2Q: 0.232, 7.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path297</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>debug1/iorq_rd_min1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>debug1/iorq_rd_min1/n63_s2/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td>debug1/iorq_rd_min1/n60_s2/I3</td>
</tr>
<tr>
<td>2.357</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n60_s2/F</td>
</tr>
<tr>
<td>2.361</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td>debug1/iorq_rd_min1/n60_s5/I1</td>
</tr>
<tr>
<td>2.931</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n60_s5/F</td>
</tr>
<tr>
<td>2.933</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>debug1/iorq_rd_min1/n60_s6/I0</td>
</tr>
<tr>
<td>3.395</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n60_s6/F</td>
</tr>
<tr>
<td>3.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>debug1/iorq_rd_min1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>debug1/iorq_rd_min1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 60.925%; route: 0.999, 31.713%; tC2Q: 0.232, 7.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path298</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>31.137</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>megaram1/megaram_reg2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>megaram1/megaram_reg2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 28.957%; route: 1.969, 63.553%; tC2Q: 0.232, 7.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path299</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>31.137</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>megaram1/megaram_reg2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>megaram1/megaram_reg2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 28.957%; route: 1.969, 63.553%; tC2Q: 0.232, 7.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path300</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>31.137</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>megaram1/megaram_reg2_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>megaram1/megaram_reg2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 28.957%; route: 1.969, 63.553%; tC2Q: 0.232, 7.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path301</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>31.134</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>megaram1/megaram_reg3_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C26[0][B]</td>
<td>megaram1/megaram_reg3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.346%; route: 1.831, 59.157%; tC2Q: 0.232, 7.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path302</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.123</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[2][B]</td>
<td>SccCh/reg_freq_ch_b_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[2][B]</td>
<td>SccCh/reg_freq_ch_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.860%; route: 1.561, 50.618%; tC2Q: 0.232, 7.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path303</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.123</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[2][A]</td>
<td>SccCh/reg_freq_ch_b_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C20[2][A]</td>
<td>SccCh/reg_freq_ch_b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.860%; route: 1.561, 50.618%; tC2Q: 0.232, 7.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path304</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scc_enable_req123_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>28.929</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[1][B]</td>
<td>debug1/mreq_wr_min1/wait0_s3/I0</td>
</tr>
<tr>
<td>29.382</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R39C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/wait0_s3/F</td>
</tr>
<tr>
<td>30.659</td>
<td>1.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C30[2][A]</td>
<td>n1387_s1/I1</td>
</tr>
<tr>
<td>31.121</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C30[2][A]</td>
<td style=" background: #97FFFF;">n1387_s1/F</td>
</tr>
<tr>
<td>31.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[2][A]</td>
<td style=" font-weight:bold;">scc_enable_req123_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C30[2][A]</td>
<td>scc_enable_req123_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>scc_enable_req123_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C30[2][A]</td>
<td>scc_enable_req123_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 29.689%; route: 1.935, 62.783%; tC2Q: 0.232, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path305</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.120</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[2][A]</td>
<td>SccCh/reg_freq_ch_b_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C21[2][A]</td>
<td>SccCh/reg_freq_ch_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.910%; route: 1.557, 50.559%; tC2Q: 0.232, 7.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path306</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>31.120</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C21[2][B]</td>
<td>SccCh/reg_freq_ch_b_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C21[2][B]</td>
<td>SccCh/reg_freq_ch_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.910%; route: 1.557, 50.559%; tC2Q: 0.232, 7.531%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path307</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.075</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>SccCh/n190_s1/I0</td>
</tr>
<tr>
<td>30.537</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n190_s1/F</td>
</tr>
<tr>
<td>31.116</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_ch_sel_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[1][A]</td>
<td>SccCh/reg_ch_sel_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_ch_sel_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[1][A]</td>
<td>SccCh/reg_ch_sel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.132%; route: 1.641, 53.328%; tC2Q: 0.232, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path308</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.075</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>SccCh/n190_s1/I0</td>
</tr>
<tr>
<td>30.537</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n190_s1/F</td>
</tr>
<tr>
<td>31.116</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_ch_sel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[2][B]</td>
<td>SccCh/reg_ch_sel_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_ch_sel_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[2][B]</td>
<td>SccCh/reg_ch_sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.132%; route: 1.641, 53.328%; tC2Q: 0.232, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path309</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.075</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>SccCh/n190_s1/I0</td>
</tr>
<tr>
<td>30.537</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n190_s1/F</td>
</tr>
<tr>
<td>31.116</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_ch_sel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[2][A]</td>
<td>SccCh/reg_ch_sel_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_ch_sel_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[2][A]</td>
<td>SccCh/reg_ch_sel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.132%; route: 1.641, 53.328%; tC2Q: 0.232, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path310</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.075</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>SccCh/n190_s1/I0</td>
</tr>
<tr>
<td>30.537</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n190_s1/F</td>
</tr>
<tr>
<td>31.116</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_ch_sel_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[0][B]</td>
<td>SccCh/reg_ch_sel_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_ch_sel_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[0][B]</td>
<td>SccCh/reg_ch_sel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.132%; route: 1.641, 53.328%; tC2Q: 0.232, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path311</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.075</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>SccCh/n190_s1/I0</td>
</tr>
<tr>
<td>30.537</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n190_s1/F</td>
</tr>
<tr>
<td>31.116</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_ch_sel_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>SccCh/reg_ch_sel_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_ch_sel_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C20[0][A]</td>
<td>SccCh/reg_ch_sel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.132%; route: 1.641, 53.328%; tC2Q: 0.232, 7.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path312</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.069</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>SccCh/n156_s1/I0</td>
</tr>
<tr>
<td>30.531</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C23[0][B]</td>
<td style=" background: #97FFFF;">SccCh/n156_s1/F</td>
</tr>
<tr>
<td>31.107</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>SccCh/reg_freq_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[2][B]</td>
<td>SccCh/reg_freq_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.252%; route: 1.631, 53.185%; tC2Q: 0.232, 7.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path313</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.069</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>SccCh/n156_s1/I0</td>
</tr>
<tr>
<td>30.531</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C23[0][B]</td>
<td style=" background: #97FFFF;">SccCh/n156_s1/F</td>
</tr>
<tr>
<td>31.107</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[2][A]</td>
<td>SccCh/reg_freq_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[2][A]</td>
<td>SccCh/reg_freq_ch_e_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.252%; route: 1.631, 53.185%; tC2Q: 0.232, 7.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path314</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.069</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>SccCh/n156_s1/I0</td>
</tr>
<tr>
<td>30.531</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C23[0][B]</td>
<td style=" background: #97FFFF;">SccCh/n156_s1/F</td>
</tr>
<tr>
<td>31.107</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][B]</td>
<td>SccCh/reg_freq_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[1][B]</td>
<td>SccCh/reg_freq_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.252%; route: 1.631, 53.185%; tC2Q: 0.232, 7.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path315</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.069</td>
<td>0.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>SccCh/n156_s1/I0</td>
</tr>
<tr>
<td>30.531</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C23[0][B]</td>
<td style=" background: #97FFFF;">SccCh/n156_s1/F</td>
</tr>
<tr>
<td>31.107</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[1][A]</td>
<td>SccCh/reg_freq_ch_e_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C19[1][A]</td>
<td>SccCh/reg_freq_ch_e_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.252%; route: 1.631, 53.185%; tC2Q: 0.232, 7.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path316</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>SccCh/n104_s1/I1</td>
</tr>
<tr>
<td>30.556</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n104_s1/F</td>
</tr>
<tr>
<td>31.104</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[0][A]</td>
<td>SccCh/reg_freq_ch_a_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[0][A]</td>
<td>SccCh/reg_freq_ch_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 34.881%; route: 1.764, 57.549%; tC2Q: 0.232, 7.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path317</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.358</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>debug1/iorq_wr_max1/max_len_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C3[1][A]</td>
<td>debug1/iorq_wr_max1/max_len_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 26.667%; route: 2.052, 65.885%; tC2Q: 0.232, 7.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path318</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_max1/max_len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C4[1][A]</td>
<td>debug1/iorq_wr_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R22C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.664</td>
<td>1.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td>debug1/iorq_wr_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.769</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>debug1/iorq_wr_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>debug1/iorq_wr_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>debug1/iorq_wr_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td>debug1/iorq_wr_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>debug1/iorq_wr_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.945</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.662</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C3[3][A]</td>
<td>debug1/iorq_wr_max1/n145_s2/I2</td>
</tr>
<tr>
<td>3.211</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C3[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.358</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_max1/max_len_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>debug1/iorq_wr_max1/max_len_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C3[1][B]</td>
<td>debug1/iorq_wr_max1/max_len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.831, 26.667%; route: 2.052, 65.885%; tC2Q: 0.232, 7.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path319</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.229</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>SccCh/n104_s1/I1</td>
</tr>
<tr>
<td>30.556</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n104_s1/F</td>
</tr>
<tr>
<td>31.100</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>SccCh/reg_freq_ch_a_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>SccCh/reg_freq_ch_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 34.924%; route: 1.760, 57.497%; tC2Q: 0.232, 7.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path320</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>31.099</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>megaram1/megaram_reg3_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>megaram1/megaram_reg3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 33.729%; route: 1.796, 58.688%; tC2Q: 0.232, 7.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path321</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.155%; route: 1.564, 50.374%; tC2Q: 0.232, 7.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path322</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>debug1/mreq_wr_min1/min_len_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>debug1/mreq_wr_min1/min_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.155%; route: 1.564, 50.374%; tC2Q: 0.232, 7.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path323</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>debug1/mreq_wr_min1/min_len_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>debug1/mreq_wr_min1/min_len_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.155%; route: 1.564, 50.374%; tC2Q: 0.232, 7.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path324</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>debug1/mreq_wr_min1/min_len_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>debug1/mreq_wr_min1/min_len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.155%; route: 1.564, 50.374%; tC2Q: 0.232, 7.470%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path325</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.472</td>
<td>0.700</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[0][A]</td>
<td>SccCh/n35_s4/I3</td>
</tr>
<tr>
<td>30.934</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n35_s4/F</td>
</tr>
<tr>
<td>31.078</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td style=" font-weight:bold;">SccCh/ff_rst_ch_b_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>SccCh/ff_rst_ch_b_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C23[2][A]</td>
<td>SccCh/ff_rst_ch_b_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 39.617%; route: 1.603, 52.749%; tC2Q: 0.232, 7.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path326</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.332</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>debug1/mreq_wr_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[2][A]</td>
<td>debug1/mreq_wr_min1/min_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.381%; route: 1.548, 50.109%; tC2Q: 0.232, 7.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path327</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.332</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.381%; route: 1.548, 50.109%; tC2Q: 0.232, 7.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path328</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.332</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>debug1/mreq_wr_min1/min_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>debug1/mreq_wr_min1/min_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.381%; route: 1.548, 50.109%; tC2Q: 0.232, 7.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path329</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/min_len_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/min_len_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[2][B]</td>
<td>debug1/mreq_wr_min1/min_len_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C5[2][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_1_s0/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>0.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s17/I0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>debug1/mreq_wr_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.625</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.625</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>debug1/mreq_wr_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.660</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>debug1/mreq_wr_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>debug1/mreq_wr_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>debug1/mreq_wr_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>debug1/mreq_wr_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.441</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][B]</td>
<td>debug1/mreq_wr_min1/n145_s2/I2</td>
</tr>
<tr>
<td>2.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.332</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/min_len_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>debug1/mreq_wr_min1/min_len_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>debug1/mreq_wr_min1/min_len_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.309, 42.381%; route: 1.548, 50.109%; tC2Q: 0.232, 7.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path330</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_min1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_min1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][B]</td>
<td>debug1/iorq_wr_min1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R25C3[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_min1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.910</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[3][B]</td>
<td>debug1/iorq_wr_min1/n63_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C4[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.660</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td>debug1/iorq_wr_min1/n60_s2/I3</td>
</tr>
<tr>
<td>2.209</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n60_s2/F</td>
</tr>
<tr>
<td>2.210</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td>debug1/iorq_wr_min1/n60_s5/I1</td>
</tr>
<tr>
<td>2.780</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C4[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n60_s5/F</td>
</tr>
<tr>
<td>2.781</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>debug1/iorq_wr_min1/n60_s6/I0</td>
</tr>
<tr>
<td>3.330</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n60_s6/F</td>
</tr>
<tr>
<td>3.330</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_min1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>debug1/iorq_wr_min1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C4[1][A]</td>
<td>debug1/iorq_wr_min1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 72.496%; route: 0.617, 19.988%; tC2Q: 0.232, 7.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path331</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/n791_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C15[2][B]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>89</td>
<td>R39C15[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>mem1/n663_s0/I2</td>
</tr>
<tr>
<td>3.289</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" background: #97FFFF;">mem1/n663_s0/F</td>
</tr>
<tr>
<td>3.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td style=" font-weight:bold;">mem1/n791_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>mem1/n791_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/n791_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C25[1][B]</td>
<td>mem1/n791_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.183%; route: 2.442, 80.199%; tC2Q: 0.232, 7.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path332</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>debug1/mreq_wr_min1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/count_3_s3/Q</td>
</tr>
<tr>
<td>0.894</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>debug1/mreq_wr_min1/n63_s2/I3</td>
</tr>
<tr>
<td>1.443</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.619</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>debug1/mreq_wr_min1/n60_s2/I3</td>
</tr>
<tr>
<td>2.072</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n60_s2/F</td>
</tr>
<tr>
<td>2.486</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td>debug1/mreq_wr_min1/n60_s5/I1</td>
</tr>
<tr>
<td>2.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n60_s5/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>debug1/mreq_wr_min1/n60_s6/I0</td>
</tr>
<tr>
<td>3.323</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n60_s6/F</td>
</tr>
<tr>
<td>3.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>debug1/mreq_wr_min1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>debug1/mreq_wr_min1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.835, 59.584%; route: 1.013, 32.882%; tC2Q: 0.232, 7.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path333</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.528</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/SUM</td>
</tr>
<tr>
<td>4.947</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n1110_s0/I0</td>
</tr>
<tr>
<td>5.517</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1110_s0/F</td>
</tr>
<tr>
<td>5.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.001, 37.947%; route: 3.040, 57.654%; tC2Q: 0.232, 4.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path334</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.054</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>megaram1/megaram_reg0_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][A]</td>
<td>megaram1/megaram_reg0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 37.816%; route: 1.643, 54.489%; tC2Q: 0.232, 7.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path335</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.054</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>megaram1/megaram_reg0_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>megaram1/megaram_reg0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 37.816%; route: 1.643, 54.489%; tC2Q: 0.232, 7.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path336</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>debug1/iorq_rd_max1/max_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[2][B]</td>
<td>debug1/iorq_rd_max1/max_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path337</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>debug1/iorq_rd_max1/max_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>debug1/iorq_rd_max1/max_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path338</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>debug1/iorq_rd_max1/max_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[1][A]</td>
<td>debug1/iorq_rd_max1/max_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path339</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>debug1/iorq_rd_max1/max_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>debug1/iorq_rd_max1/max_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path340</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>debug1/iorq_rd_max1/max_len_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>debug1/iorq_rd_max1/max_len_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path341</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>debug1/iorq_rd_max1/max_len_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>debug1/iorq_rd_max1/max_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 19.864%; route: 2.223, 72.564%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path342</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_wr_min1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_wr_min1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][B]</td>
<td>debug1/iorq_wr_min1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R25C3[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_min1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.910</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C4[3][B]</td>
<td>debug1/iorq_wr_min1/n63_s2/I0</td>
</tr>
<tr>
<td>1.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C4[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.660</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[3][A]</td>
<td>debug1/iorq_wr_min1/n61_s2/I2</td>
</tr>
<tr>
<td>2.122</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C4[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n61_s2/F</td>
</tr>
<tr>
<td>2.123</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[2][B]</td>
<td>debug1/iorq_wr_min1/n61_s5/I2</td>
</tr>
<tr>
<td>2.585</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C4[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n61_s5/F</td>
</tr>
<tr>
<td>2.758</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][A]</td>
<td>debug1/iorq_wr_min1/n61_s6/I2</td>
</tr>
<tr>
<td>3.307</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_wr_min1/n61_s6/F</td>
</tr>
<tr>
<td>3.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_wr_min1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[2][A]</td>
<td>debug1/iorq_wr_min1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C3[2][A]</td>
<td>debug1/iorq_wr_min1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 66.695%; route: 0.788, 25.732%; tC2Q: 0.232, 7.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path343</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.304</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[2][B]</td>
<td>debug1/iorq_rd_min1/min_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 27.822%; route: 1.977, 64.599%; tC2Q: 0.232, 7.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path344</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.304</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>debug1/iorq_rd_min1/min_len_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][A]</td>
<td>debug1/iorq_rd_min1/min_len_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 27.822%; route: 1.977, 64.599%; tC2Q: 0.232, 7.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path345</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.304</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>debug1/iorq_rd_min1/min_len_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>debug1/iorq_rd_min1/min_len_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 27.822%; route: 1.977, 64.599%; tC2Q: 0.232, 7.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path346</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/min_len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/min_len_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_0_s0/Q</td>
</tr>
<tr>
<td>1.659</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.695</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.730</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>debug1/iorq_rd_min1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>debug1/iorq_rd_min1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.800</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td>debug1/iorq_rd_min1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.835</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>debug1/iorq_rd_min1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.871</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>debug1/iorq_rd_min1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.906</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>debug1/iorq_rd_min1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.941</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.581</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[3][B]</td>
<td>debug1/iorq_rd_min1/n145_s2/I2</td>
</tr>
<tr>
<td>3.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n145_s2/F</td>
</tr>
<tr>
<td>3.304</td>
<td>0.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/min_len_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[2][A]</td>
<td>debug1/iorq_rd_min1/min_len_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 27.822%; route: 1.977, 64.599%; tC2Q: 0.232, 7.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path347</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/ff_sdr_seq_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrAdr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>mem1/ff_sdr_seq_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">mem1/ff_sdr_seq_0_s0/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>mem1/n622_s1/I1</td>
</tr>
<tr>
<td>2.233</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">mem1/n622_s1/F</td>
</tr>
<tr>
<td>2.407</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>mem1/n627_s5/I2</td>
</tr>
<tr>
<td>2.778</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">mem1/n627_s5/F</td>
</tr>
<tr>
<td>3.296</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">mem1/SdrAdr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>mem1/SdrAdr_9_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>mem1/SdrAdr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 27.285%; route: 1.988, 65.116%; tC2Q: 0.232, 7.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path348</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.039</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[0][B]</td>
<td>SccCh/reg_freq_ch_c_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[0][B]</td>
<td>SccCh/reg_freq_ch_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.636%; route: 1.699, 56.630%; tC2Q: 0.232, 7.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path349</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.039</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[0][A]</td>
<td>SccCh/reg_freq_ch_c_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[0][A]</td>
<td>SccCh/reg_freq_ch_c_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.636%; route: 1.699, 56.630%; tC2Q: 0.232, 7.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path350</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.039</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[2][A]</td>
<td>SccCh/reg_freq_ch_c_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[2][A]</td>
<td>SccCh/reg_freq_ch_c_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.636%; route: 1.699, 56.630%; tC2Q: 0.232, 7.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path351</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.039</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[2][B]</td>
<td>SccCh/reg_freq_ch_c_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[2][B]</td>
<td>SccCh/reg_freq_ch_c_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.636%; route: 1.699, 56.630%; tC2Q: 0.232, 7.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path352</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.039</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C22[1][A]</td>
<td>SccCh/reg_freq_ch_c_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C22[1][A]</td>
<td>SccCh/reg_freq_ch_c_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.636%; route: 1.699, 56.630%; tC2Q: 0.232, 7.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path353</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[1][B]</td>
<td>SccCh/n128_s1/I2</td>
</tr>
<tr>
<td>30.893</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R53C23[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n128_s1/F</td>
</tr>
<tr>
<td>31.038</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C23[1][A]</td>
<td>SccCh/reg_freq_ch_c_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C23[1][A]</td>
<td>SccCh/reg_freq_ch_c_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 43.043%; route: 1.476, 49.221%; tC2Q: 0.232, 7.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path354</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>SccCh/reg_freq_ch_c_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[1][B]</td>
<td>SccCh/reg_freq_ch_c_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.724%; route: 1.691, 56.523%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path355</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.032</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C20[1][A]</td>
<td>SccCh/reg_freq_ch_c_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C20[1][A]</td>
<td>SccCh/reg_freq_ch_c_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.724%; route: 1.691, 56.523%; tC2Q: 0.232, 7.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path356</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/count_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>debug1/iorq_rd_max1/n63_s2/I3</td>
</tr>
<tr>
<td>1.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n63_s2/F</td>
</tr>
<tr>
<td>2.254</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td>debug1/iorq_rd_max1/n63_s5/I2</td>
</tr>
<tr>
<td>2.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n63_s5/F</td>
</tr>
<tr>
<td>2.718</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>debug1/iorq_rd_max1/n63_s6/I2</td>
</tr>
<tr>
<td>3.288</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n63_s6/F</td>
</tr>
<tr>
<td>3.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>debug1/iorq_rd_max1/count_4_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C5[0][A]</td>
<td>debug1/iorq_rd_max1/count_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 48.782%; route: 1.327, 43.597%; tC2Q: 0.232, 7.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path357</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C28[1][B]</td>
<td>megaram1/megaram_reg0_7_s2/I3</td>
</tr>
<tr>
<td>30.691</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C28[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg0_7_s2/F</td>
</tr>
<tr>
<td>31.025</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[1][B]</td>
<td>megaram1/megaram_reg0_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg0_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C26[1][B]</td>
<td>megaram1/megaram_reg0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.140, 38.174%; route: 1.614, 54.057%; tC2Q: 0.232, 7.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path358</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td>megaram1/megaram_reg1_7_s4/I3</td>
</tr>
<tr>
<td>30.495</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C27[0][A]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s4/F</td>
</tr>
<tr>
<td>30.500</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C27[0][B]</td>
<td>megaram1/megaram_reg1_7_s2/I3</td>
</tr>
<tr>
<td>30.827</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C27[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg1_7_s2/F</td>
</tr>
<tr>
<td>31.016</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg1_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[2][A]</td>
<td>megaram1/megaram_reg1_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg1_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C27[2][A]</td>
<td>megaram1/megaram_reg1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.268, 42.598%; route: 1.477, 49.608%; tC2Q: 0.232, 7.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path359</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.129</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/COUT</td>
</tr>
<tr>
<td>4.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/CIN</td>
</tr>
<tr>
<td>4.599</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[2][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_4_s/SUM</td>
</tr>
<tr>
<td>5.016</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n1109_s0/I0</td>
</tr>
<tr>
<td>5.478</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1109_s0/F</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C16[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.964, 37.511%; route: 3.039, 58.057%; tC2Q: 0.232, 4.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path360</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>debug1/iorq_rd_max1/max_len_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>debug1/iorq_rd_max1/max_len_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 20.098%; route: 2.188, 72.241%; tC2Q: 0.232, 7.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path361</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_max1/max_len_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>debug1/iorq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.693</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>debug1/iorq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>debug1/iorq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>debug1/iorq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.869</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>debug1/iorq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>debug1/iorq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.940</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>debug1/iorq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.975</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.615</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][B]</td>
<td>debug1/iorq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.942</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R15C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.272</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_max1/max_len_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>debug1/iorq_rd_max1/max_len_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>debug1/iorq_rd_max1/max_len_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 20.098%; route: 2.188, 72.241%; tC2Q: 0.232, 7.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path362</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.323</td>
<td>0.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td>SccCh/n100_s1/I1</td>
</tr>
<tr>
<td>30.650</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n100_s1/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][B]</td>
<td>SccCh/reg_freq_ch_a_8_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_8_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[2][B]</td>
<td>SccCh/reg_freq_ch_a_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.983%; route: 1.670, 56.208%; tC2Q: 0.232, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path363</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.323</td>
<td>0.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td>SccCh/n100_s1/I1</td>
</tr>
<tr>
<td>30.650</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n100_s1/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>SccCh/reg_freq_ch_a_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[2][A]</td>
<td>SccCh/reg_freq_ch_a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.983%; route: 1.670, 56.208%; tC2Q: 0.232, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path364</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.323</td>
<td>0.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td>SccCh/n100_s1/I1</td>
</tr>
<tr>
<td>30.650</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n100_s1/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>SccCh/reg_freq_ch_a_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[1][B]</td>
<td>SccCh/reg_freq_ch_a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.983%; route: 1.670, 56.208%; tC2Q: 0.232, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path365</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.323</td>
<td>0.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C21[2][A]</td>
<td>SccCh/n100_s1/I1</td>
</tr>
<tr>
<td>30.650</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R41C21[2][A]</td>
<td style=" background: #97FFFF;">SccCh/n100_s1/F</td>
</tr>
<tr>
<td>31.010</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_a_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>SccCh/reg_freq_ch_a_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_a_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C20[1][A]</td>
<td>SccCh/reg_freq_ch_a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 35.983%; route: 1.670, 56.208%; tC2Q: 0.232, 7.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path366</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/count_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>debug1/mreq_rd_max1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C5[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.888</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td>debug1/mreq_rd_max1/n63_s2/I0</td>
</tr>
<tr>
<td>1.437</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.612</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C6[3][A]</td>
<td>debug1/mreq_rd_max1/n60_s2/I3</td>
</tr>
<tr>
<td>1.983</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n60_s2/F</td>
</tr>
<tr>
<td>2.230</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td>debug1/mreq_rd_max1/n60_s5/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n60_s5/F</td>
</tr>
<tr>
<td>2.693</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>debug1/mreq_rd_max1/n60_s6/I0</td>
</tr>
<tr>
<td>3.263</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n60_s6/F</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>debug1/mreq_rd_max1/count_7_s4/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>debug1/mreq_rd_max1/count_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.952, 64.639%; route: 0.836, 27.679%; tC2Q: 0.232, 7.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path367</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/max_len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>debug1/mreq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>debug1/mreq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>debug1/mreq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>debug1/mreq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>debug1/mreq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.173</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td>debug1/mreq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.743</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/max_len_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>debug1/mreq_rd_max1/max_len_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C4[1][A]</td>
<td>debug1/mreq_rd_max1/max_len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 28.239%; route: 1.932, 64.068%; tC2Q: 0.232, 7.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path368</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/max_len_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>debug1/mreq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>debug1/mreq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>debug1/mreq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>debug1/mreq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>debug1/mreq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.173</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td>debug1/mreq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.743</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.259</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/max_len_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>debug1/mreq_rd_max1/max_len_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>debug1/mreq_rd_max1/max_len_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 28.239%; route: 1.932, 64.068%; tC2Q: 0.232, 7.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path369</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C23[2][B]</td>
<td>SccCh/n132_s1/I2</td>
</tr>
<tr>
<td>30.671</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R53C23[2][B]</td>
<td style=" background: #97FFFF;">SccCh/n132_s1/F</td>
</tr>
<tr>
<td>31.000</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_c_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>SccCh/reg_freq_ch_c_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_c_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C23[1][B]</td>
<td>SccCh/reg_freq_ch_c_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 36.103%; route: 1.660, 56.062%; tC2Q: 0.232, 7.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path370</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/max_len_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>debug1/mreq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>debug1/mreq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>debug1/mreq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>debug1/mreq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>debug1/mreq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.173</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td>debug1/mreq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.743</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/max_len_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>debug1/mreq_rd_max1/max_len_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>debug1/mreq_rd_max1/max_len_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 28.356%; route: 1.920, 63.918%; tC2Q: 0.232, 7.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path371</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/max_len_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>debug1/mreq_rd_max1/count_0_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_0_s3/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s16/CIN</td>
</tr>
<tr>
<td>1.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s16/COUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s17/CIN</td>
</tr>
<tr>
<td>1.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s17/COUT</td>
</tr>
<tr>
<td>1.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td>debug1/mreq_rd_max1/n41_s18/CIN</td>
</tr>
<tr>
<td>1.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[1][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s18/COUT</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>debug1/mreq_rd_max1/n41_s19/CIN</td>
</tr>
<tr>
<td>1.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s19/COUT</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>debug1/mreq_rd_max1/n41_s20/CIN</td>
</tr>
<tr>
<td>1.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s20/COUT</td>
</tr>
<tr>
<td>1.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td>debug1/mreq_rd_max1/n41_s21/CIN</td>
</tr>
<tr>
<td>1.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s21/COUT</td>
</tr>
<tr>
<td>1.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td>debug1/mreq_rd_max1/n41_s22/CIN</td>
</tr>
<tr>
<td>1.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s22/COUT</td>
</tr>
<tr>
<td>1.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td>debug1/mreq_rd_max1/n41_s23/CIN</td>
</tr>
<tr>
<td>1.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C6[1][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n41_s23/COUT</td>
</tr>
<tr>
<td>2.173</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C6[3][B]</td>
<td>debug1/mreq_rd_max1/n145_s2/I2</td>
</tr>
<tr>
<td>2.743</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n145_s2/F</td>
</tr>
<tr>
<td>3.247</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/max_len_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>debug1/mreq_rd_max1/max_len_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C5[0][B]</td>
<td>debug1/mreq_rd_max1/max_len_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 28.356%; route: 1.920, 63.918%; tC2Q: 0.232, 7.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path372</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_rd_max1/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_rd_max1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[2][A]</td>
<td>debug1/mreq_rd_max1/count_1_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C5[2][A]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_1_s3/Q</td>
</tr>
<tr>
<td>0.888</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td>debug1/mreq_rd_max1/n63_s2/I0</td>
</tr>
<tr>
<td>1.437</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C5[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n63_s2/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td>debug1/mreq_rd_max1/n61_s2/I2</td>
</tr>
<tr>
<td>1.894</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n61_s2/F</td>
</tr>
<tr>
<td>2.307</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td>debug1/mreq_rd_max1/n61_s5/I2</td>
</tr>
<tr>
<td>2.769</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n61_s5/F</td>
</tr>
<tr>
<td>2.770</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>debug1/mreq_rd_max1/n61_s6/I2</td>
</tr>
<tr>
<td>3.232</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_rd_max1/n61_s6/F</td>
</tr>
<tr>
<td>3.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_rd_max1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>debug1/mreq_rd_max1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C6[0][B]</td>
<td>debug1/mreq_rd_max1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.926, 64.442%; route: 0.831, 27.796%; tC2Q: 0.232, 7.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path373</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>30.966</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>megaram1/megaram_reg2_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>megaram1/megaram_reg2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 30.651%; route: 1.798, 61.422%; tC2Q: 0.232, 7.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path374</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>30.966</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>megaram1/megaram_reg2_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[1][B]</td>
<td>megaram1/megaram_reg2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 30.651%; route: 1.798, 61.422%; tC2Q: 0.232, 7.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path375</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1808.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1814.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R6C43[0][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>1807.438</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>1807.955</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>1808.740</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1815.056</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1815.021</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1814.986</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C43[0][B]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.246%; route: 0.784, 24.641%; tC2Q: 1.881, 59.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path376</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.484</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[3][A]</td>
<td>SccCh/n170_s3/I3</td>
</tr>
<tr>
<td>30.811</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C21[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n170_s3/F</td>
</tr>
<tr>
<td>30.961</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>SccCh/reg_vol_ch_a_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_a_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[2][A]</td>
<td>SccCh/reg_vol_ch_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 36.586%; route: 1.621, 55.474%; tC2Q: 0.232, 7.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path377</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.484</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[3][A]</td>
<td>SccCh/n170_s3/I3</td>
</tr>
<tr>
<td>30.811</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C21[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n170_s3/F</td>
</tr>
<tr>
<td>30.961</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[2][B]</td>
<td>SccCh/reg_vol_ch_a_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_a_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[2][B]</td>
<td>SccCh/reg_vol_ch_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 36.586%; route: 1.621, 55.474%; tC2Q: 0.232, 7.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path378</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.484</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[3][A]</td>
<td>SccCh/n170_s3/I3</td>
</tr>
<tr>
<td>30.811</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C21[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n170_s3/F</td>
</tr>
<tr>
<td>30.961</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>SccCh/reg_vol_ch_a_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_a_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>SccCh/reg_vol_ch_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 36.586%; route: 1.621, 55.474%; tC2Q: 0.232, 7.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path379</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.484</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C21[3][A]</td>
<td>SccCh/n170_s3/I3</td>
</tr>
<tr>
<td>30.811</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R47C21[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n170_s3/F</td>
</tr>
<tr>
<td>30.961</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_vol_ch_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][B]</td>
<td>SccCh/reg_vol_ch_a_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_vol_ch_a_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C21[0][B]</td>
<td>SccCh/reg_vol_ch_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.069, 36.586%; route: 1.621, 55.474%; tC2Q: 0.232, 7.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path380</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>30.959</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>megaram1/megaram_reg2_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C26[2][B]</td>
<td>megaram1/megaram_reg2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 30.720%; route: 1.791, 61.334%; tC2Q: 0.232, 7.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path381</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.124</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][B]</td>
<td>megaram1/megaram_reg2_7_s2/I2</td>
</tr>
<tr>
<td>30.451</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[1][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s2/F</td>
</tr>
<tr>
<td>30.959</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td>megaram1/megaram_reg2_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg2_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C26[0][A]</td>
<td>megaram1/megaram_reg2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 30.720%; route: 1.791, 61.334%; tC2Q: 0.232, 7.946%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path382</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/iorq_rd_min1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/iorq_rd_min1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>debug1/iorq_rd_min1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_3_s3/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[3][A]</td>
<td>debug1/iorq_rd_min1/n63_s2/I3</td>
</tr>
<tr>
<td>1.564</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.826</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td>debug1/iorq_rd_min1/n61_s2/I2</td>
</tr>
<tr>
<td>2.197</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n61_s2/F</td>
</tr>
<tr>
<td>2.201</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td>debug1/iorq_rd_min1/n61_s5/I2</td>
</tr>
<tr>
<td>2.750</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n61_s5/F</td>
</tr>
<tr>
<td>2.751</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>debug1/iorq_rd_min1/n61_s6/I2</td>
</tr>
<tr>
<td>3.213</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/iorq_rd_min1/n61_s6/F</td>
</tr>
<tr>
<td>3.213</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td style=" font-weight:bold;">debug1/iorq_rd_min1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>debug1/iorq_rd_min1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C6[0][B]</td>
<td>debug1/iorq_rd_min1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.899, 63.938%; route: 0.839, 28.251%; tC2Q: 0.232, 7.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path383</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.950</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][B]</td>
<td>megaram1/megaram_reg3_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[1][B]</td>
<td>megaram1/megaram_reg3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.450%; route: 1.647, 56.580%; tC2Q: 0.232, 7.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path384</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.950</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>megaram1/megaram_reg3_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[1][A]</td>
<td>megaram1/megaram_reg3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.450%; route: 1.647, 56.580%; tC2Q: 0.232, 7.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path385</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.947</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][A]</td>
<td>megaram1/megaram_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C24[1][A]</td>
<td>megaram1/megaram_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.495%; route: 1.643, 56.526%; tC2Q: 0.232, 7.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path386</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/sdram_addr_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[2][B]</td>
<td>mem1/sdram_addr_21_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C30[2][B]</td>
<td style=" font-weight:bold;">mem1/sdram_addr_21_s0/Q</td>
</tr>
<tr>
<td>1.506</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>mem1/n599_s1/I1</td>
</tr>
<tr>
<td>1.959</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">mem1/n599_s1/F</td>
</tr>
<tr>
<td>3.168</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">mem1/SdrBa_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem1/SdrBa_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>mem1/SdrBa_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 15.486%; route: 2.240, 76.582%; tC2Q: 0.232, 7.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path387</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_min1/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/mreq_wr_min1/count_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>debug1/mreq_wr_min1/count_3_s3/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/count_3_s3/Q</td>
</tr>
<tr>
<td>0.894</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>debug1/mreq_wr_min1/n63_s2/I3</td>
</tr>
<tr>
<td>1.443</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n63_s2/F</td>
</tr>
<tr>
<td>1.448</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>debug1/mreq_wr_min1/n61_s2/I2</td>
</tr>
<tr>
<td>1.997</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n61_s2/F</td>
</tr>
<tr>
<td>2.170</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td>debug1/mreq_wr_min1/n61_s5/I2</td>
</tr>
<tr>
<td>2.740</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C6[3][A]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n61_s5/F</td>
</tr>
<tr>
<td>2.741</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>debug1/mreq_wr_min1/n61_s6/I2</td>
</tr>
<tr>
<td>3.203</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">debug1/mreq_wr_min1/n61_s6/F</td>
</tr>
<tr>
<td>3.203</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_min1/count_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>debug1/mreq_wr_min1/count_6_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>debug1/mreq_wr_min1/count_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 71.965%; route: 0.598, 20.197%; tC2Q: 0.232, 7.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path388</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.943</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>megaram1/megaram_reg3_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>megaram1/megaram_reg3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.534%; route: 1.640, 56.478%; tC2Q: 0.232, 7.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path389</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.528</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/SUM</td>
</tr>
<tr>
<td>4.941</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n1111_s0/I1</td>
</tr>
<tr>
<td>5.403</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1111_s0/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPPREPARELINENUM_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 36.690%; route: 3.035, 58.814%; tC2Q: 0.232, 4.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path390</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>debug1/mreq_wr_max1/max_len_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debug1/print_buffer_1018_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>debug1/mreq_wr_max1/max_len_2_s0/CLK</td>
</tr>
<tr>
<td>28.253</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">debug1/mreq_wr_max1/max_len_2_s0/Q</td>
</tr>
<tr>
<td>29.016</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>debug1/n29105_s83/I2</td>
</tr>
<tr>
<td>29.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td style=" background: #97FFFF;">debug1/n29105_s83/F</td>
</tr>
<tr>
<td>29.800</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[3][B]</td>
<td>debug1/n29105_s79/I3</td>
</tr>
<tr>
<td>30.370</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C3[3][B]</td>
<td style=" background: #97FFFF;">debug1/n29105_s79/F</td>
</tr>
<tr>
<td>30.371</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>debug1/n29105_s77/I0</td>
</tr>
<tr>
<td>30.920</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" background: #97FFFF;">debug1/n29105_s77/F</td>
</tr>
<tr>
<td>30.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td style=" font-weight:bold;">debug1/print_buffer_1018_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>debug1/print_buffer_1018_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>debug1/print_buffer_1018_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C3[1][A]</td>
<td>debug1/print_buffer_1018_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.490, 51.390%; route: 1.177, 40.608%; tC2Q: 0.232, 8.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path391</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.915</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[1][A]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C27[1][A]</td>
<td>megaram1/megaram_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C27[1][A]</td>
<td>megaram1/megaram_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.883%; route: 1.612, 56.050%; tC2Q: 0.232, 8.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path392</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/megaram_reg3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.375</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>megaram1/megaram_reg2_7_s4/I2</td>
</tr>
<tr>
<td>29.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg2_7_s4/F</td>
</tr>
<tr>
<td>30.121</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[3][B]</td>
<td>megaram1/megaram_reg3_7_s2/I3</td>
</tr>
<tr>
<td>30.583</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C27[3][B]</td>
<td style=" background: #97FFFF;">megaram1/megaram_reg3_7_s2/F</td>
</tr>
<tr>
<td>30.915</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C26[2][B]</td>
<td style=" font-weight:bold;">megaram1/megaram_reg3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C26[2][B]</td>
<td>megaram1/megaram_reg3_7_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/megaram_reg3_7_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C26[2][B]</td>
<td>megaram1/megaram_reg3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 35.883%; route: 1.612, 56.050%; tC2Q: 0.232, 8.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path393</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>30.913</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[1][A]</td>
<td>SccCh/reg_freq_ch_b_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C23[1][A]</td>
<td>SccCh/reg_freq_ch_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.914%; route: 1.351, 47.014%; tC2Q: 0.232, 8.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path394</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>30.213</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][B]</td>
<td>SccCh/n118_s1/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C23[3][B]</td>
<td style=" background: #97FFFF;">SccCh/n118_s1/F</td>
</tr>
<tr>
<td>30.913</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_b_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[0][B]</td>
<td>SccCh/reg_freq_ch_b_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_b_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C23[0][B]</td>
<td>SccCh/reg_freq_ch_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.914%; route: 1.351, 47.014%; tC2Q: 0.232, 8.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path395</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][B]</td>
<td>SccCh/reg_freq_ch_e_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[1][B]</td>
<td>SccCh/reg_freq_ch_e_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path396</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][B]</td>
<td>SccCh/reg_freq_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[2][B]</td>
<td>SccCh/reg_freq_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path397</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>SccCh/reg_freq_ch_e_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[2][A]</td>
<td>SccCh/reg_freq_ch_e_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path398</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>SccCh/reg_freq_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C22[1][A]</td>
<td>SccCh/reg_freq_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path399</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][A]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[0][A]</td>
<td>SccCh/reg_freq_ch_e_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C20[0][A]</td>
<td>SccCh/reg_freq_ch_e_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path400</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>29.021</td>
<td>0.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][A]</td>
<td>SccCh/n199_s1/I1</td>
</tr>
<tr>
<td>29.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C23[0][A]</td>
<td style=" background: #97FFFF;">SccCh/n199_s1/F</td>
</tr>
<tr>
<td>29.401</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[3][A]</td>
<td>SccCh/n22_s7/I2</td>
</tr>
<tr>
<td>29.772</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R43C23[3][A]</td>
<td style=" background: #97FFFF;">SccCh/n22_s7/F</td>
</tr>
<tr>
<td>29.996</td>
<td>0.223</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[1][B]</td>
<td>SccCh/n160_s1/I1</td>
</tr>
<tr>
<td>30.545</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C22[1][B]</td>
<td style=" background: #97FFFF;">SccCh/n160_s1/F</td>
</tr>
<tr>
<td>30.909</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[2][B]</td>
<td style=" font-weight:bold;">SccCh/reg_freq_ch_e_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C20[2][B]</td>
<td>SccCh/reg_freq_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SccCh/reg_freq_ch_e_6_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C20[2][B]</td>
<td>SccCh/reg_freq_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 44.986%; route: 1.347, 46.930%; tC2Q: 0.232, 8.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.325</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>vdp4/u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.325</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>45</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s/CLK</td>
</tr>
<tr>
<td>0.325</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>vdp4/u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>0.509</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>sd1/outbyte_6_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_6_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td>sd1/outbyte_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_3_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
</tr>
<tr>
<td>0.635</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>SccCh/wavemem/iadr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C23[1][B]</td>
<td>SccCh/wavemem/iadr_7_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C23[1][B]</td>
<td style=" font-weight:bold;">SccCh/wavemem/iadr_7_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">SccCh/wavemem/blkram_blkram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>SccCh/wavemem/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outaddr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[0][B]</td>
<td>sd1/outaddr_8_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R29C32[0][B]</td>
<td style=" font-weight:bold;">sd1/outaddr_8_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outaddr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>sd1/outaddr_3_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">sd1/outaddr_3_s0/Q</td>
</tr>
<tr>
<td>0.514</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>sd1/outbyte_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_7_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>sd1/outbyte_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_5_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>sd1/outbyte_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_4_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>sd1/outbyte_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_2_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>sd1/outbyte_1_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_1_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/outbyte_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>sd1/outbyte_0_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">sd1/outbyte_0_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">dpram1/mem_r_mem_r_0_0_s/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>dpram1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_4_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_3_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_2_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMX_IN_0_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_7_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_6_s0/Q</td>
</tr>
<tr>
<td>0.507</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C17</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17</td>
<td>vdp4/u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.394</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.511</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.155</td>
<td>0.415</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.269</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>141.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>141.081</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.394</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.511</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.155</td>
<td>0.415</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.269</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>141.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>141.081</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.394</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>140.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>142.511</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.155</td>
<td>0.415</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.269</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>141.234</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>141.081</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.172</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.289</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.933</td>
<td>0.415</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.053</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>419.018</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>418.867</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.172</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.289</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.933</td>
<td>0.415</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.053</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>419.018</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>418.867</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>420.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>101</td>
<td>R2C31[1][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.172</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>418.689</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>420.289</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.933</td>
<td>0.415</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.053</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>419.018</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>418.867</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 14.274%; route: 1.599, 44.160%; tC2Q: 1.505, 41.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>9.486</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/Q</td>
</tr>
<tr>
<td>1.457</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[1][B]</td>
<td>cpu1/n119_s1/I1</td>
</tr>
<tr>
<td>1.910</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n119_s1/F</td>
</tr>
<tr>
<td>2.307</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td>18.692</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 21.948%; route: 1.379, 66.811%; tC2Q: 0.232, 11.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>2.074</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TRCLRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/VRAMWRREQ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/STATE_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/TR_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/TR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMRWR_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[2][B]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.890</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.418</td>
<td>1.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[2][A]</td>
<td>vdp4/u_v9958/U_VDP_COMMAND/CMR_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.269%; route: 2.490, 78.423%; tC2Q: 0.232, 7.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>sd1/i2442/CRC_15_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>sd1/i2442/CRC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>sd1/i2442/CRC_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>sd1/i2442/CRC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>sd1/i2442/CRC_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>sd1/i2442/CRC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>sd1/i2442/CRC_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>sd1/i2442/CRC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>sd1/i2442/CRC_11_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>sd1/i2442/CRC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.777</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>sd1/i2442/CRC_12_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][B]</td>
<td>sd1/i2442/CRC_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.391, 65.926%; tC2Q: 0.202, 34.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>sd1/i2442/CRC_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][B]</td>
<td>sd1/i2442/CRC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>sd1/i2442/CRC_8_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][B]</td>
<td>sd1/i2442/CRC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>sd1/i2442/CRC_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>sd1/i2442/CRC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>sd1/i2442/CRC_10_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][B]</td>
<td>sd1/i2442/CRC_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>sd1/i2442/CRC_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[0][A]</td>
<td>sd1/i2442/CRC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>sd1/i2442/CRC_14_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>sd1/i2442/CRC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.038%; tC2Q: 0.202, 32.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.804</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>sd1/i2442/CRC_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][A]</td>
<td>sd1/i2442/CRC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.804</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>sd1/i2442/CRC_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>sd1/i2442/CRC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.804</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>sd1/i2442/CRC_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>sd1/i2442/CRC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd1/crc_init_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd1/i2442/CRC_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[0][A]</td>
<td>sd1/crc_init_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R31C30[0][A]</td>
<td style=" font-weight:bold;">sd1/crc_init_s0/Q</td>
</tr>
<tr>
<td>0.804</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">sd1/i2442/CRC_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>sd1/i2442/CRC_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>sd1/i2442/CRC_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.418, 67.424%; tC2Q: 0.202, 32.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>139.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C4[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.009</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[3][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>140.393</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R39C4[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>140.659</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C4[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>139.896</td>
<td>1.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>139.907</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C5[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 21.698%; route: 0.266, 15.003%; tC2Q: 1.120, 63.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>140.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>139.907</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C4[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.009</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C4[2][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>140.400</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C4[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>140.778</td>
<td>0.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C2[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R40C4[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>139.896</td>
<td>1.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C2[0][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>139.907</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C2[0][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 20.696%; route: 0.378, 20.010%; tC2Q: 1.120, 59.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.007, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>247</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C31[2][A]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/Q</td>
</tr>
<tr>
<td>0.972</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][B]</td>
<td>cpu1/n119_s1/I1</td>
</tr>
<tr>
<td>1.282</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n119_s1/F</td>
</tr>
<tr>
<td>1.532</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.007%; route: 0.835, 62.001%; tC2Q: 0.202, 14.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.415</td>
<td>0.415</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.499</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.534</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>0.687</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.790%; route: 1.584, 75.572%; tC2Q: 0.202, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.415</td>
<td>0.415</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.499</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.534</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>0.687</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.790%; route: 1.584, 75.572%; tC2Q: 0.202, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.790%; route: 1.584, 75.572%; tC2Q: 0.202, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>0.337</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.790%; route: 1.584, 75.572%; tC2Q: 0.202, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/s1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>vdp4/s1_n_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C40[2][A]</td>
<td style=" font-weight:bold;">vdp4/s1_n_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[3][A]</td>
<td>vdp4/reset_w_s2/I1</td>
</tr>
<tr>
<td>1.275</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>980</td>
<td>R25C35[3][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.280</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.704</td>
<td>-3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.289</td>
<td>0.415</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-3.200</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>-3.165</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>-3.014</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.790%; route: 1.584, 75.572%; tC2Q: 0.202, 9.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_demux_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>counter_demux_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>counter_demux_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_demux_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>counter_demux_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>counter_demux_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>low_byte_demux_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>low_byte_demux_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>low_byte_demux_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem1/FreeCounter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem1/FreeCounter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem1/FreeCounter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem1/n789_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem1/n789_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem1/n789_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem1/vram_dout_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem1/vram_dout_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem1/vram_dout_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debug1/mreq_rd_max1/count_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>debug1/mreq_rd_max1/count_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>debug1/mreq_rd_max1/count_4_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debug1/mreq_rd_max1/count_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>debug1/mreq_rd_max1/count_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>debug1/mreq_rd_max1/count_6_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem1/vram_dout_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>mem1/vram_dout_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>mem1/vram_dout_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debug1/mreq_rd_max1/count_7_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>debug1/mreq_rd_max1/count_7_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>debug1/mreq_rd_max1/count_7_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5483</td>
<td>clk_27m</td>
<td>0.635</td>
<td>0.427</td>
</tr>
<tr>
<td>980</td>
<td>reset_w</td>
<td>-1.429</td>
<td>1.599</td>
</tr>
<tr>
<td>559</td>
<td>clk_54m</td>
<td>1.732</td>
<td>0.261</td>
</tr>
<tr>
<td>496</td>
<td>cenop_Z</td>
<td>33.033</td>
<td>1.774</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.766</td>
<td>1.097</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.593</td>
<td>1.453</td>
</tr>
<tr>
<td>247</td>
<td>Reset_s</td>
<td>6.221</td>
<td>2.224</td>
</tr>
<tr>
<td>245</td>
<td>O_sdram_clk_d</td>
<td>2.440</td>
<td>0.427</td>
</tr>
<tr>
<td>176</td>
<td>clk_enable_270k</td>
<td>35.206</td>
<td>1.871</td>
</tr>
<tr>
<td>154</td>
<td>A_i[0]</td>
<td>2.636</td>
<td>2.993</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C19</td>
<td>90.28%</td>
</tr>
<tr>
<td>R45C13</td>
<td>90.28%</td>
</tr>
<tr>
<td>R5C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C51</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C44</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C53</td>
<td>88.89%</td>
</tr>
<tr>
<td>R31C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R43C8</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.623</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>cpu1/u0/n2423_s1/I1</td>
</tr>
<tr>
<td>4.172</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2423_s1/F</td>
</tr>
<tr>
<td>4.174</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[3][A]</td>
<td>cpu1/u0/n2423_s2/I2</td>
</tr>
<tr>
<td>4.729</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R35C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2423_s2/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[1][B]</td>
<td>cpu1/u0/IntCycle_s7/I0</td>
</tr>
<tr>
<td>5.980</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/IntCycle_s7/F</td>
</tr>
<tr>
<td>7.099</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C18[2][A]</td>
<td>ex_bus_data_reverse_n_d_s8/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C18[2][A]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s8/F</td>
</tr>
<tr>
<td>7.474</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C18[3][A]</td>
<td>ex_bus_data_reverse_n_d_s3/I0</td>
</tr>
<tr>
<td>7.936</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C18[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s3/F</td>
</tr>
<tr>
<td>7.938</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[3][B]</td>
<td>ex_bus_data_reverse_n_d_s0/I0</td>
</tr>
<tr>
<td>8.400</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C18[3][B]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s0/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[2][B]</td>
<td>ex_bus_data_reverse_n_d_s/I0</td>
</tr>
<tr>
<td>8.918</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R44C18[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s/F</td>
</tr>
<tr>
<td>10.161</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/n298_s4/I2</td>
</tr>
<tr>
<td>10.532</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n298_s4/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.740, 36.349%; route: 4.289, 41.686%; tC2Q: 2.260, 21.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.623</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td>cpu1/u0/n2423_s1/I1</td>
</tr>
<tr>
<td>4.172</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2423_s1/F</td>
</tr>
<tr>
<td>4.174</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[3][A]</td>
<td>cpu1/u0/n2423_s2/I2</td>
</tr>
<tr>
<td>4.729</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R35C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2423_s2/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[1][B]</td>
<td>cpu1/u0/IntCycle_s7/I0</td>
</tr>
<tr>
<td>5.980</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R47C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/IntCycle_s7/F</td>
</tr>
<tr>
<td>7.099</td>
<td>1.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C18[2][A]</td>
<td>ex_bus_data_reverse_n_d_s8/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C18[2][A]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s8/F</td>
</tr>
<tr>
<td>7.474</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C18[3][A]</td>
<td>ex_bus_data_reverse_n_d_s3/I0</td>
</tr>
<tr>
<td>7.936</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C18[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s3/F</td>
</tr>
<tr>
<td>7.938</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[3][B]</td>
<td>ex_bus_data_reverse_n_d_s0/I0</td>
</tr>
<tr>
<td>8.400</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C18[3][B]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s0/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C18[2][B]</td>
<td>ex_bus_data_reverse_n_d_s/I0</td>
</tr>
<tr>
<td>8.918</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R44C18[2][B]</td>
<td style=" background: #97FFFF;">ex_bus_data_reverse_n_d_s/F</td>
</tr>
<tr>
<td>9.867</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/n227_s3/I0</td>
</tr>
<tr>
<td>10.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n227_s3/F</td>
</tr>
<tr>
<td>10.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.740, 37.419%; route: 3.995, 39.970%; tC2Q: 2.260, 22.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/n216_s7/I0</td>
</tr>
<tr>
<td>8.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s7/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>cpu1/u0/n2344_s3/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2344_s3/F</td>
</tr>
<tr>
<td>9.239</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/n299_s4/I3</td>
</tr>
<tr>
<td>9.788</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n299_s4/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.301, 34.586%; route: 3.983, 41.734%; tC2Q: 2.260, 23.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/n216_s7/I0</td>
</tr>
<tr>
<td>8.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s7/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>cpu1/u0/n2344_s3/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2344_s3/F</td>
</tr>
<tr>
<td>9.239</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/n300_s3/I2</td>
</tr>
<tr>
<td>9.610</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n300_s3/F</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.123, 33.343%; route: 3.983, 42.527%; tC2Q: 2.260, 24.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C7[1][A]</td>
<td>cpu1/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R50C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>2.265</td>
<td>1.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C8[1][A]</td>
<td>cpu1/u0/n166_s1/I2</td>
</tr>
<tr>
<td>2.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R53C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n166_s1/F</td>
</tr>
<tr>
<td>3.887</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>cpu1/n247_s1/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n247_s1/F</td>
</tr>
<tr>
<td>4.996</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C6[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 19.483%; route: 3.595, 75.635%; tC2Q: 0.232, 4.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>21.198</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>cpu1/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>21.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>22.563</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 38.352%; route: 11.499, 51.522%; tC2Q: 2.260, 10.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>21.198</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>cpu1/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>21.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>22.446</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 38.554%; route: 11.383, 51.267%; tC2Q: 2.260, 10.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>21.198</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>cpu1/u0/RegDIH_6_s0/I0</td>
</tr>
<tr>
<td>21.753</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>22.446</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.560, 38.554%; route: 11.383, 51.267%; tC2Q: 2.260, 10.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>cpu1/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>21.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>22.388</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.522, 38.483%; route: 11.363, 51.312%; tC2Q: 2.260, 10.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>20.964</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>cpu1/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>21.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>22.174</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>37.246</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.522, 38.859%; route: 11.148, 50.835%; tC2Q: 2.260, 10.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/n1359_s5/I3</td>
</tr>
<tr>
<td>20.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s5/F</td>
</tr>
<tr>
<td>21.324</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>cpu1/u0/n1359_s1/I3</td>
</tr>
<tr>
<td>21.786</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s1/F</td>
</tr>
<tr>
<td>21.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>cpu1/u0/F_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C10[1][A]</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.651, 40.157%; route: 10.632, 49.352%; tC2Q: 2.260, 10.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.344</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>15.834</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>cpu1/u0/n1480_s29/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1480_s29/F</td>
</tr>
<tr>
<td>16.405</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[0][B]</td>
<td>cpu1/u0/n1480_s8/I3</td>
</tr>
<tr>
<td>16.858</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1480_s8/F</td>
</tr>
<tr>
<td>17.290</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>cpu1/u0/n1359_s36/I1</td>
</tr>
<tr>
<td>17.860</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s36/F</td>
</tr>
<tr>
<td>18.033</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>cpu1/u0/n1359_s20/I3</td>
</tr>
<tr>
<td>18.588</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s20/F</td>
</tr>
<tr>
<td>19.487</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C10[2][A]</td>
<td>cpu1/u0/n1359_s9/I1</td>
</tr>
<tr>
<td>20.057</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C10[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s9/F</td>
</tr>
<tr>
<td>20.058</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C10[2][B]</td>
<td>cpu1/u0/n1359_s2/I3</td>
</tr>
<tr>
<td>20.511</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s2/F</td>
</tr>
<tr>
<td>21.123</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td>cpu1/u0/n1852_s0/I1</td>
</tr>
<tr>
<td>21.672</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1852_s0/F</td>
</tr>
<tr>
<td>21.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C11[1][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.058, 42.270%; route: 10.111, 47.183%; tC2Q: 2.260, 10.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>21.036</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>cpu1/u0/n1495_s3/I0</td>
</tr>
<tr>
<td>21.606</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1495_s3/F</td>
</tr>
<tr>
<td>21.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>cpu1/u0/SP_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C7[2][B]</td>
<td>cpu1/u0/SP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.575, 40.139%; route: 10.528, 49.282%; tC2Q: 2.260, 10.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.823</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>17.998</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[3][A]</td>
<td>cpu1/u0/n1507_s17/I2</td>
</tr>
<tr>
<td>18.515</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1507_s17/F</td>
</tr>
<tr>
<td>19.171</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td>cpu1/u0/n1507_s12/I2</td>
</tr>
<tr>
<td>19.726</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C14[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1507_s12/F</td>
</tr>
<tr>
<td>20.382</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C12[3][A]</td>
<td>cpu1/u0/n1507_s8/I1</td>
</tr>
<tr>
<td>20.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1507_s8/F</td>
</tr>
<tr>
<td>21.124</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td>cpu1/u0/n1507_s7/I0</td>
</tr>
<tr>
<td>21.586</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1507_s7/F</td>
</tr>
<tr>
<td>21.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/F_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[2][B]</td>
<td>cpu1/u0/F_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C12[2][B]</td>
<td>cpu1/u0/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.850, 41.465%; route: 10.233, 47.946%; tC2Q: 2.260, 10.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[15]</td>
</tr>
<tr>
<td>3.388</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s9/I0</td>
</tr>
<tr>
<td>3.905</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R49C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s9/F</td>
</tr>
<tr>
<td>4.322</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s6/I2</td>
</tr>
<tr>
<td>4.871</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s6/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>5.910</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>6.427</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R48C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>8.469</td>
<td>2.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s24/I2</td>
</tr>
<tr>
<td>8.840</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s24/F</td>
</tr>
<tr>
<td>8.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td>cpu1/u0/n2228_s21/I0</td>
</tr>
<tr>
<td>8.943</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2228_s21/O</td>
</tr>
<tr>
<td>9.512</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td>cpu1/u0/BusB_0_s326/I1</td>
</tr>
<tr>
<td>9.883</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s326/F</td>
</tr>
<tr>
<td>9.887</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>cpu1/u0/BusB_0_s320/I3</td>
</tr>
<tr>
<td>10.436</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s320/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>cpu1/u0/BusB_0_s314/I0</td>
</tr>
<tr>
<td>10.808</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R34C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s314/F</td>
</tr>
<tr>
<td>11.754</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>cpu1/u0/alu/n23_s1/I3</td>
</tr>
<tr>
<td>12.309</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>12.949</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.320</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.839</td>
<td>1.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.874</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.909</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C15[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.379</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>16.041</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu1/u0/n1359_s49/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s49/F</td>
</tr>
<tr>
<td>16.416</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[1][B]</td>
<td>cpu1/u0/n1359_s34/I1</td>
</tr>
<tr>
<td>16.869</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s34/F</td>
</tr>
<tr>
<td>17.274</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[2][A]</td>
<td>cpu1/u0/n1359_s38/I2</td>
</tr>
<tr>
<td>17.791</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s38/F</td>
</tr>
<tr>
<td>18.560</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>cpu1/u0/n1359_s25/I0</td>
</tr>
<tr>
<td>19.109</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s25/F</td>
</tr>
<tr>
<td>19.111</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[3][B]</td>
<td>cpu1/u0/n1359_s14/I1</td>
</tr>
<tr>
<td>19.482</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1359_s14/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[3][A]</td>
<td>cpu1/u0/n1471_s4/I1</td>
</tr>
<tr>
<td>20.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s4/F</td>
</tr>
<tr>
<td>21.036</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>cpu1/u0/n1471_s3/I0</td>
</tr>
<tr>
<td>21.407</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1471_s3/F</td>
</tr>
<tr>
<td>21.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>cpu1/u0/ACC_6_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C7[2][B]</td>
<td>cpu1/u0/ACC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.376, 39.576%; route: 10.528, 49.745%; tC2Q: 2.260, 10.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td>cpu1/IORQ_n_i_s5/I1</td>
</tr>
<tr>
<td>8.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>8.286</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.803</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.706</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/IORQ_n_i_s3/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s3/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>10.828</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>10.972</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 38.533%; route: 4.334, 40.401%; tC2Q: 2.260, 21.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td>cpu1/IORQ_n_i_s5/I1</td>
</tr>
<tr>
<td>8.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>8.286</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.803</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.706</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/IORQ_n_i_s3/I0</td>
</tr>
<tr>
<td>10.255</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s3/F</td>
</tr>
<tr>
<td>10.584</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 34.466%; route: 4.517, 43.679%; tC2Q: 2.260, 21.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.715</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td>cpu1/IORQ_n_i_s5/I1</td>
</tr>
<tr>
<td>8.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>8.286</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C8[3][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>8.803</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>9.540</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][A]</td>
<td>cpu1/MREQ_s3/I0</td>
</tr>
<tr>
<td>9.867</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s3/F</td>
</tr>
<tr>
<td>10.011</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.342, 34.215%; route: 4.166, 42.648%; tC2Q: 2.260, 23.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[7]</td>
</tr>
<tr>
<td>3.445</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>cpu1/u0/ISet_1_s144/I0</td>
</tr>
<tr>
<td>3.994</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>3.996</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>4.367</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.417</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>5.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R47C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>6.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C9[3][B]</td>
<td>cpu1/u0/n241_s1/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R51C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>7.565</td>
<td>0.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/n216_s7/I0</td>
</tr>
<tr>
<td>8.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s7/F</td>
</tr>
<tr>
<td>8.269</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][B]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>8.818</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>8.821</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/WR_n_i_s2/I0</td>
</tr>
<tr>
<td>9.391</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s2/F</td>
</tr>
<tr>
<td>9.535</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.500, 37.668%; route: 3.532, 38.009%; tC2Q: 2.260, 24.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R40C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[3][B]</td>
<td>cpu1/u0/n1223_s2/I2</td>
</tr>
<tr>
<td>1.569</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R40C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1223_s2/F</td>
</tr>
<tr>
<td>2.032</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td>cpu1/n328_s1/I3</td>
</tr>
<tr>
<td>2.581</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R43C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n328_s1/F</td>
</tr>
<tr>
<td>2.944</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>28.004</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 40.882%; route: 1.364, 50.527%; tC2Q: 0.232, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_max_delay -from [get_clocks {clock_54m}] -to [get_pins {cpu_din_*/D}] 19.0</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[1][A]</td>
<td>n422_s17/I2</td>
</tr>
<tr>
<td>13.874</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C35[1][A]</td>
<td style=" background: #97FFFF;">n422_s17/F</td>
</tr>
<tr>
<td>14.287</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[3][B]</td>
<td>n422_s9/I3</td>
</tr>
<tr>
<td>14.804</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C37[3][B]</td>
<td style=" background: #97FFFF;">n422_s9/F</td>
</tr>
<tr>
<td>15.217</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td>n422_s5/I0</td>
</tr>
<tr>
<td>15.787</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td style=" background: #97FFFF;">n422_s5/F</td>
</tr>
<tr>
<td>15.789</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td>n422_s1/I0</td>
</tr>
<tr>
<td>16.344</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C35[2][A]</td>
<td style=" background: #97FFFF;">n422_s1/F</td>
</tr>
<tr>
<td>16.907</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>n422_s0/I0</td>
</tr>
<tr>
<td>17.477</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" background: #97FFFF;">n422_s0/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">cpu_din_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>cpu_din_6_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>cpu_din_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.258, 42.116%; route: 7.715, 44.769%; tC2Q: 2.260, 13.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.602</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C35[3][B]</td>
<td>n427_s10/I2</td>
</tr>
<tr>
<td>14.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C35[3][B]</td>
<td style=" background: #97FFFF;">n427_s10/F</td>
</tr>
<tr>
<td>14.726</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td>n427_s3/I3</td>
</tr>
<tr>
<td>15.281</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C29[0][A]</td>
<td style=" background: #97FFFF;">n427_s3/F</td>
</tr>
<tr>
<td>15.695</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td>n427_s1/I0</td>
</tr>
<tr>
<td>16.265</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C29[3][B]</td>
<td style=" background: #97FFFF;">n427_s1/F</td>
</tr>
<tr>
<td>16.266</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>n427_s0/I0</td>
</tr>
<tr>
<td>16.815</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td style=" background: #97FFFF;">n427_s0/F</td>
</tr>
<tr>
<td>16.815</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td style=" font-weight:bold;">cpu_din_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>cpu_din_1_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C29[0][A]</td>
<td>cpu_din_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.866, 41.433%; route: 7.446, 44.930%; tC2Q: 2.260, 13.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.576</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>cpu1/u0/A_i_9_s10/I2</td>
</tr>
<tr>
<td>5.146</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s10/F</td>
</tr>
<tr>
<td>5.147</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>cpu1/u0/A_i_9_s9/I1</td>
</tr>
<tr>
<td>5.600</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s9/F</td>
</tr>
<tr>
<td>6.013</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td>cpu1/u0/A_i_9_s8/I0</td>
</tr>
<tr>
<td>6.562</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s8/F</td>
</tr>
<tr>
<td>6.735</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[3][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.188</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R27C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>9.371</td>
<td>2.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C35[2][B]</td>
<td>n652_s10/I3</td>
</tr>
<tr>
<td>9.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R49C35[2][B]</td>
<td style=" background: #97FFFF;">n652_s10/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C31[3][B]</td>
<td>megaram1/n894_s3/I2</td>
</tr>
<tr>
<td>11.164</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C31[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n894_s3/F</td>
</tr>
<tr>
<td>11.586</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>n426_s22/I0</td>
</tr>
<tr>
<td>12.156</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">n426_s22/F</td>
</tr>
<tr>
<td>12.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>n426_s9/I1</td>
</tr>
<tr>
<td>12.781</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">n426_s9/F</td>
</tr>
<tr>
<td>13.503</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C35[2][B]</td>
<td>n425_s15/I2</td>
</tr>
<tr>
<td>13.956</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C35[2][B]</td>
<td style=" background: #97FFFF;">n425_s15/F</td>
</tr>
<tr>
<td>14.612</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C31[3][B]</td>
<td>n425_s9/I3</td>
</tr>
<tr>
<td>15.161</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C31[3][B]</td>
<td style=" background: #97FFFF;">n425_s9/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[3][A]</td>
<td>n425_s5/I0</td>
</tr>
<tr>
<td>15.711</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[3][A]</td>
<td style=" background: #97FFFF;">n425_s5/F</td>
</tr>
<tr>
<td>15.712</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>n425_s1/I2</td>
</tr>
<tr>
<td>16.174</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td style=" background: #97FFFF;">n425_s1/F</td>
</tr>
<tr>
<td>16.176</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>n425_s0/I0</td>
</tr>
<tr>
<td>16.746</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" background: #97FFFF;">n425_s0/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" font-weight:bold;">cpu_din_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>cpu_din_3_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>cpu_din_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.258, 43.981%; route: 6.984, 42.324%; tC2Q: 2.260, 13.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.457</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td>cpu1/u0/A_i_0_s11/I2</td>
</tr>
<tr>
<td>4.828</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s11/F</td>
</tr>
<tr>
<td>4.832</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td>cpu1/u0/A_i_0_s10/I1</td>
</tr>
<tr>
<td>5.381</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>5.383</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][B]</td>
<td>cpu1/u0/A_i_0_s9/I0</td>
</tr>
<tr>
<td>5.932</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s9/F</td>
</tr>
<tr>
<td>5.933</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I1</td>
</tr>
<tr>
<td>6.488</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>154</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>8.659</td>
<td>2.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C32[3][A]</td>
<td>n3556_s1/I3</td>
</tr>
<tr>
<td>9.214</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R36C32[3][A]</td>
<td style=" background: #97FFFF;">n3556_s1/F</td>
</tr>
<tr>
<td>10.128</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[3][A]</td>
<td>ocm_ports/n1249_s9/I2</td>
</tr>
<tr>
<td>10.683</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R43C37[3][A]</td>
<td style=" background: #97FFFF;">ocm_ports/n1249_s9/F</td>
</tr>
<tr>
<td>11.270</td>
<td>0.588</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td>n424_s18/I1</td>
</tr>
<tr>
<td>11.732</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C36[3][B]</td>
<td style=" background: #97FFFF;">n424_s18/F</td>
</tr>
<tr>
<td>11.905</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td>n424_s12/I3</td>
</tr>
<tr>
<td>12.460</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td style=" background: #97FFFF;">n424_s12/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>n424_s10/I1</td>
</tr>
<tr>
<td>13.262</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td style=" background: #97FFFF;">n424_s10/F</td>
</tr>
<tr>
<td>13.946</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>14.516</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C32[2][B]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>14.517</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td>n424_s4/I1</td>
</tr>
<tr>
<td>15.034</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C32[3][B]</td>
<td style=" background: #97FFFF;">n424_s4/F</td>
</tr>
<tr>
<td>15.448</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>15.819</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C32[1][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>15.823</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>n424_s0/I2</td>
</tr>
<tr>
<td>16.393</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td style=" background: #97FFFF;">n424_s0/F</td>
</tr>
<tr>
<td>16.393</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td style=" font-weight:bold;">cpu_din_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>cpu_din_4_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C32[0][A]</td>
<td>cpu_din_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.289, 45.134%; route: 6.601, 40.871%; tC2Q: 2.260, 13.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_din_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>2.915</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>3.470</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>4.316</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td>cpu1/u0/A_i_2_s11/I2</td>
</tr>
<tr>
<td>4.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s11/F</td>
</tr>
<tr>
<td>5.037</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>cpu1/u0/A_i_2_s10/I1</td>
</tr>
<tr>
<td>5.408</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>5.822</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>6.193</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>6.363</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>cpu1/u0/A_i_2_s8/I1</td>
</tr>
<tr>
<td>6.816</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>8.820</td>
<td>2.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C34[3][A]</td>
<td>n3363_s1/I1</td>
</tr>
<tr>
<td>9.375</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R49C34[3][A]</td>
<td style=" background: #97FFFF;">n3363_s1/F</td>
</tr>
<tr>
<td>10.153</td>
<td>0.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[2][B]</td>
<td>ocm_ports/MegaSD_req_s12/I2</td>
</tr>
<tr>
<td>10.606</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C36[2][B]</td>
<td style=" background: #97FFFF;">ocm_ports/MegaSD_req_s12/F</td>
</tr>
<tr>
<td>11.037</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C37[1][B]</td>
<td>n421_s27/I3</td>
</tr>
<tr>
<td>11.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C37[1][B]</td>
<td style=" background: #97FFFF;">n421_s27/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td>n421_s20/I3</td>
</tr>
<tr>
<td>12.391</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td style=" background: #97FFFF;">n421_s20/F</td>
</tr>
<tr>
<td>12.393</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td>n421_s17/I2</td>
</tr>
<tr>
<td>12.910</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C38[1][A]</td>
<td style=" background: #97FFFF;">n421_s17/F</td>
</tr>
<tr>
<td>13.594</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td>n421_s11/I2</td>
</tr>
<tr>
<td>14.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][B]</td>
<td style=" background: #97FFFF;">n421_s11/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td>n421_s4/I0</td>
</tr>
<tr>
<td>15.267</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C30[3][A]</td>
<td style=" background: #97FFFF;">n421_s4/F</td>
</tr>
<tr>
<td>15.268</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[3][B]</td>
<td>n421_s1/I0</td>
</tr>
<tr>
<td>15.730</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C30[3][B]</td>
<td style=" background: #97FFFF;">n421_s1/F</td>
</tr>
<tr>
<td>15.731</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>n421_s0/I0</td>
</tr>
<tr>
<td>16.280</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td style=" background: #97FFFF;">n421_s0/F</td>
</tr>
<tr>
<td>16.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td style=" font-weight:bold;">cpu_din_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.000</td>
<td>19.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>19.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>19.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>cpu_din_7_s0/CLK</td>
</tr>
<tr>
<td>19.208</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C30[1][B]</td>
<td>cpu_din_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.793, 42.358%; route: 6.984, 43.550%; tC2Q: 2.260, 14.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_max_delay -from [get_pins {mem1/vram_dout_*/Q}] -to [get_clocks {clock_27m}] 11.5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s2/I0</td>
</tr>
<tr>
<td>7.701</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s2/F</td>
</tr>
<tr>
<td>8.118</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2572_s1/I3</td>
</tr>
<tr>
<td>8.688</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R3C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2572_s1/F</td>
</tr>
<tr>
<td>9.233</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[7]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.078, 45.367%; route: 4.679, 52.052%; tC2Q: 0.232, 2.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>9.172</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 46.818%; route: 4.517, 50.584%; tC2Q: 0.232, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.826</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2542_s3/I1</td>
</tr>
<tr>
<td>7.803</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C20[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2542_s3/F</td>
</tr>
<tr>
<td>8.060</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C20[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2547_s1/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R2C20[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2547_s1/F</td>
</tr>
<tr>
<td>9.172</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.180, 46.818%; route: 4.517, 50.584%; tC2Q: 0.232, 2.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.528%; route: 4.006, 44.873%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem1/vram_dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>245</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR9[B]</td>
<td>mem1/vram_dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOR9[B]</td>
<td style=" font-weight:bold;">mem1/vram_dout_8_s0/Q</td>
</tr>
<tr>
<td>2.172</td>
<td>1.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>vdp4/u_v9958/PRAMDAT_0_s0/I1</td>
</tr>
<tr>
<td>2.727</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/PRAMDAT_0_s0/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>4.023</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>4.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>4.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>4.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>4.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>4.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C17[1][B]</td>
<td>vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>4.563</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C17[1][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>4.572</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/I0</td>
</tr>
<tr>
<td>5.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s7/F</td>
</tr>
<tr>
<td>5.374</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/I3</td>
</tr>
<tr>
<td>5.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_SP_OVERMAP_s6/F</td>
</tr>
<tr>
<td>6.309</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2562_s3/I3</td>
</tr>
<tr>
<td>6.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C19[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2562_s3/F</td>
</tr>
<tr>
<td>6.862</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/I3</td>
</tr>
<tr>
<td>7.432</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s7/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20[2][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n2537_s2/I1</td>
</tr>
<tr>
<td>8.069</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C20[2][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2537_s2/F</td>
</tr>
<tr>
<td>8.243</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n2559_s1/I1</td>
</tr>
<tr>
<td>8.813</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C21[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n2559_s1/F</td>
</tr>
<tr>
<td>9.171</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.500</td>
<td>11.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>11.500</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>11.743</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0/CLK</td>
</tr>
<tr>
<td>11.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/SPRENDERPLANES[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.689, 52.528%; route: 4.006, 44.873%; tC2Q: 0.232, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.739</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>30.789</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[2][B]</td>
<td>n2810_s38/I3</td>
</tr>
<tr>
<td>31.344</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R42C27[2][B]</td>
<td style=" background: #97FFFF;">n2810_s38/F</td>
</tr>
<tr>
<td>32.312</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][B]</td>
<td>n2798_s26/I1</td>
</tr>
<tr>
<td>32.867</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C21[3][B]</td>
<td style=" background: #97FFFF;">n2798_s26/F</td>
</tr>
<tr>
<td>33.357</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td>n2798_s21/I2</td>
</tr>
<tr>
<td>33.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C22[3][B]</td>
<td style=" background: #97FFFF;">n2798_s21/F</td>
</tr>
<tr>
<td>35.072</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>n2798_s18/I2</td>
</tr>
<tr>
<td>35.534</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" background: #97FFFF;">n2798_s18/F</td>
</tr>
<tr>
<td>35.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.858, 34.928%; route: 8.654, 51.598%; tC2Q: 2.260, 13.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.739</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>n2800_s21/I2</td>
</tr>
<tr>
<td>31.298</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td style=" background: #97FFFF;">n2800_s21/F</td>
</tr>
<tr>
<td>31.299</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>n2800_s31/I3</td>
</tr>
<tr>
<td>31.670</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R44C32[0][A]</td>
<td style=" background: #97FFFF;">n2800_s31/F</td>
</tr>
<tr>
<td>32.726</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td>n2808_s26/I3</td>
</tr>
<tr>
<td>33.097</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][B]</td>
<td style=" background: #97FFFF;">n2808_s26/F</td>
</tr>
<tr>
<td>33.753</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td>n2808_s22/I0</td>
</tr>
<tr>
<td>34.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[2][B]</td>
<td style=" background: #97FFFF;">n2808_s22/F</td>
</tr>
<tr>
<td>34.948</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>n2808_s20/I1</td>
</tr>
<tr>
<td>35.319</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" background: #97FFFF;">n2808_s20/F</td>
</tr>
<tr>
<td>35.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" font-weight:bold;">ff_sd_cd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.007, 36.281%; route: 8.290, 50.069%; tC2Q: 2.260, 13.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.432</td>
<td>1.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>n2798_s28/I2</td>
</tr>
<tr>
<td>31.949</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">n2798_s28/F</td>
</tr>
<tr>
<td>32.631</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>n2806_s26/I1</td>
</tr>
<tr>
<td>33.148</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">n2806_s26/F</td>
</tr>
<tr>
<td>33.562</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C27[2][B]</td>
<td>n2806_s21/I2</td>
</tr>
<tr>
<td>34.117</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C27[2][B]</td>
<td style=" background: #97FFFF;">n2806_s21/F</td>
</tr>
<tr>
<td>34.530</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>n2806_s19/I1</td>
</tr>
<tr>
<td>34.992</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" background: #97FFFF;">n2806_s19/F</td>
</tr>
<tr>
<td>34.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>ff_sd_cd_3_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_3_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>ff_sd_cd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.288, 38.743%; route: 7.682, 47.332%; tC2Q: 2.260, 13.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.739</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>30.728</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td>n2800_s21/I2</td>
</tr>
<tr>
<td>31.298</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C32[1][A]</td>
<td style=" background: #97FFFF;">n2800_s21/F</td>
</tr>
<tr>
<td>31.299</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>n2800_s31/I3</td>
</tr>
<tr>
<td>31.670</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R44C32[0][A]</td>
<td style=" background: #97FFFF;">n2800_s31/F</td>
</tr>
<tr>
<td>32.726</td>
<td>1.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td>n2810_s32/I3</td>
</tr>
<tr>
<td>33.097</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][A]</td>
<td style=" background: #97FFFF;">n2810_s32/F</td>
</tr>
<tr>
<td>34.008</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td>n2810_s26/I3</td>
</tr>
<tr>
<td>34.578</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td style=" background: #97FFFF;">n2810_s26/F</td>
</tr>
<tr>
<td>34.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>n2810_s22/I3</td>
</tr>
<tr>
<td>34.950</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" background: #97FFFF;">n2810_s22/F</td>
</tr>
<tr>
<td>34.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.022, 37.200%; route: 7.906, 48.839%; tC2Q: 2.260, 13.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.739</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>30.712</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[3][A]</td>
<td>n2808_s33/I2</td>
</tr>
<tr>
<td>31.165</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R41C26[3][A]</td>
<td style=" background: #97FFFF;">n2808_s33/F</td>
</tr>
<tr>
<td>32.052</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][A]</td>
<td>n2804_s29/I0</td>
</tr>
<tr>
<td>32.505</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C21[3][A]</td>
<td style=" background: #97FFFF;">n2804_s29/F</td>
</tr>
<tr>
<td>33.432</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td>n2804_s22/I3</td>
</tr>
<tr>
<td>33.803</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][A]</td>
<td style=" background: #97FFFF;">n2804_s22/F</td>
</tr>
<tr>
<td>34.487</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>n2804_s18/I3</td>
</tr>
<tr>
<td>34.949</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" background: #97FFFF;">n2804_s18/F</td>
</tr>
<tr>
<td>34.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.508, 34.026%; route: 8.419, 52.012%; tC2Q: 2.260, 13.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][A]</td>
<td>n3518_s1/I3</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C30[3][A]</td>
<td style=" background: #97FFFF;">n3518_s1/F</td>
</tr>
<tr>
<td>32.319</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][B]</td>
<td>n3508_s0/I0</td>
</tr>
<tr>
<td>32.781</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C28[3][B]</td>
<td style=" background: #97FFFF;">n3508_s0/F</td>
</tr>
<tr>
<td>33.515</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>ff_sd_sector_30_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_30_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C28[0][A]</td>
<td>ff_sd_sector_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 35.614%; route: 7.239, 49.067%; tC2Q: 2.260, 15.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][A]</td>
<td>n3518_s1/I3</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C30[3][A]</td>
<td style=" background: #97FFFF;">n3518_s1/F</td>
</tr>
<tr>
<td>32.319</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][B]</td>
<td>n3508_s0/I0</td>
</tr>
<tr>
<td>32.781</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C28[3][B]</td>
<td style=" background: #97FFFF;">n3508_s0/F</td>
</tr>
<tr>
<td>33.500</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td style=" font-weight:bold;">ff_sd_sector_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>ff_sd_sector_28_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_28_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C29[1][B]</td>
<td>ff_sd_sector_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 35.650%; route: 7.224, 49.015%; tC2Q: 2.260, 15.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][A]</td>
<td>n3518_s1/I3</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C30[3][A]</td>
<td style=" background: #97FFFF;">n3518_s1/F</td>
</tr>
<tr>
<td>32.248</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][A]</td>
<td>n3518_s0/I0</td>
</tr>
<tr>
<td>32.710</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C29[3][A]</td>
<td style=" background: #97FFFF;">n3518_s0/F</td>
</tr>
<tr>
<td>33.440</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>ff_sd_sector_16_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_16_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C26[1][A]</td>
<td>ff_sd_sector_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 35.796%; route: 7.164, 48.807%; tC2Q: 2.260, 15.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][A]</td>
<td>n3518_s1/I3</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C30[3][A]</td>
<td style=" background: #97FFFF;">n3518_s1/F</td>
</tr>
<tr>
<td>32.248</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][A]</td>
<td>n3518_s0/I0</td>
</tr>
<tr>
<td>32.710</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C29[3][A]</td>
<td style=" background: #97FFFF;">n3518_s0/F</td>
</tr>
<tr>
<td>33.440</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[1][B]</td>
<td style=" font-weight:bold;">ff_sd_sector_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[1][B]</td>
<td>ff_sd_sector_17_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_17_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C26[1][B]</td>
<td>ff_sd_sector_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 35.796%; route: 7.164, 48.807%; tC2Q: 2.260, 15.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>40.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>21.022</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>21.434</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][A]</td>
<td>cpu1/u0/RegAddrC_1_s13/I2</td>
</tr>
<tr>
<td>21.989</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R47C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrC_1_s13/F</td>
</tr>
<tr>
<td>23.009</td>
<td>1.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td>cpu1/u0/A_i_14_s663/I2</td>
</tr>
<tr>
<td>23.579</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s663/F</td>
</tr>
<tr>
<td>23.752</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td>cpu1/u0/A_i_14_s655/I1</td>
</tr>
<tr>
<td>24.214</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s655/F</td>
</tr>
<tr>
<td>24.215</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td>cpu1/u0/A_i_14_s647/I0</td>
</tr>
<tr>
<td>24.732</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s647/F</td>
</tr>
<tr>
<td>25.129</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[2][B]</td>
<td>cpu1/u0/A_i_14_s625/I1</td>
</tr>
<tr>
<td>25.684</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R27C7[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s625/F</td>
</tr>
<tr>
<td>27.960</td>
<td>2.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C32[3][B]</td>
<td>n1946_s7/I2</td>
</tr>
<tr>
<td>28.515</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R44C32[3][B]</td>
<td style=" background: #97FFFF;">n1946_s7/F</td>
</tr>
<tr>
<td>29.184</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>n2487_s3/I2</td>
</tr>
<tr>
<td>29.754</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R48C33[0][B]</td>
<td style=" background: #97FFFF;">n2487_s3/F</td>
</tr>
<tr>
<td>29.934</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C33[3][A]</td>
<td>n2487_s1/I2</td>
</tr>
<tr>
<td>30.387</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R47C33[3][A]</td>
<td style=" background: #97FFFF;">n2487_s1/F</td>
</tr>
<tr>
<td>31.265</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[3][A]</td>
<td>n3518_s1/I3</td>
</tr>
<tr>
<td>31.820</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R40C30[3][A]</td>
<td style=" background: #97FFFF;">n3518_s1/F</td>
</tr>
<tr>
<td>32.248</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][A]</td>
<td>n3518_s0/I0</td>
</tr>
<tr>
<td>32.710</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R38C29[3][A]</td>
<td style=" background: #97FFFF;">n3518_s0/F</td>
</tr>
<tr>
<td>33.427</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>ff_sd_sector_18_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_18_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[2][A]</td>
<td>ff_sd_sector_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>55.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.254, 35.826%; route: 7.151, 48.764%; tC2Q: 2.260, 15.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -setup -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.863</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I1</td>
</tr>
<tr>
<td>30.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>31.415</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>31.964</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>32.509</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 22.418%; route: 3.236, 72.391%; tC2Q: 0.232, 5.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.863</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I1</td>
</tr>
<tr>
<td>30.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>31.415</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>31.964</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>32.509</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" font-weight:bold;">ff_sd_cd_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 22.418%; route: 3.236, 72.391%; tC2Q: 0.232, 5.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.863</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I1</td>
</tr>
<tr>
<td>30.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>31.415</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>31.964</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>32.509</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>ff_sd_cd_5_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_5_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>ff_sd_cd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 22.418%; route: 3.236, 72.391%; tC2Q: 0.232, 5.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.863</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I1</td>
</tr>
<tr>
<td>30.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>31.415</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>31.964</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>32.509</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td style=" font-weight:bold;">ff_sd_cd_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>ff_sd_cd_6_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_6_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>ff_sd_cd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 22.418%; route: 3.236, 72.391%; tC2Q: 0.232, 5.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>41.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>74.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>28.039</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>28.271</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>20</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>29.863</td>
<td>1.592</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I1</td>
</tr>
<tr>
<td>30.316</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>31.415</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>31.964</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>32.325</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>74.317</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0/CLK</td>
</tr>
<tr>
<td>74.282</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td>74.247</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 23.379%; route: 3.052, 71.208%; tC2Q: 0.232, 5.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.972</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.174</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>28.439</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[1][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>28.729</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>28.736</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/n227_s3/I1</td>
</tr>
<tr>
<td>29.100</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n227_s3/F</td>
</tr>
<tr>
<td>29.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.454</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 57.967%; route: 0.272, 24.129%; tC2Q: 0.202, 17.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C8[2][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R40C8[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/Q</td>
</tr>
<tr>
<td>19.292</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/n216_s7/I1</td>
</tr>
<tr>
<td>19.524</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n216_s7/F</td>
</tr>
<tr>
<td>20.153</td>
<td>0.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 15.998%; route: 1.016, 70.072%; tC2Q: 0.202, 13.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][B]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R40C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>19.314</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C6[0][B]</td>
<td>cpu1/n247_s1/I2</td>
</tr>
<tr>
<td>19.549</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R39C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n247_s1/F</td>
</tr>
<tr>
<td>19.965</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/n249_s0/I1</td>
</tr>
<tr>
<td>20.197</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n249_s0/F</td>
</tr>
<tr>
<td>20.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 31.253%; route: 0.825, 55.229%; tC2Q: 0.202, 13.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn2/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][A]</td>
<td>dn2/n7_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C5[2][A]</td>
<td style=" font-weight:bold;">dn2/n7_s0/Q</td>
</tr>
<tr>
<td>19.026</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>n576_s0/I0</td>
</tr>
<tr>
<td>19.390</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td style=" background: #97FFFF;">n576_s0/F</td>
</tr>
<tr>
<td>19.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/Wait_s_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.065</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>cpu1/Wait_s_s0/CLK</td>
</tr>
<tr>
<td>-9.054</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C6[0][A]</td>
<td>cpu1/Wait_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 52.992%; route: 0.122, 17.746%; tC2Q: 0.201, 29.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-9.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>19.170</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/n299_s4/I1</td>
</tr>
<tr>
<td>19.402</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n299_s4/F</td>
</tr>
<tr>
<td>19.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-9.259</td>
<td>-9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>-9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>-9.065</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>-9.054</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.185%; route: 0.265, 37.921%; tC2Q: 0.202, 28.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>cpu1/u0/RegBusA_r_2_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_2_s0/Q</td>
</tr>
<tr>
<td>19.026</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[1][A]</td>
<td>cpu1/u0/RegDIL_2_s2/I2</td>
</tr>
<tr>
<td>19.390</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s2/F</td>
</tr>
<tr>
<td>19.393</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>cpu1/u0/RegDIL_2_s0/I3</td>
</tr>
<tr>
<td>19.628</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>19.754</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.599, 56.982%; route: 0.251, 23.897%; tC2Q: 0.201, 19.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td>cpu1/u0/RegBusA_r_2_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_2_s0/Q</td>
</tr>
<tr>
<td>19.026</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[1][A]</td>
<td>cpu1/u0/RegDIL_2_s2/I2</td>
</tr>
<tr>
<td>19.390</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s2/F</td>
</tr>
<tr>
<td>19.393</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>cpu1/u0/RegDIL_2_s0/I3</td>
</tr>
<tr>
<td>19.625</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C11[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>19.754</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 56.679%; route: 0.255, 24.206%; tC2Q: 0.201, 19.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td>cpu1/u0/RegBusA_r_12_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_12_s0/Q</td>
</tr>
<tr>
<td>19.028</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][B]</td>
<td>cpu1/u0/RegDIH_4_s1/I0</td>
</tr>
<tr>
<td>19.260</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s1/F</td>
</tr>
<tr>
<td>19.263</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[1][B]</td>
<td>cpu1/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>19.627</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>19.757</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C17</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 56.554%; route: 0.256, 24.279%; tC2Q: 0.202, 19.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>cpu1/u0/RegBusA_r_1_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_1_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[2][A]</td>
<td>cpu1/u0/RegDIL_1_s2/I2</td>
</tr>
<tr>
<td>19.365</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>19.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][B]</td>
<td>cpu1/u0/RegDIL_1_s0/I3</td>
</tr>
<tr>
<td>19.678</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>19.803</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 59.454%; route: 0.245, 22.274%; tC2Q: 0.201, 18.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>cpu1/u0/RegBusA_r_1_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_1_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[2][A]</td>
<td>cpu1/u0/RegDIL_1_s2/I2</td>
</tr>
<tr>
<td>19.365</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C11[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>19.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][B]</td>
<td>cpu1/u0/RegDIL_1_s0/I3</td>
</tr>
<tr>
<td>19.678</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>19.803</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C11</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.654, 59.454%; route: 0.245, 22.274%; tC2Q: 0.201, 18.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/ISet_1_s91</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[1][A]</td>
<td>cpu1/u0/ISet_1_s91/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R47C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s91/Q</td>
</tr>
<tr>
<td>19.039</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s90/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C7[2][A]</td>
<td>cpu1/u0/ISet_1_s90/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C7[2][A]</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 39.989%; tC2Q: 0.202, 60.011%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R40C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>18.910</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>cpu1/u0/n2495_s2/I0</td>
</tr>
<tr>
<td>19.142</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2495_s2/F</td>
</tr>
<tr>
<td>19.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C9[1][A]</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/Q</td>
</tr>
<tr>
<td>18.910</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/n1114_s0/I2</td>
</tr>
<tr>
<td>19.142</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1114_s0/F</td>
</tr>
<tr>
<td>19.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[1][A]</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>18.911</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>cpu1/u0/n2494_s2/I1</td>
</tr>
<tr>
<td>19.143</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2494_s2/F</td>
</tr>
<tr>
<td>19.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C10[1][A]</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>18.905</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/Q</td>
</tr>
<tr>
<td>18.911</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu1/u0/n1115_s0/I1</td>
</tr>
<tr>
<td>19.143</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1115_s0/F</td>
</tr>
<tr>
<td>19.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C8[0][A]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.972</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.173</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>28.311</td>
<td>0.137</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>28.695</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>28.822</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.454</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>9.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C5[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.198%; route: 0.265, 31.143%; tC2Q: 0.201, 23.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C5[2][A]</td>
<td>bus_clk_3m6_prev_54_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_54_s0/Q</td>
</tr>
<tr>
<td>19.040</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][A]</td>
<td>cpu1/u0/ClkEn_Z_s0/I1</td>
</tr>
<tr>
<td>19.424</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>78</td>
<td>R41C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ClkEn_Z_s0/F</td>
</tr>
<tr>
<td>19.690</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 38.891%; route: 0.402, 40.753%; tC2Q: 0.201, 20.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.972</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[2][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>28.174</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R40C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>28.439</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[1][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>28.729</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>28.736</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/WR_n_i_s2/I0</td>
</tr>
<tr>
<td>29.127</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s2/F</td>
</tr>
<tr>
<td>29.255</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>9.454</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>9.465</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C6[1][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 53.101%; route: 0.399, 31.149%; tC2Q: 0.202, 15.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.996</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C5[2][A]</td>
<td>bus_clk_3m6_prev_54_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_54_s0/Q</td>
</tr>
<tr>
<td>19.040</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][A]</td>
<td>cpu1/u0/ClkEn_Z_s0/I1</td>
</tr>
<tr>
<td>19.424</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>78</td>
<td>R41C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ClkEn_Z_s0/F</td>
</tr>
<tr>
<td>20.191</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 25.799%; route: 0.903, 60.697%; tC2Q: 0.201, 13.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>20.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_54m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C5[2][A]</td>
<td>bus_clk_3m6_prev_54_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_54_s0/Q</td>
</tr>
<tr>
<td>19.040</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[3][A]</td>
<td>cpu1/u0/ClkEn_Z_s0/I1</td>
</tr>
<tr>
<td>19.424</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>78</td>
<td>R41C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ClkEn_Z_s0/F</td>
</tr>
<tr>
<td>20.435</td>
<td>1.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C18[0][A]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.165%; route: 1.147, 66.232%; tC2Q: 0.201, 11.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s55</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[1][A]</td>
<td>cpu1/u0/A_i_14_s55/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C7[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s55/Q</td>
</tr>
<tr>
<td>37.539</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[3][B]</td>
<td>cpu1/u0/A_i_4_s8/I0</td>
</tr>
<tr>
<td>37.849</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R45C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s8/F</td>
</tr>
<tr>
<td>38.458</td>
<td>0.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td>n2802_s29/I2</td>
</tr>
<tr>
<td>38.822</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R41C23[2][B]</td>
<td style=" background: #97FFFF;">n2802_s29/F</td>
</tr>
<tr>
<td>39.106</td>
<td>0.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>n2802_s18/I0</td>
</tr>
<tr>
<td>39.338</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td style=" background: #97FFFF;">n2802_s18/F</td>
</tr>
<tr>
<td>39.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>ff_sd_cd_5_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_5_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C25[0][A]</td>
<td>ff_sd_cd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.906, 42.811%; route: 1.009, 47.691%; tC2Q: 0.201, 9.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.626</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[3][A]</td>
<td>n2809_s36/I1</td>
</tr>
<tr>
<td>38.970</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C29[3][A]</td>
<td style=" background: #97FFFF;">n2809_s36/F</td>
</tr>
<tr>
<td>39.092</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>n2809_s22/I0</td>
</tr>
<tr>
<td>39.436</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" background: #97FFFF;">n2809_s22/F</td>
</tr>
<tr>
<td>39.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>ff_sd_cd_1_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_1_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>ff_sd_cd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.072, 48.402%; route: 0.942, 42.522%; tC2Q: 0.201, 9.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s63</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>cpu1/u0/A_i_14_s63/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s63/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>37.854</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>154</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>38.756</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>n2808_s21/I1</td>
</tr>
<tr>
<td>39.120</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">n2808_s21/F</td>
</tr>
<tr>
<td>39.242</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>n2808_s20/I0</td>
</tr>
<tr>
<td>39.532</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" background: #97FFFF;">n2808_s20/F</td>
</tr>
<tr>
<td>39.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td style=" font-weight:bold;">ff_sd_cd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_2_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C25[0][B]</td>
<td>ff_sd_cd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.964, 41.711%; route: 1.146, 49.592%; tC2Q: 0.201, 8.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.886</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>38.892</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>n2804_s19/I0</td>
</tr>
<tr>
<td>39.236</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">n2804_s19/F</td>
</tr>
<tr>
<td>39.389</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>n2804_s18/I0</td>
</tr>
<tr>
<td>39.621</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" background: #97FFFF;">n2804_s18/F</td>
</tr>
<tr>
<td>39.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.195, 49.803%; route: 1.003, 41.820%; tC2Q: 0.201, 8.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s59</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td>cpu1/u0/A_i_14_s59/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s59/Q</td>
</tr>
<tr>
<td>37.539</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[2][B]</td>
<td>cpu1/u0/A_i_2_s8/I0</td>
</tr>
<tr>
<td>37.923</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R30C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s8/F</td>
</tr>
<tr>
<td>38.763</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td>n2810_s30/I0</td>
</tr>
<tr>
<td>38.998</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td style=" background: #97FFFF;">n2810_s30/F</td>
</tr>
<tr>
<td>39.244</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td>n2810_s26/I0</td>
</tr>
<tr>
<td>39.476</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C24[0][A]</td>
<td style=" background: #97FFFF;">n2810_s26/F</td>
</tr>
<tr>
<td>39.479</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>n2810_s22/I3</td>
</tr>
<tr>
<td>39.711</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" background: #97FFFF;">n2810_s22/F</td>
</tr>
<tr>
<td>39.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.083, 43.494%; route: 1.206, 48.434%; tC2Q: 0.201, 8.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.883</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>n3540_s0/I1</td>
</tr>
<tr>
<td>39.416</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">n3540_s0/F</td>
</tr>
<tr>
<td>39.545</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[1][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[1][A]</td>
<td>ff_sd_sector_8_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_8_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C28[1][A]</td>
<td>ff_sd_sector_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 43.327%; route: 1.116, 48.025%; tC2Q: 0.201, 8.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.883</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>n3540_s0/I1</td>
</tr>
<tr>
<td>39.416</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">n3540_s0/F</td>
</tr>
<tr>
<td>39.685</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td style=" font-weight:bold;">ff_sd_sector_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>ff_sd_sector_11_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_11_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>ff_sd_sector_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 40.879%; route: 1.255, 50.962%; tC2Q: 0.201, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.883</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>n3540_s0/I1</td>
</tr>
<tr>
<td>39.416</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">n3540_s0/F</td>
</tr>
<tr>
<td>39.685</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td>ff_sd_sector_12_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_12_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[1][A]</td>
<td>ff_sd_sector_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 40.879%; route: 1.255, 50.962%; tC2Q: 0.201, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.883</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>n3540_s0/I1</td>
</tr>
<tr>
<td>39.416</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">n3540_s0/F</td>
</tr>
<tr>
<td>39.685</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td style=" font-weight:bold;">ff_sd_sector_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>ff_sd_sector_13_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_13_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[1][B]</td>
<td>ff_sd_sector_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 40.879%; route: 1.255, 50.962%; tC2Q: 0.201, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s57</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_sector_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td>cpu1/u0/A_i_14_s57/CLK</td>
</tr>
<tr>
<td>37.422</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s57/Q</td>
</tr>
<tr>
<td>37.544</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>37.928</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>75</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>38.651</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>n3540_s2/I0</td>
</tr>
<tr>
<td>38.883</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">n3540_s2/F</td>
</tr>
<tr>
<td>39.025</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>n3540_s0/I1</td>
</tr>
<tr>
<td>39.416</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">n3540_s0/F</td>
</tr>
<tr>
<td>39.685</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" font-weight:bold;">ff_sd_sector_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>ff_sd_sector_14_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_sector_14_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>ff_sd_sector_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.007, 40.879%; route: 1.255, 50.962%; tC2Q: 0.201, 8.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.273</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I0</td>
</tr>
<tr>
<td>38.657</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>39.321</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>39.705</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>39.842</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>ff_sd_cd_1_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_1_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>ff_sd_cd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 29.306%; route: 1.651, 62.987%; tC2Q: 0.202, 7.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.273</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I0</td>
</tr>
<tr>
<td>38.657</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>39.321</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>39.705</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>39.842</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_4_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>ff_sd_cd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 29.306%; route: 1.651, 62.987%; tC2Q: 0.202, 7.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.273</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I0</td>
</tr>
<tr>
<td>38.657</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>39.321</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>39.705</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>39.959</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>ff_sd_cd_3_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_3_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C28[0][A]</td>
<td>ff_sd_cd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 28.053%; route: 1.768, 64.569%; tC2Q: 0.202, 7.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.273</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I0</td>
</tr>
<tr>
<td>38.657</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>39.321</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>39.705</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>39.970</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_7_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C27[0][A]</td>
<td>ff_sd_cd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 27.938%; route: 1.779, 64.713%; tC2Q: 0.202, 7.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_54m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_54m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>559</td>
<td>BOTTOMSIDE[0]</td>
<td>div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C11[2][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R38C11[2][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.273</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[2][A]</td>
<td>n3572_s2/I0</td>
</tr>
<tr>
<td>38.657</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C33[2][A]</td>
<td style=" background: #97FFFF;">n3572_s2/F</td>
</tr>
<tr>
<td>39.321</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>n3572_s0/I2</td>
</tr>
<tr>
<td>39.705</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">n3572_s0/F</td>
</tr>
<tr>
<td>40.092</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td style=" font-weight:bold;">ff_sd_cd_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5483</td>
<td>RIGHTSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_sd_cd_0_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C24[1][A]</td>
<td>ff_sd_cd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 26.751%; route: 1.901, 66.213%; tC2Q: 0.202, 7.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_max_delay -from [get_clocks {clock_54m}] -to [get_pins {cpu_din_*/D}] 19.0</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_max_delay -from [get_pins {mem1/vram_dout_*/Q}] -to [get_clocks {clock_27m}] 11.5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -setup -end 2</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -hold -end 2</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_nets {clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_54m -source [get_nets {clk_27m}] -master_clock clock_27m -multiply_by 2 [get_nets {clk_54m}] -add //[get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_nets {clk_27m}] -master_clock clock_27m -multiply_by 4 [get_ports {O_sdram_clk}] -add //[get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_VideoDHClk -source [get_nets {clk_27m}] -master_clock clock_27m -divide_by 2 [get_nets {VideoDHClk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_VideoDLClk -source [get_nets {clk_27m}] -master_clock clock_27m -divide_by 4 [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/D}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {cpu1/u0/Regs/RegsL_RegsL*/DI*}] -hold -end 2</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_27m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_54m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_54m}] -to [get_pins {opll/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {ocm_ports/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {ocm_ports/?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {debug1/?*?/?*?/D}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_54m}] -to [get_pins {debug1/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_27m}] -to [get_pins {vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer?*?/D}]</td>
</tr>
<tr>
<td>TC_MAX_DELAY</td>
<td>Actived</td>
<td>set_max_delay -from [get_clocks {clock_54m}] -to [get_pins {cpu_din_*/D}] 19.0</td>
</tr>
<tr>
<td>TC_MAX_DELAY</td>
<td>Actived</td>
<td>set_max_delay -from [get_pins {mem1/vram_dout_*/Q}] -to [get_clocks {clock_27m}] 11.5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/D}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_sector_*/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -setup -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_54m}] -to [get_pins {ff_sd_cd_*/CE}] -hold -end 2</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clock_108m clock_54m clock_VideoDHClk clock_VideoDLClk clock_27m }] -group [get_clocks {clock_reset }] -group [get_clocks {clock_env_reset }] </td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 400 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
