Processing program.
spec contains 9 APs (['stop_r', 'entry_l', '(cl > 0)', 'entry_r', 'l2r', 'stop_l', 'exit_r', 'exit_l', '(cr > 0)'])
Starting abstract synthesis loop.
adding ((cl + 1) <= 5), (cl_prev > cl), (cr <= 0), (0 <= cr), (cl <= 0), (cr_prev > cr), (cl_prev < cl), (5 <= cr), (0 <= cl), (cr_prev < cr) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.0031042098999023438
running LTL synthesis
massaging abstract counterstrategy
checking for compatibility of counterstrategy with program
trying fairness refinement
trying safety refinement
adding (cl <= 1) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.006493091583251953
running LTL synthesis
massaging abstract counterstrategy
checking for compatibility of counterstrategy with program
Unrealizable.
digraph MooreMachine {
	graph [nodesep=0.5 overlap=scalexy ranksep=0.8 splines=true]
	node [shape=circle]
	edge [fontname=mono]
	init [label="" shape=point]
	st_14 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !exit_r & !exit_l & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__clprev_LT_cl_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & q0)"]
	st_10 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_l & !entry_r & !entry_l & l2r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0)"]
	st_8 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !l2r & !exit_r & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__clprev_LT_cl_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_3 [label="(!pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & exit_l & entry_r & entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0 & pred__crprev_LT_cr_)"]
	st_4 [label="(!pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !entry_l & entry_r & exit_l & l2r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0 & pred__crprev_LT_cr_)"]
	st_6 [label="(!pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_l & !entry_r & !entry_l & exit_r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0 & pred__crprev_LT_cr_)"]
	st_9 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !exit_l & !entry_r & entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0)"]
	st_1 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_l & !entry_l & entry_r & l2r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_11 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !exit_l & !entry_l & entry_r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_13 [label="(!pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !exit_r & !exit_l & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__clprev_LT_cl_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & q0 & pred__crprev_LT_cr_)"]
	st_7 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !l2r & !exit_r & !exit_l & !entry_l & entry_r & pred___cl_PLUS_1__LTEQ_5_ & pred__clprev_LT_cl_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_0 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !exit_l & entry_r & entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_16 [label="(!pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_r & !exit_l & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & q0 & pred__crprev_LT_cr_)"]
	st_12 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_15 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_l & !entry_r & !entry_l & exit_r & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & q0)"]
	st_5 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !exit_l & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	st_17 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__cr_LTEQ_0_ & !pred__cl_LTEQ_0_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !exit_r & !exit_l & !entry_r & !entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_1_ & q0)"]
	st_2 [label="(!pred__crprev_LT_cr_ & !pred__crprev_GT_cr_ & !pred__clprev_GT_cl_ & !pred__5_LTEQ_cr_ & !pred__clprev_LT_cl_ & !l2r & !exit_r & !entry_r & entry_l & pred___cl_PLUS_1__LTEQ_5_ & pred__0_LTEQ_cl_ & pred__0_LTEQ_cr_ & pred__cl_LTEQ_0_ & pred__cl_LTEQ_1_ & pred__cr_LTEQ_0_ & q0)"]
	init -> st_5 [style=solid]
	st_0 -> st_13 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_1 -> st_3 [label="(!stop_r & !stop_l)"]
	st_1 -> st_4 [label="(!stop_r & stop_l)"]
	st_1 -> st_6 [label="((stop_r & stop_l) | (!stop_l & stop_r))"]
	st_2 -> st_7 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_2 -> st_8 [label="((stop_r & stop_l) | (!stop_l & stop_r))"]
	st_3 -> st_14 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_4 -> st_9 [label="((!stop_l & stop_r) | (!stop_r & !stop_l))"]
	st_4 -> st_10 [label="((stop_r & stop_l) | (!stop_r & stop_l))"]
	st_5 -> st_0 [label="(!stop_r & !stop_l)"]
	st_5 -> st_1 [label="(!stop_r & stop_l)"]
	st_5 -> st_2 [label="(!stop_l & stop_r)"]
	st_5 -> st_5 [label="(stop_r & stop_l)"]
	st_6 -> st_15 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_7 -> st_16 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_8 -> st_11 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_8 -> st_12 [label="((stop_r & stop_l) | (!stop_l & stop_r))"]
	st_9 -> st_14 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_10 -> st_9 [label="((!stop_l & stop_r) | (!stop_r & !stop_l))"]
	st_10 -> st_10 [label="((stop_r & stop_l) | (!stop_r & stop_l))"]
	st_11 -> st_16 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_12 -> st_11 [label="((!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_12 -> st_12 [label="((stop_r & stop_l) | (!stop_l & stop_r))"]
	st_13 -> st_17 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_14 -> st_17 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_15 -> st_15 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_16 -> st_17 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
	st_17 -> st_17 [label="((stop_r & stop_l) | (!stop_l & stop_r) | (!stop_r & stop_l) | (!stop_r & !stop_l))"]
}
Synthesis took:  28910.09569168091 ms
