// Seed: 3995497801
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri1 id_3,
    output wor  id_4,
    input  tri0 id_5
);
  uwire id_7 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd95,
    parameter id_14 = 32'd29,
    parameter id_18 = 32'd37,
    parameter id_2  = 32'd35,
    parameter id_4  = 32'd93
) (
    output wand id_0,
    output tri id_1[id_2 : id_4],
    input tri0 _id_2,
    output wire id_3,
    output uwire _id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wand id_8,
    output supply0 id_9[1 : id_18],
    output tri1 id_10,
    output wire id_11,
    output wand _id_12,
    output wor id_13,
    input wor _id_14,
    output wor id_15,
    input tri1 id_16,
    input tri0 id_17,
    input supply1 _id_18
);
  logic [id_12 : 1  <=  id_14] id_20 = -1;
  module_0 modCall_1 (
      id_8,
      id_17,
      id_3,
      id_5,
      id_9,
      id_17
  );
  assign modCall_1.id_3 = 0;
  parameter id_21 = !"";
endmodule
