// Seed: 3352669836
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  tri id_2, id_3, id_4;
  final begin
    #1 id_3 = 1;
  end
  wire id_5;
  supply1 id_6;
  wire id_7;
  id_8 :
  assert property (@(posedge 1 or posedge 1) id_6) $display(1, 1);
  assign id_2 = 1;
  supply0 id_9, id_10;
  id_11(
      1, 1, 1'b0 || id_8, 1
  );
  assign id_10 = 1 == id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_17;
  module_0(
      id_2
  );
endmodule
