[{"DBLP title": "Approximate Computing: A Survey.", "DBLP authors": ["Qiang Xu", "Todd Mytkowicz", "Nam Sung Kim"], "year": 2016, "MAG papers": [{"PaperId": 2244005500, "PaperTitle": "approximate computing a survey", "Year": 2016, "CitationCount": 62, "EstimatedCitation": 126, "Affiliations": ["university of illinois at urbana champaign", "microsoft", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "An eDRAM-Based Approximate Register File for GPUs.", "DBLP authors": ["Donghwan Jeong", "Young H. Oh", "Jae W. Lee", "Yongjun Park"], "year": 2016, "MAG papers": [{"PaperId": 2244395066, "PaperTitle": "an edram based approximate register file for gpus", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Mitigating the Memory Bottleneck With Approximate Load Value Prediction.", "DBLP authors": ["Amir Yazdanbakhsh", "Bradley Thwaites", "Hadi Esmaeilzadeh", "Gennady Pekhimenko", "Onur Mutlu", "Todd C. Mowry"], "year": 2016, "MAG papers": [{"PaperId": 2245436538, "PaperTitle": "mitigating the memory bottleneck with approximate load value prediction", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["carnegie mellon university", "georgia institute of technology", "georgia institute of technology", "carnegie mellon university", "georgia institute of technology", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Quality Control for Approximate Accelerators by Error Prediction.", "DBLP authors": ["Daya Shanker Khudia", "Babak Zamirai", "Mehrzad Samadi", "Scott A. Mahlke"], "year": 2016, "MAG papers": [{"PaperId": 2244803248, "PaperTitle": "quality control for approximate accelerators by error prediction", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Exploring the Precision Limitation for RRAM-Based Analog Approximate Computing.", "DBLP authors": ["Boxun Li", "Peng Gu", "Yu Wang", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2242525806, "PaperTitle": "exploring the precision limitation for rram based analog approximate computing", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Architecture of a Reusable BIST Engine for Detection and Autocorrection of Memory Failures and for IO Debug, Validation, Link Training, and Power Optimization on 14-nm SoC.", "DBLP authors": ["Bruce Querbach", "Rahul Khanna", "Sudeep Puligundla", "David Blankenbeckler", "Joseph Crop", "Patrick Yin Chiang"], "year": 2016, "MAG papers": [{"PaperId": 2245396909, "PaperTitle": "architecture of a reusable bist engine for detection and autocorrection of memory failures and for io debug validation link training and power optimization on 14 nm soc", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "intel", "intel", "oregon state university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Adapt&Cap: Coordinating System- and Application-Level Adaptation for Power-Constrained Systems.", "DBLP authors": ["Can Hankendi", "Ayse Kivilcim Coskun", "Henry Hoffmann"], "year": 2016, "MAG papers": [{"PaperId": 2248154650, "PaperTitle": "adapt cap coordinating system and application level adaptation for power constrained systems", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Test: Wisdom From the Giants, Visions for the Future - Part 2.", "DBLP authors": ["Shawn Blanton", "David Yeh"], "year": 2016, "MAG papers": [{"PaperId": 2247288507, "PaperTitle": "test wisdom from the giants visions for the future part 2", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Delay Characterization and Testing of Arbitrary Multiple-Pin Interconnects.", "DBLP authors": ["Shi-Yu Huang", "Meng-Ting Tsai", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2277386738, "PaperTitle": "delay characterization and testing of arbitrary multiple pin interconnects", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "High-Frequency Temperature-Dependent Through-Silicon-Via (TSV) Model and High-Speed Channel Performance for 3-D ICs.", "DBLP authors": ["Manho Lee", "Daniel H. Jung", "Heegon Kim", "Jonghyun Cho", "Joungho Kim"], "year": 2016, "MAG papers": [{"PaperId": 2289762361, "PaperTitle": "high frequency temperature dependent through silicon via tsv model and high speed channel performance for 3 d ics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "missouri university of science and technology"]}], "source": "ES"}, {"DBLP title": "Configurable Cubical Redundancy Schemes for Channel-Based 3-D DRAM Yield Improvement.", "DBLP authors": ["Bing-Yang Lin", "Wan-Ting Chiang", "Cheng-Wen Wu", "Mincent Lee", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2016, "MAG papers": [{"PaperId": 2288624009, "PaperTitle": "configurable cubical redundancy schemes for channel based 3 d dram yield improvement", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Thermoelectric Codesign of 3-D CPUs and Embedded Microfluidic Pin-Fin Heatsinks.", "DBLP authors": ["Caleb Serafy", "Zhiyuan Yang", "Ankur Srivastava", "Yuanchen Hu", "Yogendra Joshi"], "year": 2016, "MAG papers": [{"PaperId": 2290450300, "PaperTitle": "thermoelectric codesign of 3 d cpus and embedded microfluidic pin fin heatsinks", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["georgia institute of technology", "university of maryland college park", "university of maryland college park", "university of maryland college park", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An Optimization Platform for Digital Predistortion of Power Amplifiers.", "DBLP authors": ["Hari Chauhan", "Marvin Onabajo", "Vladimir Kvartenko", "Robin Coxe", "Theophane Weber"], "year": 2016, "MAG papers": [{"PaperId": 2289926849, "PaperTitle": "an optimization platform for digital predistortion of power amplifiers", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Variability and Reliability Awareness in the Age of Dark Silicon.", "DBLP authors": ["Florian Kriebel", "Muhammad Shafique", "Semeen Rehman", "J\u00f6rg Henkel", "Siddharth Garg"], "year": 2016, "MAG papers": [{"PaperId": 2290439331, "PaperTitle": "variability and reliability awareness in the age of dark silicon", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["karlsruhe institute of technology", "new york university", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Computing in Nanoscale CMOS.", "DBLP authors": ["Vivek De"], "year": 2016, "MAG papers": [{"PaperId": 2288324027, "PaperTitle": "energy efficient computing in nanoscale cmos", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "The Changing Computing Paradigm With Internet of Things: A Tutorial Introduction.", "DBLP authors": ["Sandip Ray", "Yier Jin", "Arijit Raychowdhury"], "year": 2016, "MAG papers": [{"PaperId": 2288748910, "PaperTitle": "the changing computing paradigm with internet of things a tutorial introduction", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "The 3-D Interconnect Technology Landscape.", "DBLP authors": ["Eric Beyne"], "year": 2016, "MAG papers": [{"PaperId": 2317953216, "PaperTitle": "the 3 d interconnect technology landscape", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Experimental Insights Into Thermal Dissipation in TSV-Based 3-D Integrated Circuits.", "DBLP authors": ["Perceval Coudrain", "Papa Momar Souare", "Rafael Prieto", "Vincent Fiori", "Alexis Farcy", "Laurent Le-Pailleur", "Jean-Philippe Colonna", "Cristiano Santos", "Pascal Vivet", "M. Haykel Ben Jamaa", "Denis Dutoit", "Fran\u00e7ois de Crecy", "Sylvain Dumas", "Christian Chancel", "Didier Lattard", "S\u00e9verine Cheramy"], "year": 2016, "MAG papers": [{"PaperId": 2343130326, "PaperTitle": "experimental insights into thermal dissipation in tsv based 3 d integrated circuits", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["stmicroelectronics", null, null, null, "stmicroelectronics", "stmicroelectronics", null, null, null, "stmicroelectronics", "stmicroelectronics", null, null, "stmicroelectronics", null, null]}], "source": "ES"}, {"DBLP title": "Reliability Challenges Related to TSV Integration and 3-D Stacking.", "DBLP authors": ["Kristof Croes", "Joke De Messemaeker", "Yunlong Li", "Wei Guo", "Olalla Varela Pedreira", "Vladimir Cherman", "Michele Stucchi", "Ingrid De Wolf", "Eric Beyne"], "year": 2016, "MAG papers": [{"PaperId": 2345249180, "PaperTitle": "reliability challenges related to tsv integration and 3 d stacking", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Innovative Failure Analysis Techniques for 3-D Packaging Developments.", "DBLP authors": ["Frank Altmann", "Matthias Petzold"], "year": 2016, "MAG papers": [{"PaperId": 2344477413, "PaperTitle": "innovative failure analysis techniques for 3 d packaging developments", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["fraunhofer society", "fraunhofer society"]}], "source": "ES"}, {"DBLP title": "Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components.", "DBLP authors": ["Kaushik Roy", "Byunghoo Jung", "Dimitrios Peroulis", "Anand Raghunathan"], "year": 2016, "MAG papers": [{"PaperId": 2330444740, "PaperTitle": "integrated systems in the more than moore era designing low cost energy efficient systems using heterogeneous components", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Designing a Cyber-Physical System for Fall Prevention by Cortico-Muscular Coupling Detection.", "DBLP authors": ["Daniela De Venuto", "Valerio F. Annese", "Michele Ruta", "Eugenio Di Sciascio", "Alberto L. Sangiovanni-Vincentelli"], "year": 2016, "MAG papers": [{"PaperId": 2342787820, "PaperTitle": "designing a cyber physical system for fall prevention by cortico muscular coupling detection", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["instituto politecnico nacional", "instituto politecnico nacional", "instituto politecnico nacional", "instituto politecnico nacional", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Real-Time Fault Detection and Diagnosis System for Analog and Mixed-Signal Circuits of Acousto-Magnetic EAS Devices.", "DBLP authors": ["Qiwu Luo", "Yigang He", "Yichuang Sun"], "year": 2016, "MAG papers": [{"PaperId": 2343445595, "PaperTitle": "real time fault detection and diagnosis system for analog and mixed signal circuits of acousto magnetic eas devices", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["hunan university", "hefei university of technology", "university of hertfordshire"]}], "source": "ES"}, {"DBLP title": "Toward Silicon-Based Cognitive Neuromorphic ICs - A Survey.", "DBLP authors": ["Georgios Volanis", "Angelos Antonopoulos", "Alkis A. Hatzopoulos", "Yiorgos Makris"], "year": 2016, "MAG papers": [{"PaperId": 2330229777, "PaperTitle": "toward silicon based cognitive neuromorphic ics a survey", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of texas at dallas", "university of texas at dallas", "aristotle university of thessaloniki", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "PUFs as Promising Tools for Security in Internet of Things.", "DBLP authors": ["Debdeep Mukhopadhyay"], "year": 2016, "MAG papers": [{"PaperId": 2332397443, "PaperTitle": "pufs as promising tools for security in internet of things", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "High-Level Synthesis: Status, Trends, and Future Directions.", "DBLP authors": ["Andr\u00e9s Takach"], "year": 2016, "MAG papers": [{"PaperId": 2331352034, "PaperTitle": "high level synthesis status trends and future directions", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics"]}], "source": "ES"}, {"DBLP title": "Accellera's DVCon Conferences Focus on the Community of Practicing Engineers.", "DBLP authors": ["Gabe Moretti"], "year": 2016, "MAG papers": [{"PaperId": 2342605972, "PaperTitle": "accellera s dvcon conferences focus on the community of practicing engineers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Advances in Scalable Implantable Systems for Neurostimulation Using Networked ASICs.", "DBLP authors": ["Xiao Liu", "Zhulin Zong", "Dai Jiang", "Bachir Bougaila", "Nick Donaldson", "Andreas Demosthenous"], "year": 2016, "MAG papers": [{"PaperId": 2328742663, "PaperTitle": "advances in scalable implantable systems for neurostimulation using networked asics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of electronic science and technology of china", "university college london", "university college london", "university college london", "university college london", "university college london"]}], "source": "ES"}, {"DBLP title": "Multichannel Wireless Neural Recording AFE Architectures: Analysis, Modeling, and Tradeoffs.", "DBLP authors": ["Xingyuan Tong", "Maysam Ghovanloo"], "year": 2016, "MAG papers": [{"PaperId": 2345017709, "PaperTitle": "multichannel wireless neural recording afe architectures analysis modeling and tradeoffs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "In Vitro Long-Term Performance Evaluation and Improvement in the Response Time of CMOS-Based Implantable Glucose Sensors.", "DBLP authors": ["Takashi Tokuda", "Toshikazu Kawamura", "Keita Masuda", "Tomohiro Hirai", "Hironari Takehara", "Yasumi Ohta", "Mayumi Motoyama", "Hiroaki Takehara", "Toshihiko Noda", "Kiyotaka Sasagawa", "Jun Ohta", "Teru Okitsu", "Shoji Takeuchi"], "year": 2016, "MAG papers": [{"PaperId": 2344834175, "PaperTitle": "in vitro long term performance evaluation and improvement in the response time of cmos based implantable glucose sensors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "university of tokyo", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "university of tokyo", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "Pulse-Width-Modulating Biosignal ADC for Rapid ASIC Design and IP Core Reuse.", "DBLP authors": ["Robert Rieger", "Shi-Hao Ou"], "year": 2016, "MAG papers": [{"PaperId": 2316074804, "PaperTitle": "pulse width modulating biosignal adc for rapid asic design and ip core reuse", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A Multichannel Power-Supply-Modulated Microstimulator With Energy Recycling.", "DBLP authors": ["Paul Jung-Ho Lee", "Amine Bermak", "Man Kay Law", "Jun Ohta"], "year": 2016, "MAG papers": [{"PaperId": 2343327510, "PaperTitle": "a multichannel power supply modulated microstimulator with energy recycling", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["hong kong university of science and technology", "university of macau", "nara institute of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "Model-Based Optimization of Individualized Deep Brain Stimulation Therapy.", "DBLP authors": ["Ruben Cubo", "Alexander Medvedev", "Mattias \u00c5str\u00f6m"], "year": 2016, "MAG papers": [{"PaperId": 2439187960, "PaperTitle": "model based optimization of individualized deep brain stimulation therapy", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["linkoping university", "uppsala university", "uppsala university"]}], "source": "ES"}, {"DBLP title": "Controlling Aging in Timing-Critical Paths.", "DBLP authors": ["Senthil Arasu", "Mehrdad Nourani", "John M. Carulli", "Vijay Reddy"], "year": 2016, "MAG papers": [{"PaperId": 2344758701, "PaperTitle": "controlling aging in timing critical paths", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of texas at dallas", "texas instruments", "texas instruments", "university of texas at dallas"]}], "source": "ES"}, {"DBLP title": "Automotive Cyber-Physical Systems: A Tutorial Introduction.", "DBLP authors": ["Samarjit Chakraborty", "Mohammad Abdullah Al Faruque", "Wanli Chang", "Dip Goswami", "Marilyn Wolf", "Qi Zhu"], "year": 2016, "MAG papers": [{"PaperId": 2405841950, "PaperTitle": "automotive cyber physical systems a tutorial introduction", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["technische universitat munchen", "eindhoven university of technology", "university of california irvine", "university of california riverside", "technische universitat munchen", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Ultralow Power and the New Era of Not-So-VLSI.", "DBLP authors": ["Marilyn Wolf"], "year": 2016, "MAG papers": [{"PaperId": 2438369605, "PaperTitle": "ultralow power and the new era of not so vlsi", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Recap of the 2016 DATE Conference & Exhibition.", "DBLP authors": ["Luca Fanucci", "J\u00fcrgen Teich"], "year": 2016, "MAG papers": [{"PaperId": 2421097272, "PaperTitle": "recap of the 2016 date conference exhibition", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of erlangen nuremberg", "university of pisa"]}], "source": "ES"}, {"DBLP title": "Retention Testing Methodology for STTRAM.", "DBLP authors": ["Anirudh Iyengar", "Swaroop Ghosh", "Srikant Srinivasan"], "year": 2016, "MAG papers": [{"PaperId": 2464187654, "PaperTitle": "retention testing methodology for sttram", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of south florida", "iowa state university", "university of south florida"]}], "source": "ES"}, {"DBLP title": "Efficient Global Optimization of Analog Circuits Using Predictive Response Surface Models on Discretized Design Space.", "DBLP authors": ["Jiho Lee", "Jaeha Kim"], "year": 2016, "MAG papers": [{"PaperId": 2433615593, "PaperTitle": "efficient global optimization of analog circuits using predictive response surface models on discretized design space", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Using Presilicon Knowledge to Excite Nonlinear Failure Modes in Large Mixed-Signal Circuits.", "DBLP authors": ["Parijat Mukherjee", "Peng Li"], "year": 2016, "MAG papers": [{"PaperId": 2497857214, "PaperTitle": "using presilicon knowledge to excite nonlinear failure modes in large mixed signal circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["intel", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Verifying Inevitability of Oscillation in Ring Oscillators Using the Deductive SOS-QE Approach.", "DBLP authors": ["Hafiz ul Asad", "Kevin D. Jones"], "year": 2016, "MAG papers": [{"PaperId": 2395553814, "PaperTitle": "verifying inevitability of oscillation in ring oscillators using the deductive sos qe approach", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["plymouth state university", "city university london"]}], "source": "ES"}, {"DBLP title": "Design of Mixed-Signal Systems With Asynchronous Control.", "DBLP authors": ["Vladimir Dubikhin", "Danil Sokolov", "Alex Yakovlev", "Chris J. Myers"], "year": 2016, "MAG papers": [{"PaperId": 2340714136, "PaperTitle": "design of mixed signal systems with asynchronous control", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["newcastle university", "newcastle university", "university of utah", "newcastle university"]}], "source": "ES"}, {"DBLP title": "EM-Based On-Chip Aging Sensor for Detection of Recycled ICs.", "DBLP authors": ["Kai He", "Xin Huang", "Sheldon X.-D. Tan"], "year": 2016, "MAG papers": [{"PaperId": 2462096759, "PaperTitle": "em based on chip aging sensor for detection of recycled ics", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Mixed Criticality Systems - A History of Misconceptions?", "DBLP authors": ["Rolf Ernst", "Marco Di Natale"], "year": 2016, "MAG papers": [{"PaperId": 2506467271, "PaperTitle": "mixed criticality systems a history of misconceptions", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["sant anna school of advanced studies", "braunschweig university of technology"]}], "source": "ES"}, {"DBLP title": "Cybersecurity for Control Systems: A Process-Aware Perspective.", "DBLP authors": ["Farshad Khorrami", "Prashanth Krishnamurthy", "Ramesh Karri"], "year": 2016, "MAG papers": [{"PaperId": 2496449044, "PaperTitle": "cybersecurity for control systems a process aware perspective", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "Creating a Successful Partnership Between Industry, Academia, and Government.", "DBLP authors": ["Magdy Abadir"], "year": 2016, "MAG papers": [{"PaperId": 2518104479, "PaperTitle": "creating a successful partnership between industry academia and government", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "On New Test Points for Compact Cell-Aware Tests.", "DBLP authors": ["Cesar Acero", "Derek Feltham", "Marek Patyra", "Friedrich Hapke", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Vidya Neerkundar", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2016, "MAG papers": [{"PaperId": 2469798838, "PaperTitle": "on new test points for compact cell aware tests", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "mentor graphics", "poznan university of technology", "mentor graphics", "mentor graphics", "poznan university of technology", "intel", "mentor graphics", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "An ATE System for Testing RF Digital Communication Devices With QAM Signal Interfaces.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"], "year": 2016, "MAG papers": [{"PaperId": 2470515582, "PaperTitle": "an ate system for testing rf digital communication devices with qam signal interfaces", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["advantest", "advantest"]}], "source": "ES"}, {"DBLP title": "Versatile Transition-Time Monitoring for Interconnects via Distributed TDC.", "DBLP authors": ["Shi-Yu Huang", "Chih-Chieh Cheng", "Meng-Ting Tsai", "Kuan-Chen Huang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2463655288, "PaperTitle": "versatile transition time monitoring for interconnects via distributed tdc", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mentor graphics", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "Practical Application of RAM Sequential Test.", "DBLP authors": ["Kelly A. Ockunzzi", "Michael R. Ouellette", "Kevin W. Gorman"], "year": 2016, "MAG papers": [{"PaperId": 2464792661, "PaperTitle": "practical application of ram sequential test", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["globalfoundries", null, "globalfoundries"]}], "source": "ES"}, {"DBLP title": "Streaming Access to ADCs and DACs for Mixed-Signal ATPG.", "DBLP authors": ["Stephen Sunter", "J.-F. Cote", "Jeff Rearick"], "year": 2016, "MAG papers": [{"PaperId": 2465284251, "PaperTitle": "streaming access to adcs and dacs for mixed signal atpg", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["mentor graphics", "mentor graphics", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Practical Simulation Flow for Evaluating Analog/Mixed-Signal Test Techniques.", "DBLP authors": ["Manuel J. Barragan", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Herv\u00e9 Le Gall", "Neha Bhargava", "Ankur Bal"], "year": 2016, "MAG papers": [{"PaperId": 2461024140, "PaperTitle": "practical simulation flow for evaluating analog mixed signal test techniques", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["centre national de la recherche scientifique", "stmicroelectronics", "university of paris", "stmicroelectronics", "stmicroelectronics", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Symbolic Quick Error Detection for Pre-Silicon and Post-Silicon Validation: Frequently Asked Questions.", "DBLP authors": ["Eshan Singh", "David Lin", "Clark Barrett", "Subhasish Mitra"], "year": 2016, "MAG papers": [{"PaperId": 2471273895, "PaperTitle": "symbolic quick error detection for pre silicon and post silicon validation frequently asked questions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Handling Nondeterminism in Logic Simulation so That Your Waveform Can Be Trusted Again.", "DBLP authors": ["Kai-Hui Chang", "Hong-Zu Chou", "Haiqian Yu", "Dylan Dobbyn", "Sy-Yen Kuo"], "year": 2016, "MAG papers": [{"PaperId": 2321238128, "PaperTitle": "handling nondeterminism in logic simulation so that your waveform can be trusted again", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university", "teradyne", null, "teradyne", null]}], "source": "ES"}, {"DBLP title": "Power Delivery Performance of Probe Test Systems for Semiconductor Wafers.", "DBLP authors": ["Bahadir Tunaboylu"], "year": 2016, "MAG papers": [{"PaperId": 2343319783, "PaperTitle": "power delivery performance of probe test systems for semiconductor wafers", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tubitak marmara research center"]}], "source": "ES"}, {"DBLP title": "FPGA Accelerator of Algebraic Quasi Cyclic LDPC Codes for nand Flash Memories.", "DBLP authors": ["Syed Azhar Ali Zaidi", "Abuduwaili Tuoheti", "Maurizio Martina", "Guido Masera"], "year": 2016, "MAG papers": [{"PaperId": 2343526791, "PaperTitle": "fpga accelerator of algebraic quasi cyclic ldpc codes for nand flash memories", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "CIRCA-GPUs: Increasing Instruction Reuse Through Inexact Computing in GP-GPUs.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2016, "MAG papers": [{"PaperId": 2344788583, "PaperTitle": "circa gpus increasing instruction reuse through inexact computing in gp gpus", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "eth zurich", "university of california san diego"]}], "source": "ES"}]