# Verilog-layer1-08.03

![image](https://github.com/YunJoongChul/Verilog-layer1-08.03/assets/86291432/c0c4f201-c547-4ce5-88ec-51de25b80c9b)

1.ram 데이터 리드해서 확인필요
