# Microarchitecture of Core
![pipelined_datapath](https://github.com/Mujtabadar537/RISCV_Pipelined_Core/assets/111755551/e39d493c-b01a-4320-8567-a0c5e3f54d1d) 

# Simulation Waveform
![pipelined_waveform](https://github.com/Mujtabadar537/RISCV_Pipelined_Core/assets/111755551/9478e205-ecbe-42f1-a683-6a9057f6fec8)

