{"vcs1":{"timestamp_begin":1680120363.033558499, "rt":0.16, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680120362.650289621}
{"VCS_COMP_START_TIME": 1680120362.650289621}
{"VCS_COMP_END_TIME": 1680120363.271671505}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 321992}}
