5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd rassign1.vcd -o rassign1.cdd -v rassign1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" rassign1.v 1 23 1
2 1 6 e0011 1 32 1004 0 0 32 1 ZERO
2 2 6 8000a 1 32 1008 0 0 32 1 ONE
2 3 6 80011 1 8 1104 1 2 1 18 0 1 0 1 0 0
2 4 6 40004 0 1 1410 0 0 1 1 a
2 5 6 40011 1 48 16 3 4
2 6 9 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 6 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 7 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 ONE 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 ZERO 4 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
4 5 7 0 0
4 6 1 0 0
3 1 main.$u0 "main.$u0" rassign1.v 0 12 1
2 7 10 50005 1 1 1014 0 0 1 1 a
2 8 10 10001 0 1 1410 0 0 1 1 b
2 9 10 10005 1 37 36 7 8
2 10 11 50008 1 0 21008 0 0 1 16 1 0
2 11 11 10001 0 1 1410 0 0 1 1 a
2 12 11 10008 1 37 1a 10 11
4 12 0 0 0
4 9 11 12 12
3 1 main.$u1 "main.$u1" rassign1.v 0 21 1
