âœˆï¸ **DO-254: Design Assurance Guidance for Airborne Electronic Hardware** 
â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

**Your Complete Reference for Complex Electronic Hardware Certification**  
**Standard:** RTCA DO-254 (EUROCAE ED-80)  
**Domains:** Avionics âœˆï¸ | UAVs ğŸš | Space Systems ğŸš€  
**Purpose:** Hardware design assurance, certification compliance, audit preparation

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

.. contents:: ğŸ“‘ Quick Navigation
   :depth: 3
   :local:

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âœ¨ **TL;DR â€” Quick Reference** (30-Second Overview!)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**What is DO-254?**
Hardware equivalent of DO-178C for complex electronic hardware (FPGAs, ASICs, PLDs)

**Key Concepts:**

```
Complex Hardware â†’ Design Assurance â†’ Verification â†’ Configuration Mgmt
        â†“                 â†“                â†“                â†“
    DAL A-E         Requirements      Testing          Traceability
```

**Design Assurance Levels (DAL):**

| DAL | Failure Effect | Typical Hardware | Rigor |
|:---:|:---------------|:-----------------|:------|
| **A** | Catastrophic (death) | Flight control FPGA | â˜…â˜…â˜…â˜…â˜… Highest |
| **B** | Hazardous (injuries) | Engine control ASIC | â˜…â˜…â˜…â˜… Very High |
| **C** | Major (reduced safety) | Navigation PLD | â˜…â˜…â˜… High |
| **D** | Minor (inconvenience) | Display controller | â˜…â˜… Moderate |
| **E** | No effect | Entertainment | â˜… Minimal |

**Core Processes:**

âœ… **Requirements Capture** â†’ HDL design â†’ Verification â†’ Validation  
âœ… **Traceability** â†’ Requirements â†” Design â†” Tests â†” Evidence  
âœ… **Configuration Management** â†’ Version control, baselines, change control  
âœ… **Tool Qualification** â†’ DO-330 for synthesis, simulation, formal tools

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“– **INTRODUCTION**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

DO-254 Background
~~~~~~~~~~~~~~~~~

**Full Title:**  
*Design Assurance Guidance for Airborne Electronic Hardware*

**Published by:**
- **RTCA** (Radio Technical Commission for Aeronautics) â€” US
- **EUROCAE** (European Organisation for Civil Aviation Equipment) â€” Europe  
  â†’ ED-80 is the European equivalent

**Current Version:**  
DO-254 (2000), with clarifications via FAQ documents

**Scope:**
- **Complex electronic hardware** in airborne systems
- Covers: **FPGAs, ASICs, PLDs, CPLDs, complex MCUs**
- Does NOT cover: simple discrete components, standard ICs

**Why DO-254?**
Hardware failures can be catastrophic:
- **Pentium FDIV bug** (1994): arithmetic errors in flight computers
- **Intel chipset bugs**: random memory corruption in avionics
- **FPGA single-event upsets (SEU)**: radiation-induced bit flips at altitude

**Relationship to DO-178C:**
```
DO-178C (Software) + DO-254 (Hardware) = Complete System Assurance
         â†“                    â†“
    Flight Software    FPGA/ASIC Logic
         â†“                    â†“
     Runs on â†’ Complex Hardware Platform
```

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ¯ **DESIGN ASSURANCE LEVELS (DAL)**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

DAL Classification
~~~~~~~~~~~~~~~~~~

**Failure Condition Category â†’ DAL Assignment:**

```
Failure Analysis (via ARP4761)
      â†“
Categorize Failure Effect
      â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Catastrophic â†’ DAL A (Highest Rigor)   â”‚
â”‚ Hazardous    â†’ DAL B                    â”‚
â”‚ Major        â†’ DAL C                    â”‚
â”‚ Minor        â†’ DAL D                    â”‚
â”‚ No Effect    â†’ DAL E (Minimal Rigor)   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**DAL A â€” Catastrophic:**

**Definition:**  
Failure prevents continued safe flight and landing

**Examples:**
- Primary flight control FPGA (fly-by-wire)
- FADEC (Full Authority Digital Engine Control) ASIC
- Autopilot processor for single-pilot operations

**Key Requirements:**
- âœ… **Advanced verification**: formal methods, exhaustive testing
- âœ… **Full traceability**: requirements â†’ design â†’ tests
- âœ… **Tool qualification**: TQL-1 for critical tools (DO-330)
- âœ… **Independent verification**: IV&V by separate team
- âœ… **Configuration management**: strict change control

**DAL B â€” Hazardous:**

**Definition:**  
Failure causes serious injuries or large reduction in safety margins

**Examples:**
- Terrain awareness FPGA (TAWS/GPWS)
- Stall warning system ASIC
- Fire detection PLD

**Key Requirements:**
- âœ… Extensive verification (not necessarily formal)
- âœ… Full traceability
- âœ… Tool qualification (TQL-2)
- âœ… Configuration management

**DAL C â€” Major:**

**Definition:**  
Failure causes significant discomfort or workload increase

**Examples:**
- Navigation radio FPGA
- Weather radar signal processor
- Multifunction display controller

**Key Requirements:**
- âœ… Verification per plan
- âœ… Traceability for key items
- âœ… Selective tool assessment

**DAL D â€” Minor:**

**Definition:**  
Failure causes slight inconvenience

**Examples:**
- Cabin lighting controller
- Entertainment system FPGA

**Key Requirements:**
- âœ… Basic verification
- âœ… Design standards compliance

**DAL E â€” No Safety Effect:**

**Definition:**  
Failure has no effect on safety

**Examples:**
- Passenger entertainment
- Non-essential displays

**Key Requirements:**
- âœ… Standard engineering practices

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ—ï¸ **DO-254 LIFECYCLE PROCESSES**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Process Overview
~~~~~~~~~~~~~~~~

**DO-254 Lifecycle (Hardware Development Phases):**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. Planning Process                                             â”‚
â”‚    â†’ Plan for Hardware Aspects of Certification (PHAC)        â”‚
â”‚    â†’ Hardware Verification Plan (HVP)                          â”‚
â”‚    â†’ Hardware Configuration Management Plan (HCMP)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 2. Requirements Capture                                         â”‚
â”‚    â†’ Hardware Requirements Specification (HRS)                 â”‚
â”‚    â†’ Derived requirements identification                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 3. Conceptual Design                                           â”‚
â”‚    â†’ Top-level architecture                                    â”‚
â”‚    â†’ Hardware/software interface definition                    â”‚
â”‚    â†’ Technology selection (FPGA vs ASIC)                       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 4. Detailed Design                                             â”‚
â”‚    â†’ HDL coding (VHDL/Verilog/SystemVerilog)                  â”‚
â”‚    â†’ Schematic capture (for board-level)                       â”‚
â”‚    â†’ Design Description Document (DDD)                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 5. Implementation (Synthesis, Place & Route)                   â”‚
â”‚    â†’ Synthesis to netlist                                      â”‚
â”‚    â†’ Place & route for FPGA/ASIC                              â”‚
â”‚    â†’ Timing analysis                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 6. Verification (at all levels)                                â”‚
â”‚    â†’ Requirements-based testing                                â”‚
â”‚    â†’ Hardware/software integration testing                     â”‚
â”‚    â†’ Coverage analysis (MC/DC for DAL A/B HDL)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 7. Configuration Management (throughout)                       â”‚
â”‚    â†’ Version control, baselines, change control                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 8. Process Assurance (throughout)                              â”‚
â”‚    â†’ Audits, reviews, independent assessments                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 9. Certification Liaison                                       â”‚
â”‚    â†’ Submit documentation to certification authority           â”‚
â”‚    â†’ Hardware Accomplishment Summary (HAS)                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“‹ **KEY ARTIFACTS & DOCUMENTS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Planning Documents
~~~~~~~~~~~~~~~~~~

**1. Plan for Hardware Aspects of Certification (PHAC)**

**Purpose:**  
Master plan defining how hardware will meet DO-254 requirements

**Contents:**
- Scope of hardware covered
- DAL assignment rationale
- Compliance matrix (Table A-1 objectives)
- Tool qualification strategy
- Organization roles & responsibilities
- Certification milestones

**Example Structure:**

```
PHAC (Flight Control FPGA â€” DAL A)
â”œâ”€â”€ 1. Introduction & Scope
â”‚   â””â”€â”€ FPGA: Xilinx Virtex-7, dual-core lockstep
â”œâ”€â”€ 2. Hardware Overview
â”‚   â””â”€â”€ Top-level block diagram
â”œâ”€â”€ 3. Certification Basis
â”‚   â””â”€â”€ 14 CFR Part 25, DO-254, ARP4754A
â”œâ”€â”€ 4. DO-254 Compliance Matrix
â”‚   â””â”€â”€ All Table A-1 objectives for DAL A
â”œâ”€â”€ 5. Tool Qualification Plan
â”‚   â””â”€â”€ Vivado (TQL-1), ModelSim (TQL-2)
â”œâ”€â”€ 6. Lifecycle Processes
â”‚   â””â”€â”€ Requirements â†’ Design â†’ V&V â†’ CM
â””â”€â”€ 7. Roles & Responsibilities
    â””â”€â”€ Design Lead, V&V Lead, Configuration Manager
```

**2. Hardware Verification Plan (HVP)**

**Purpose:**  
Defines verification strategy, methods, coverage goals

**Contents:**
- Verification methods (simulation, formal, hardware test)
- Test coverage objectives (MC/DC for DAL A/B HDL)
- Independence requirements (IV&V for DAL A/B)
- Pass/fail criteria
- Traceability approach

**3. Hardware Configuration Management Plan (HCMP)**

**Purpose:**  
Version control, baselines, change control procedures

**Contents:**
- CM tools (Git, Subversion, etc.)
- Baseline definition & approval
- Change request process
- Problem reporting
- Release procedures

Design Documents
~~~~~~~~~~~~~~~~

**4. Hardware Requirements Specification (HRS)**

**Purpose:**  
Formal statement of what the hardware must do

**Contents:**
- Functional requirements
- Performance requirements (timing, throughput)
- Interface requirements (I/O, protocols)
- Environmental requirements (temperature, vibration, EMI)
- Safety requirements
- Derived requirements (from design decomposition)

**Example Requirement (DAL A FPGA):**

```
REQ-FC-101: The flight control FPGA shall process sensor inputs 
            at a rate of â‰¥ 200 Hz with jitter < 1 ms.
            
Rationale:   Control loop stability requires 200 Hz minimum rate.
Traceability: System Req SYS-FC-010
Verification: Timing analysis + hardware test (Test-FC-101)
DAL:          A
```

**5. Design Description Document (DDD)**

**Purpose:**  
Detailed hardware design, HDL architecture, rationale

**Contents:**
- Block diagrams & data flow
- HDL module descriptions
- State machine diagrams
- Interface specifications
- Safety mechanisms (ECC, watchdogs, voting)
- Timing budgets
- Resource utilization (LUTs, BRAMs, DSPs)

**Example (FPGA Module):**

```vhdl
-- Module: sensor_input_filter.vhd
-- Purpose: Median filter for redundant sensor inputs (DAL A)
-- Safety: 3-channel input, 2oo3 voting, single-fault tolerance

entity sensor_input_filter is
  port (
    clk         : in  std_logic;
    rst_n       : in  std_logic;
    sensor_a    : in  signed(15 downto 0);  -- Channel A
    sensor_b    : in  signed(15 downto 0);  -- Channel B
    sensor_c    : in  signed(15 downto 0);  -- Channel C
    output      : out signed(15 downto 0);  -- Median output
    fault_flag  : out std_logic             -- Disagreement flag
  );
end entity;
```

Verification Documents
~~~~~~~~~~~~~~~~~~~~~~

**6. Hardware Verification Results (HVR)**

**Purpose:**  
Evidence that verification activities were completed successfully

**Contents:**
- Test case results (pass/fail)
- Coverage analysis reports (MC/DC, branch, toggle)
- Formal verification results
- Hardware test reports
- Traceability matrices (Requirements â†’ Tests)

**7. Hardware Accomplishment Summary (HAS)**

**Purpose:**  
Final compliance report submitted to certification authority

**Contents:**
- Hardware overview
- Compliance statement for all DO-254 objectives
- List of all deliverable documents
- Summary of verification results
- Open problem reports (with disposition)
- Tool qualification summary
- Configuration index (baselines, part numbers)

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ”¬ **VERIFICATION TECHNIQUES**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Requirements-Based Testing
~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Purpose:**  
Verify that each hardware requirement is correctly implemented

**Approach:**

1. **Test Case Development:**
   - One or more test cases per requirement
   - Cover normal, boundary, and abnormal conditions

2. **Traceability:**
   ```
   Requirement REQ-FC-101
       â†“
   Test Case TC-FC-101-01 (nominal rate)
   Test Case TC-FC-101-02 (maximum rate)
   Test Case TC-FC-101-03 (jitter stress test)
       â†“
   Test Results (Pass/Fail)
   ```

3. **Verification Environment:**
   - **Simulation:** HDL testbench (ModelSim, Questa, VCS)
   - **Formal verification:** Model checking, equivalence checking
   - **Hardware test:** FPGA prototype, HIL (Hardware-In-Loop)

**Example Test Case:**

```python
# Test Case: TC-FC-101-01
# Requirement: REQ-FC-101 (200 Hz processing rate)
# Method: HDL simulation with clock monitoring

def test_sensor_processing_rate():
    """Verify sensor processing meets 200 Hz minimum"""
    
    # Setup
    tb = SensorTestbench()
    tb.reset()
    
    # Stimulus
    for i in range(1000):
        tb.apply_sensor_inputs(nominal_values)
        tb.wait_ns(5000)  # 5 us = 200 kHz theoretical max
    
    # Check
    measured_rate = tb.get_processing_rate()
    assert measured_rate >= 200.0, f"Rate {measured_rate} Hz < 200 Hz"
    
    # Jitter check
    max_jitter = tb.get_max_jitter_ms()
    assert max_jitter < 1.0, f"Jitter {max_jitter} ms > 1 ms"
    
    # Traceability
    tb.log_result("TC-FC-101-01", "PASS", req_id="REQ-FC-101")
```

Structural Coverage Analysis
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Purpose:**  
Ensure verification exercises hardware design thoroughly

**Coverage Metrics (by DAL):**

| DAL | Coverage Required |
|:---:|:------------------|
| **A** | MC/DC (Modified Condition/Decision) for HDL |
| **B** | MC/DC for HDL |
| **C** | Decision coverage |
| **D** | Statement coverage |
| **E** | Varies (not strictly defined) |

**MC/DC (Modified Condition/Decision Coverage):**

**Definition:**  
Every condition in a decision independently affects the decision outcome

**Example (VHDL):**

```vhdl
-- Decision: Enable motor if sensors agree AND safety OK
motor_enable <= (sensor_a = sensor_b) AND safety_ok;
```

**MC/DC Test Cases:**

| Test | sensor_a = sensor_b | safety_ok | motor_enable | MC/DC Coverage |
|:----:|:-------------------:|:---------:|:------------:|:---------------|
| 1    | FALSE               | TRUE      | FALSE        | Covers sensor condition |
| 2    | TRUE                | TRUE      | TRUE         | (reference TRUE) |
| 3    | TRUE                | FALSE     | FALSE        | Covers safety condition |

**Coverage Tools:**
- **Mentor Questa:** MC/DC analysis for VHDL/Verilog/SystemVerilog
- **Synopsys VCS:** Code coverage with MC/DC
- **Aldec Riviera-PRO:** HDL coverage metrics
- **Custom scripts:** Parse simulation logs for coverage

Formal Verification
~~~~~~~~~~~~~~~~~~~

**Purpose:**  
Mathematical proof of correctness (exhaustive, no missed corner cases)

**Techniques:**

**1. Model Checking:**
Exhaustively checks all possible states

**Example (Property Specification):**

```systemverilog
// SystemVerilog Assertion (SVA)
// Property: Watchdog must timeout within 100 cycles if not refreshed

property watchdog_timeout;
  @(posedge clk)
  (!watchdog_refresh) |-> ##[1:100] watchdog_expired;
endproperty

assert property (watchdog_timeout)
  else $error("Watchdog did not timeout!");
```

**Tools:**
- **Cadence JasperGold:** Formal property verification
- **Synopsys VC Formal:** Formal verification for RTL
- **OneSpin 360:** Formal sign-off platform

**2. Equivalence Checking:**
Prove RTL â†” Netlist equivalence after synthesis

**Purpose:**  
Ensure synthesis tools didn't introduce bugs

**Tools:**
- **Cadence Conformal:** Industry-standard equivalence checker
- **Synopsys Formality:** Formal equivalence verification

**Workflow:**

```
RTL (VHDL/Verilog)
      â†“
  Synthesis
      â†“
 Netlist (gate-level)
      â†“
Equivalence Checking âœ…
      â†“
"Proven equivalent" â†’ Proceed to P&R
```

**3. Theorem Proving:**
Interactive proof using mathematical logic (rare in DO-254, more common in research)

Hardware Integration Testing
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Purpose:**  
Verify hardware in actual operating environment (or high-fidelity simulator)

**Test Environments:**

**1. FPGA Prototype:**
- Early hardware validation
- Real-time performance verification
- Interface testing with actual peripherals

**2. HIL (Hardware-In-Loop):**
- Hardware under test connected to simulated environment
- Inject faults, stress conditions, corner cases

**3. Iron Bird / Flight Test:**
- Full aircraft integration
- Real sensors, actuators, flight conditions

**Example HIL Test (Flight Control):**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Flight Dynamics â”‚
â”‚   Simulator     â”‚ â† Models aircraft physics
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚ Sensor data
         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Flight Control â”‚
â”‚      FPGA       â”‚ â† Hardware under test
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚ Actuator commands
         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Actuator Models â”‚ â† Simulated surfaces
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Fault Injection:**
- Sensor failures (stuck, noisy, out-of-range)
- Transient faults (SEU simulation)
- Timing violations
- Worst-case environmental conditions

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ› ï¸ **TOOL QUALIFICATION (DO-330)**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Why Qualify Tools?
~~~~~~~~~~~~~~~~~~

**Problem:**  
Development/verification tools can introduce errors

**Examples of Tool-Induced Errors:**
- **Synthesis bugs:** Optimizer removes safety-critical logic
- **Compiler bugs:** Code generation error (Intel Pentium FDIV)
- **Simulator bugs:** False pass in verification

**DO-330:**  
*Software Tool Qualification Considerations* (companion to DO-178C/DO-254)

Tool Qualification Levels (TQL)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**TQL-1: Highest Rigor (DAL A/B Critical Tools)**

**Criteria:**
- Tool output used directly in airborne system (no verification)
- Failure to detect error would go undetected

**Examples:**
- **Synthesis tools:** Xilinx Vivado, Intel Quartus (if no equivalence checking)
- **Compilers:** GCC, Clang (for embedded software on hardware)

**Qualification Requirements:**
- Tool Operational Requirements (TOR)
- Tool Qualification Plan (TQP)
- Tool verification results
- Tool configuration management

**TQL-2: Medium Rigor (Verification Tools)**

**Criteria:**
- Tool used to verify design
- False negative (missed error) would compromise safety

**Examples:**
- **Simulators:** ModelSim, Questa (for verification)
- **Coverage analyzers:** Code coverage tools

**Qualification Requirements:**
- Similar to TQL-1 but less extensive

**TQL-3: Low Rigor (Non-Critical Tools)**

**Criteria:**
- Tool errors easily detected by other means

**Examples:**
- **Text editors:** (output is human-reviewed code)
- **Requirements management:** (requirements are reviewed)

**Qualification Requirements:**
- Minimal (demonstrated usage)

**TQL-4 & TQL-5: Lower Rigor**
(Less common for hardware tools)

Tool Qualification Example
~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Scenario:**  
Qualifying Xilinx Vivado for DAL A FPGA synthesis

**Approach:**

1. **Define Tool Operational Requirements (TOR):**
   - Input: VHDL RTL, constraints
   - Output: FPGA bitstream
   - Expected behavior: Preserve functional intent of RTL

2. **Develop Tool Qualification Plan:**
   - Test cases exercising synthesis features used
   - Compare RTL simulation vs. hardware behavior
   - Formal equivalence checking (RTL â†” Netlist)

3. **Execute Qualification Tests:**
   ```
   Test Case TQ-001: Arithmetic operators (+, -, *, /)
   Test Case TQ-002: State machines (Mealy, Moore)
   Test Case TQ-003: Clock domain crossing
   Test Case TQ-004: Resource sharing
   ...
   ```

4. **Document Tool Qualification Data (TQD):**
   - All test results
   - Known limitations (workarounds)
   - Configuration baseline (version, patches)

5. **Maintain Tool Configuration:**
   - Version control for tool binaries
   - Change control for tool updates

**Alternative: Use Pre-Qualified Tools**
- Some vendors offer DO-254-qualified tool kits
- Reduces qualification burden (but still requires assessment)

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“Š **CONFIGURATION MANAGEMENT**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Purpose
~~~~~~~

**CM Ensures:**
- All design artifacts under version control
- Baselines established & approved
- Changes controlled & traceable
- Reproducibility (rebuild identical hardware)

CM Activities
~~~~~~~~~~~~~

**1. Configuration Identification:**
Define what is under CM

**Items Under CM:**
```
- HDL source files (VHDL, Verilog, SystemVerilog)
- Constraint files (SDC, UCF, XDC)
- Testbenches & test scripts
- Requirements documents (HRS)
- Design documents (DDD)
- Verification plans & results (HVP, HVR)
- Tool configurations (synthesis settings, simulation scripts)
- FPGA/ASIC netlists & bitstreams
- Hardware schematics (for board-level design)
```

**2. Baselines:**
Approved snapshots of configuration items

**Baseline Types:**

| Baseline | When Established | Contents |
|:---------|:-----------------|:---------|
| **Requirements Baseline** | After HRS approval | Approved HRS |
| **Design Baseline** | After design review | RTL, DDD, constraints |
| **Verification Baseline** | After V&V complete | Test cases, results, HVR |
| **Production Baseline** | Before delivery | Final bitstream, documentation |

**3. Change Control:**
Formal process for modifying baselines

**Change Request Workflow:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Problem Report â”‚ (Bug found in design)
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Change Request â”‚ (Proposed fix)
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Impact Analysisâ”‚ (Safety, schedule, cost)
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CCB Approval   â”‚ (Configuration Control Board)
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Implement Fix  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Regression Testâ”‚ (Verify fix, no new bugs)
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Update Baselineâ”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**4. Configuration Status Accounting:**
Track status of all CM items

**Example CM Database:**

| Item ID | Version | Baseline | Status | Change Requests |
|:--------|:--------|:---------|:-------|:----------------|
| sensor_filter.vhd | 2.3 | Verification | Released | CR-045 (closed) |
| watchdog.vhd | 1.8 | Design | Under review | CR-052 (open) |
| fc_top.vhd | 3.1 | Production | Released | None |

**5. Configuration Audits:**
Verify CM processes followed correctly

**Audit Types:**
- **Functional Configuration Audit (FCA):** Verify hardware meets requirements
- **Physical Configuration Audit (PCA):** Verify documentation matches as-built hardware

CM Tools
~~~~~~~~

**Version Control Systems:**
- **Git:** Distributed VCS (industry standard)
- **Subversion (SVN):** Centralized VCS
- **Perforce:** High-performance VCS for large binary files

**Requirements Management:**
- **IBM DOORS:** Traceability, baseline management
- **Jama Connect:** Cloud-based requirements management

**Issue Tracking:**
- **Jira:** Agile project management, bug tracking
- **Bugzilla:** Open-source bug tracker

**Example Git Workflow:**

```bash
# Baseline: Release 1.0
git tag -a baseline-1.0 -m "Production baseline for hardware v1.0"

# Feature branch for new design
git checkout -b feature/add-redundant-channel

# Implement changes
# ... edit HDL files ...

# Commit with traceability
git commit -m "Add redundant sensor channel per REQ-FC-205, CR-052"

# Merge after approval
git checkout main
git merge feature/add-redundant-channel

# Tag new baseline
git tag -a baseline-1.1 -m "Verification baseline with redundancy"
```

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

âš ï¸ **COMMON CHALLENGES & SOLUTIONS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Challenge 1: Tool Qualification Cost
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Problem:**  
Qualifying every tool is expensive and time-consuming

**Solutions:**

âœ… **Use pre-qualified tools:** Vendor-supplied DO-254 kits  
âœ… **Add verification steps:** Equivalence checking eliminates need for TQL-1 synthesis qualification  
âœ… **Limit tool features:** Only qualify features actually used  
âœ… **Leverage industry qualifications:** Reuse qualification data from prior projects

Challenge 2: Achieving MC/DC Coverage
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Problem:**  
100% MC/DC coverage difficult for complex HDL (especially DAL A)

**Solutions:**

âœ… **Design for testability:** Avoid overly complex conditional logic  
âœ… **Use formal verification:** Complement simulation with property checking  
âœ… **Waive unreachable code:** Document why certain conditions cannot occur  
âœ… **Refactor complex logic:** Break into simpler, testable modules

Challenge 3: Derived Requirements
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Problem:**  
Design decomposition creates new requirements not in system spec

**Solutions:**

âœ… **Explicit derivation:** Document rationale for derived requirements  
âœ… **Traceability:** Link derived req to parent system requirement  
âœ… **Review process:** Ensure derived requirements are safety-justified

Challenge 4: FPGA Configuration Management
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Problem:**  
FPGA bitstreams are binary, hard to diff/merge

**Solutions:**

âœ… **Version control source, not bitstream:** Store HDL, not compiled output  
âœ… **Reproducible builds:** Document tool versions, scripts, settings  
âœ… **Checksums:** SHA-256 hash of bitstream for verification  
âœ… **Dual baselines:** HDL source (primary), bitstream (secondary)

Challenge 5: Integrating DO-254 with Agile
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Problem:**  
Traditional DO-254 is waterfall-oriented; Agile is iterative

**Solutions:**

âœ… **Incremental baselines:** Establish baselines per sprint  
âœ… **Continuous verification:** Automate regression tests (CI/CD)  
âœ… **Traceability automation:** Tools like Jama, Polarion link stories â†’ requirements â†’ tests  
âœ… **Independent audits:** Schedule reviews at sprint boundaries

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“š **EXAMPLE: DAL A FLIGHT CONTROL FPGA**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Project Overview
~~~~~~~~~~~~~~~~

**System:**  
Primary flight control computer for commercial airliner

**Hardware:**
- **FPGA:** Xilinx Virtex-7 (dual-core lockstep for fault tolerance)
- **DAL:** A (catastrophic failure)
- **Functions:** Sensor fusion, control law execution, actuator commands

**Safety Requirements:**
- Single-fault tolerant (1oo2D architecture)
- Fail-operational (continue flying after single fault)
- MTBF > 10â¹ flight hours

Requirements Capture (HRS)
~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Example Requirements:**

```
REQ-FC-001: The FPGA shall accept inputs from 3 redundant IMUs 
            (Inertial Measurement Units) via ARINC 429.

REQ-FC-002: The FPGA shall perform 2oo3 voting on IMU inputs to 
            detect and isolate faulty sensors.

REQ-FC-003: The FPGA shall execute pitch/roll/yaw control laws at 
            â‰¥ 200 Hz with < 1 ms jitter.

REQ-FC-004: The FPGA shall detect loss of input data within 50 ms 
            and assert a fault flag.

REQ-FC-005: The FPGA shall provide fault coverage (DC) â‰¥ 99% for 
            single-point faults (per DO-254 DAL A).
```

Design (HDL Architecture)
~~~~~~~~~~~~~~~~~~~~~~~~~

**Top-Level Block Diagram:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Flight Control FPGA                          â”‚
â”‚                                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ ARINC 429 RX â”‚â”€â”€â”€â–¶â”‚ Sensor Voter â”‚â”€â”€â”€â–¶â”‚ Control Laws â”‚  â”‚
â”‚  â”‚  (3 channels)â”‚    â”‚   (2oo3)     â”‚    â”‚  (PID loops) â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                    â”‚         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚         â”‚
â”‚  â”‚   Watchdog   â”‚    â”‚ Fault Logic  â”‚           â”‚         â”‚
â”‚  â”‚    Timer     â”‚â”€â”€â”€â–¶â”‚  & Reporting â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                      â”‚
â”‚                              â”‚                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚
â”‚  â”‚ ARINC 429 TX â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â–¶â”‚  Diagnostics â”‚         â”‚
â”‚  â”‚  (actuators) â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Key VHDL Modules:**

1. **arinc429_rx.vhd:** Receive ARINC 429 data from sensors
2. **sensor_voter.vhd:** 2oo3 median voting for fault tolerance
3. **control_laws.vhd:** PID control algorithms
4. **watchdog.vhd:** Independent timer for health monitoring
5. **fault_manager.vhd:** Detect, isolate, report faults
6. **arinc429_tx.vhd:** Transmit commands to actuators

Verification Strategy
~~~~~~~~~~~~~~~~~~~~~

**1. Requirements-Based Testing:**

| Requirement | Test Case | Method | Pass/Fail |
|:------------|:----------|:-------|:----------|
| REQ-FC-001 | TC-FC-001-01 | HDL simulation | PASS |
| REQ-FC-002 | TC-FC-002-01 | Fault injection sim | PASS |
| REQ-FC-003 | TC-FC-003-01 | Timing analysis | PASS |
| REQ-FC-004 | TC-FC-004-01 | Timeout simulation | PASS |
| REQ-FC-005 | TC-FC-005-01 | FMEDA + coverage | PASS |

**2. Structural Coverage:**

```
Module: sensor_voter.vhd
- Statement coverage: 100%
- Branch coverage:    100%
- MC/DC coverage:     100% âœ… (DAL A requirement met)
```

**3. Formal Verification:**

```systemverilog
// Property: Watchdog must expire if not refreshed
assert property (@(posedge clk)
  !watchdog_refresh |-> ##[1:100] watchdog_expired
);

// Result: PROVEN âœ…
```

**4. Hardware-In-Loop Testing:**

```
HIL Setup:
- FPGA prototype on evaluation board
- Simulated IMU inputs (fault injection)
- Simulated actuators (monitor commands)

Test Results:
- Sensor fault detection: < 50 ms âœ…
- Control loop timing: 200 Hz, 0.8 ms jitter âœ…
- Single-fault tolerance: Verified âœ…
```

Tool Qualification
~~~~~~~~~~~~~~~~~~

**Tools Requiring Qualification:**

| Tool | Purpose | TQL | Qualification Approach |
|:-----|:--------|:----|:-----------------------|
| Xilinx Vivado | Synthesis | TQL-1 | Equivalence checking (Conformal) |
| Mentor Questa | Simulation | TQL-2 | Test suite validation |
| Cadence Conformal | Equivalence | TQL-2 | Proven mathematical algorithms |

**Result:**  
All tools qualified, documented in Tool Qualification Data (TQD)

Configuration Management
~~~~~~~~~~~~~~~~~~~~~~~~

**Baselines Established:**

1. **Requirements Baseline:** HRS v2.1 (approved 2025-03-15)
2. **Design Baseline:** HDL v1.5, DDD v1.3 (approved 2025-06-20)
3. **Verification Baseline:** HVR v1.2 (approved 2025-09-10)
4. **Production Baseline:** Bitstream v1.0, HAS v1.0 (certified 2025-11-01)

**Change Control:**
- 12 change requests processed
- All changes reviewed by Configuration Control Board (CCB)
- Regression testing performed for each change

Certification Outcome
~~~~~~~~~~~~~~~~~~~~~

**Hardware Accomplishment Summary (HAS) Submitted:**

âœ… All DO-254 Table A-1 objectives met (DAL A)  
âœ… Full traceability: Requirements â†” Design â†” Tests  
âœ… MC/DC coverage: 100% for safety-critical HDL  
âœ… Tool qualification: Complete for TQL-1/TQL-2 tools  
âœ… Configuration management: All baselines approved  
âœ… Independent review: IV&V completed by external team

**Result:**  
âœˆï¸ **FAA certification granted** for flight control FPGA

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“ **EXAM QUESTIONS & ANSWERS**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Question 1: What is DO-254?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

DO-254 is *Design Assurance Guidance for Airborne Electronic Hardware*, published by RTCA (US) and EUROCAE (Europe, as ED-80). It provides guidance for developing and certifying **complex electronic hardware** (FPGAs, ASICs, PLDs) in airborne systems to ensure they meet safety and reliability requirements appropriate to their Design Assurance Level (DAL A-E).

Question 2: What is the difference between Simple and Complex hardware?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

- **Simple hardware:** Behavior can be fully verified by inspection, test, or analysis (e.g., resistors, discrete logic gates, standard ICs like 7400 series).
- **Complex hardware:** Contains programmable logic or complex state machines that cannot be exhaustively tested (e.g., FPGAs, ASICs, CPLDs, microprocessors).

**Implication:**  
Only complex hardware requires DO-254 compliance.

Question 3: What are the five DAL levels?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

| DAL | Failure Effect | Rigor |
|:---:|:---------------|:------|
| **A** | Catastrophic (death, loss of aircraft) | Highest |
| **B** | Hazardous (serious injuries, large safety margin reduction) | Very High |
| **C** | Major (discomfort, significant workload increase) | High |
| **D** | Minor (slight inconvenience) | Moderate |
| **E** | No safety effect | Minimal |

**Assignment:**  
Determined via system safety assessment (ARP4761, FHA, PSSA, SSA).

Question 4: What is MC/DC and why is it required for DAL A/B?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

**MC/DC (Modified Condition/Decision Coverage):**  
A structural coverage metric where every condition in a decision independently affects the decision outcome.

**Example:**
```vhdl
enable <= (sensor_ok AND safety_ok);
```

**MC/DC requires:**
- Test where sensor_ok changes outcome (holding safety_ok constant)
- Test where safety_ok changes outcome (holding sensor_ok constant)

**Why required for DAL A/B:**  
Ensures thorough verification of complex conditional logic, minimizing risk of undetected errors in safety-critical code.

Question 5: What is the purpose of tool qualification?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

**Purpose:**  
Ensure development/verification tools do not introduce errors that compromise safety.

**Tool Qualification Levels (TQL):**
- **TQL-1:** Tool whose output is directly used in airborne system (e.g., synthesis)
- **TQL-2:** Tool used for verification (e.g., simulator, coverage analyzer)
- **TQL-3:** Tool whose errors are easily detected (e.g., text editor)

**Process:**  
Develop Tool Operational Requirements (TOR), execute qualification tests, document results in Tool Qualification Data (TQD).

**Reference:**  
DO-330 (*Software Tool Qualification Considerations*)

Question 6: What is the Hardware Accomplishment Summary (HAS)?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

The **HAS** is the final compliance report submitted to the certification authority (FAA, EASA) demonstrating that the hardware meets all DO-254 objectives for its assigned DAL.

**Contents:**
- Hardware overview & DAL assignment
- Compliance statement for all Table A-1 objectives
- List of all deliverable documents (HRS, DDD, HVP, HVR, etc.)
- Summary of verification results
- Tool qualification summary
- Configuration index (baselines, part numbers)
- Open problem reports (with justifications/dispositions)

**Outcome:**  
Certification authority reviews HAS â†’ grants approval if compliant

Question 7: What is equivalence checking and why is it important?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

**Equivalence checking:**  
Formal verification proving that two representations of a design (e.g., RTL vs. gate-level netlist) are functionally identical.

**Importance for DO-254:**
1. **Tool qualification savings:** If equivalence checking is used, synthesis tool can be TQL-2 instead of TQL-1 (less qualification burden).
2. **Bug detection:** Catches synthesis/optimization errors that could violate safety requirements.
3. **Confidence:** Mathematical proof (not sampling-based like testing).

**Tools:**
- Cadence Conformal
- Synopsys Formality

**Typical Workflow:**
```
RTL â†’ Synthesis â†’ Netlist â†’ Equivalence Check â†’ Proven equivalent âœ…
```

Question 8: What are derived requirements?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

**Derived requirements:**  
New requirements introduced during design decomposition that were not explicitly stated in higher-level system requirements.

**Example:**
- **System requirement:** "Flight control computer shall be single-fault tolerant"
- **Derived HW requirement:** "FPGA shall implement dual-core lockstep with comparator"

**DO-254 Requirements:**
- Derived requirements must be **documented** (in HRS)
- **Traceable** to parent system requirement or design rationale
- **Reviewed & approved** (same rigor as original requirements)
- **Verified** (test cases for derived requirements)

Question 9: What is the difference between verification and validation?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

- **Verification:** "Are we building it right?" â€” Ensure implementation matches requirements.
- **Validation:** "Are we building the right thing?" â€” Ensure requirements meet actual needs.

**DO-254 Context:**

**Verification:**
- Requirements-based testing
- Structural coverage analysis (MC/DC)
- Formal verification
- Result: Hardware complies with HRS âœ…

**Validation:**
- Hardware/software integration testing
- HIL (Hardware-In-Loop) testing
- Flight test
- Result: Hardware performs correctly in real operational environment âœ…

Question 10: What is a Configuration Control Board (CCB)?
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

**Answer:**

The **CCB** is the governing body responsible for approving changes to baselined configuration items in DO-254 projects.

**Responsibilities:**
- Review change requests (CRs)
- Assess impact on safety, schedule, cost
- Approve or reject changes
- Ensure traceability & regression testing

**Membership:**
- Hardware design lead
- Verification lead
- Configuration manager
- System safety engineer
- Program manager
- (Optional) Customer/certification representative

**Process:**
```
Change Request â†’ Impact Analysis â†’ CCB Review â†’ Approval/Rejection â†’ Implementation (if approved) â†’ Baseline Update
```

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“‹ **COMPLETION CHECKLIST**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Planning Phase:**
- [ ] PHAC (Plan for Hardware Aspects of Certification) written & approved
- [ ] HVP (Hardware Verification Plan) written & approved
- [ ] HCMP (Hardware Configuration Management Plan) written & approved
- [ ] Tool Qualification Plans written for TQL-1/TQL-2 tools

**Requirements Phase:**
- [ ] HRS (Hardware Requirements Specification) written & baselined
- [ ] Requirements traceability matrix created (System Req â†’ HW Req)
- [ ] Derived requirements identified & documented
- [ ] Requirements review completed

**Design Phase:**
- [ ] Conceptual design (top-level architecture) completed
- [ ] Detailed design (HDL coding) completed
- [ ] DDD (Design Description Document) written
- [ ] Design traceability matrix created (HW Req â†’ Design Elements)
- [ ] Design review completed

**Implementation Phase:**
- [ ] HDL synthesis completed (RTL â†’ netlist)
- [ ] Place & route completed (for FPGA/ASIC)
- [ ] Timing analysis passed (setup/hold, clock domain crossing)
- [ ] Resource utilization within budget (LUTs, BRAMs, DSPs)
- [ ] Equivalence checking passed (RTL â†” netlist)

**Verification Phase:**
- [ ] Requirements-based test cases written & executed
- [ ] Structural coverage analysis completed (MC/DC for DAL A/B)
- [ ] Formal verification completed (properties proven)
- [ ] Hardware integration testing completed (HIL, prototype)
- [ ] Verification traceability matrix created (HW Req â†’ Test Cases)
- [ ] HVR (Hardware Verification Results) documented

**Configuration Management:**
- [ ] All design artifacts under version control
- [ ] Baselines established & approved (Requirements, Design, Verification, Production)
- [ ] Change control process followed (all CRs reviewed by CCB)
- [ ] Configuration audits completed (FCA, PCA)

**Tool Qualification:**
- [ ] Tool qualification completed for TQL-1 tools (synthesis)
- [ ] Tool qualification completed for TQL-2 tools (simulation, coverage)
- [ ] Tool Qualification Data (TQD) documented
- [ ] Tool configuration management in place

**Certification:**
- [ ] HAS (Hardware Accomplishment Summary) written
- [ ] Compliance matrix completed (all Table A-1 objectives)
- [ ] All deliverable documents prepared (HRS, DDD, HVP, HVR, etc.)
- [ ] Independent review completed (IV&V for DAL A/B)
- [ ] Certification authority review & approval

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

ğŸ“š **FURTHER READING & REFERENCES**
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

**Primary Standards:**
- **RTCA DO-254:** *Design Assurance Guidance for Airborne Electronic Hardware* (2000)
- **RTCA DO-330:** *Software Tool Qualification Considerations* (2011)
- **RTCA DO-178C:** *Software Considerations in Airborne Systems and Equipment Certification* (2011)
- **SAE ARP4754A:** *Guidelines for Development of Civil Aircraft and Systems* (2010)
- **SAE ARP4761:** *Guidelines and Methods for Conducting the Safety Assessment Process* (1996)

**Regulatory Documents:**
- **14 CFR Part 25:** Airworthiness standards for transport category airplanes
- **AC 20-152:** *RTCA Document DO-254, Design Assurance Guidance for Airborne Electronic Hardware* (FAA Advisory Circular)
- **EASA AMC 20-152:** Equivalent guidance from EASA (Europe)

**Books:**
- *DO-254: Hardware Certification for Avionics* by Vance Hilderman & Tony Baghi
- *Avionics Certification: A Complete Guide to DO-178 and DO-254* by Vance Hilderman

**Training:**
- **AFuzion:** DO-254 training courses
- **Rapita Systems:** Verification & tool qualification workshops
- **SAE G-12 Committee:** Standards working group (participate in updates)

**Tools:**
- **Xilinx Vivado:** FPGA design suite
- **Intel Quartus:** FPGA/ASIC design
- **Mentor Questa:** HDL simulation & coverage
- **Cadence Conformal:** Equivalence checking
- **Cadence JasperGold:** Formal verification
- **IBM DOORS:** Requirements management
- **Git:** Version control

â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

**Last updated:** January 14, 2026  
**Version:** 1.0 â€” Comprehensive DO-254 reference  
**Audience:** Hardware engineers, verification engineers, certification specialists, aerospace systems architects
