FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef __DRV_CLK_MTK_MUX_H
#define __DRV_CLK_MTK_MUX_H

#include <linux/clk-provider.h>

struct mtk_clk_mux {
	struct clk_hw hw;
	struct regmap *regmap;
	const struct mtk_mux *data;
	spinlock_t *lock;
	bool reparent;
};
/* bench 15288.1.0 4a5c82146a87 */
/* bench 15288.1.1 191efdf6e43f */
/* bench 15288.1.2 8ac24fe5cdd4 */
/* bench 15288.1.3 e33ed6b48d6a */
/* bench 15288.1.4 e8a8bdb23e81 */

struct mtk_mux {
	int id;
	const char *name;
	const char * const *parent_names;
	unsigned int flags;

	u32 mux_ofs;
	u32 set_ofs;
	u32 clr_ofs;
	u32 upd_ofs;

	u8 mux_shift;
	u8 mux_width;
	u8 gate_shift;
	s8 upd_shift;

	signed char num_parents;
};

#define GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs,		\
			_mux_set_ofs, _mux_clr_ofs, _shift, _width,	\
			_gate, _upd_ofs, _upd, _flags) {		\
		.id = _id,						\
/* bench 6722.1.0 9b7760476df8 */
/* bench 6722.1.1 b66b09c0c101 */
/* bench 6722.1.2 12ab9cf1441c */
/* bench 6722.1.3 a5a9760631fe */
/* bench 6722.1.4 d636bd52d827 */
/* bench 6722.1.5 e4f2f319d7e7 */
/* bench 6722.1.6 1660709ad8d3 */
/* bench 6722.1.7 9b64e0da14b8 */
/* bench 6722.1.8 1e33eaf95118 */
/* bench 6722.1.9 9aff389b6295 */
/* bench 6722.1.10 9a391e3e5729 */
		.clr_ofs = _mux_clr_ofs,				\
		.upd_ofs = _upd_ofs,					\
		.mux_shift = _shift,					\
		.mux_width = _width,					\
		.gate_shift = _gate,					\
		.upd_shift = _upd,					\
		.parent_names = _parents,				\
		.num_parents = ARRAY_SIZE(_parents),			\
		.flags = _flags,					\
	}

#define MUX_GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs,	\
			_mux_set_ofs, _mux_clr_ofs, _shift, _width,	\
			_gate, _upd_ofs, _upd, _flags)			\
		GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents, _mux_ofs,	\
			_mux_set_ofs, _mux_clr_ofs, _shift, _width,	\
			_gate, _upd_ofs, _upd, _flags)			\

/* bench 18543.2.0 50c89cf3b2ed */
			_mux_set_ofs, _mux_clr_ofs, _shift, _width,	\
			_gate, _upd_ofs, _upd)				\
		MUX_GATE_CLR_SET_UPD_FLAGS(_id, _name, _parents,	\
			_mux_ofs, _mux_set_ofs, _mux_clr_ofs, _shift,	\
			_width, _gate, _upd_ofs, _upd,			\
			CLK_SET_RATE_PARENT)

int mtk_clk_register_muxes(const struct mtk_mux *muxes,
			   int num, struct device_node *node,
			   spinlock_t *lock,
			   struct clk_onecell_data *clk_data);
/* bench 25366.3.0 7bc92f643d7e */
/* bench 25366.3.1 609ccda735b4 */
/* bench 25366.3.2 3075d1e7ed0d */
/* bench 25366.3.3 15b76d55983f */
/* bench 25366.3.4 909bff386b97 */
/* bench 25366.3.5 80ba42f96415 */
/* bench 25366.3.6 e1f9da18f11e */
#endif /* __DRV_CLK_MTK_MUX_H */
