//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34714021
// Cuda compilation tools, release 12.6, V12.6.68
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_87
.address_size 64

	// .globl	test_correct_32x8x16
// _ZZ20test_correct_32x8x16E8shared_a has been demoted
// _ZZ20test_correct_32x8x16E8shared_b has been demoted
// _ZZ20test_correct_32x8x16E8shared_c has been demoted

.visible .entry test_correct_32x8x16()
{
	.reg .f32 	%f<10>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<4>;
	// demoted variable
	.shared .align 2 .b8 _ZZ20test_correct_32x8x16E8shared_a[1024];
	// demoted variable
	.shared .align 2 .b8 _ZZ20test_correct_32x8x16E8shared_b[512];
	// demoted variable
	.shared .align 4 .b8 _ZZ20test_correct_32x8x16E8shared_c[2048];

	mov.u32 	%r1, 16;
	mov.u32 	%r2, _ZZ20test_correct_32x8x16E8shared_a;
	wmma.load.a.sync.aligned.row.m32n8k16.shared.f16 	{%r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10}, [%r2], %r1;
	mov.u32 	%r11, _ZZ20test_correct_32x8x16E8shared_b;
	wmma.load.b.sync.aligned.col.m32n8k16.shared.f16 	{%r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19}, [%r11], %r1;
	mov.f32 	%f1, 0f00000000;
	wmma.mma.sync.aligned.row.col.m32n8k16.f32.f32 {%f2, %f3, %f4, %f5, %f6, %f7, %f8, %f9}, {%r3, %r4, %r5, %r6, %r7, %r8, %r9, %r10}, {%r12, %r13, %r14, %r15, %r16, %r17, %r18, %r19}, {%f1, %f1, %f1, %f1, %f1, %f1, %f1, %f1};
	mov.u32 	%r20, _ZZ20test_correct_32x8x16E8shared_c;
	wmma.store.d.sync.aligned.row.m32n8k16.shared.f32 	[%r20], {%f2, %f3, %f4, %f5, %f6, %f7, %f8, %f9}, %r1;
	ret;

}

