{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578671207464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578671207468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 00:46:47 2020 " "Processing started: Sat Jan 11 00:46:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578671207468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671207468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671207468 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578671208080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578671208081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217283 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217285 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217288 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217290 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217292 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217294 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGER-RTL " "Found design unit 1: CHANGER-RTL" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217296 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGER " "Found entity 1: CHANGER" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-RTL " "Found design unit 1: DATAPATH-RTL" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217299 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION-RTL " "Found design unit 1: VALIDATION-RTL" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217301 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION " "Found entity 1: VALIDATION" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578671217301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578671217337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDOWN CLKDOWN:U1 " "Elaborating entity \"CLKDOWN\" for hierarchy \"CLKDOWN:U1\"" {  } { { "pass4.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH SWITCH:U2 " "Elaborating entity \"SWITCH\" for hierarchy \"SWITCH:U2\"" {  } { { "pass4.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:U3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:U3\"" {  } { { "pass4.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217340 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE control.vhd(39) " "VHDL Process Statement warning at control.vhd(39): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UNLOCK_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.UNLOCK_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DEC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DEC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.INC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.LEFT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.LEFT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RIGHT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.RIGHT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DIGIT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DIGIT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.VALUE_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.VALUE_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "CURRENT_STATE " "Can't recognize finite state machine \"CURRENT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1578671217341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:U4 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGER DATAPATH:U4\|CHANGER:U1 " "Elaborating entity \"CHANGER\" for hierarchy \"DATAPATH:U4\|CHANGER:U1\"" {  } { { "datapath.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 changer.vhd(111) " "VHDL Process Statement warning at changer.vhd(111): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217358 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 changer.vhd(112) " "VHDL Process Statement warning at changer.vhd(112): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217358 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 changer.vhd(113) " "VHDL Process Statement warning at changer.vhd(113): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217358 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 changer.vhd(114) " "VHDL Process Statement warning at changer.vhd(114): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217358 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TDIGIT changer.vhd(115) " "VHDL Process Statement warning at changer.vhd(115): signal \"TDIGIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217358 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALIDATION DATAPATH:U4\|VALIDATION:U2 " "Elaborating entity \"VALIDATION\" for hierarchy \"DATAPATH:U4\|VALIDATION:U2\"" {  } { { "datapath.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CTL DATAPATH:U4\|DISP_CTL:U3 " "Elaborating entity \"DISP_CTL\" for hierarchy \"DATAPATH:U4\|DISP_CTL:U3\"" {  } { { "datapath.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217360 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK disp_ctl.vhd(61) " "VHDL Process Statement warning at disp_ctl.vhd(61): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1578671217361 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDEC DATAPATH:U4\|LEDDEC:U4 " "Elaborating entity \"LEDDEC\" for hierarchy \"DATAPATH:U4\|LEDDEC:U4\"" {  } { { "datapath.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671217362 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578671217797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.VALUE_ST_259 " "Latch CONTROL:U3\|NEXT_STATE.VALUE_ST_259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DEC_ST_187 " "Latch CONTROL:U3\|NEXT_STATE.DEC_ST_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.INC_ST_203 " "Latch CONTROL:U3\|NEXT_STATE.INC_ST_203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 " "Latch CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.LEFT_ST_215 " "Latch CONTROL:U3\|NEXT_STATE.LEFT_ST_215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 " "Latch CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1578671217845 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1578671217845 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.VALUE_ST CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated CONTROL:U3\|CURRENT_STATE.VALUE_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578671217847 "|PASS4|CONTROL:U3|CURRENT_STATE.VALUE_ST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.DIGIT_ST CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578671217847 "|PASS4|CONTROL:U3|CURRENT_STATE.DIGIT_ST"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578671217847 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[1\] GND " "Pin \"MLED\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578671217908 "|PASS4|MLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[2\] GND " "Pin \"MLED\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578671217908 "|PASS4|MLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[6\] VCC " "Pin \"MLED\[6\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578671217908 "|PASS4|MLED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578671217908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578671217981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578671218300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578671218300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578671218359 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578671218359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578671218359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578671218359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578671218390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 00:46:58 2020 " "Processing ended: Sat Jan 11 00:46:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578671218390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578671218390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578671218390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578671218390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578671219571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578671219576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 00:46:59 2020 " "Processing started: Sat Jan 11 00:46:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578671219576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578671219576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578671219576 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578671219728 ""}
{ "Info" "0" "" "Project  = pass4" {  } {  } 0 0 "Project  = pass4" 0 0 "Fitter" 0 0 1578671219730 ""}
{ "Info" "0" "" "Revision = pass4" {  } {  } 0 0 "Revision = pass4" 0 0 "Fitter" 0 0 1578671219730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578671219855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578671219855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pass4 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"pass4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578671219863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578671219905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578671219905 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578671220163 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578671220191 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578671220504 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1578671224712 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 90 global CLKCTRL_G6 " "CLK~inputCLKENA0 with 90 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1578671224787 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1578671224787 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671224787 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578671224791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578671224791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578671224792 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578671224793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578671224793 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578671224793 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578671225361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pass4.sdc " "Synopsys Design Constraints File file not found: 'pass4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578671225362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578671225362 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671225364 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671225364 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1578671225364 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1578671225366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1578671225366 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578671225367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578671225393 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1578671225394 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578671225394 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671225440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578671227498 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1578671227709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671230734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578671232757 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578671233574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671233574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578671234734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "F:/Documents/PASSCODE_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578671236866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578671236866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578671239436 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578671239436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671239439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578671240869 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578671240883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578671241275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578671241276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578671241663 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578671244798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Documents/PASSCODE_FPGA/output_files/pass4.fit.smsg " "Generated suppressed messages file F:/Documents/PASSCODE_FPGA/output_files/pass4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578671245027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6463 " "Peak virtual memory: 6463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578671245628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 00:47:25 2020 " "Processing ended: Sat Jan 11 00:47:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578671245628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578671245628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578671245628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578671245628 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578671246672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578671246676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 00:47:26 2020 " "Processing started: Sat Jan 11 00:47:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578671246676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578671246676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578671246676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578671247509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578671250047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578671250278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 00:47:30 2020 " "Processing ended: Sat Jan 11 00:47:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578671250278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578671250278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578671250278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578671250278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578671250890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578671251452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578671251456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 00:47:31 2020 " "Processing started: Sat Jan 11 00:47:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578671251456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1578671251456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pass4 -c pass4 " "Command: quartus_sta pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1578671251456 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1578671251610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1578671252481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1578671252481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1578671252842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pass4.sdc " "Synopsys Design Constraints File file not found: 'pass4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1578671252872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252872 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578671252873 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODE MODE " "create_clock -period 1.000 -name MODE MODE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578671252873 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1578671252873 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578671252873 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671252874 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671252874 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578671252874 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1578671252875 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578671252875 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1578671252876 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578671252882 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578671252911 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578671252911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.068 " "Worst-case setup slack is -7.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.068             -47.024 RESET  " "   -7.068             -47.024 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.561             -36.877 MODE  " "   -6.561             -36.877 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.711            -256.543 CLK  " "   -3.711            -256.543 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLK  " "    0.321               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 MODE  " "    0.643               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 RESET  " "    1.277               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.987 " "Worst-case recovery slack is -6.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.987             -12.991 RESET  " "   -6.987             -12.991 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.626             -12.269 MODE  " "   -6.626             -12.269 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.425            -200.468 CLK  " "   -2.425            -200.468 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.108 " "Worst-case removal slack is 1.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 CLK  " "    1.108               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.792               0.000 MODE  " "    1.792               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.187               0.000 RESET  " "    2.187               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -81.331 CLK  " "   -0.538             -81.331 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -2.572 RESET  " "   -0.393              -2.572 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MODE  " "    0.309               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671252943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671252943 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578671252956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578671252986 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578671253844 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671253919 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671253919 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578671253919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578671253919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578671253930 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578671253930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.954 " "Worst-case setup slack is -6.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.954             -46.329 RESET  " "   -6.954             -46.329 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.387             -35.863 MODE  " "   -6.387             -35.863 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581            -251.272 CLK  " "   -3.581            -251.272 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671253935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLK  " "    0.307               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 MODE  " "    0.533               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 RESET  " "    1.140               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671253943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.870 " "Worst-case recovery slack is -6.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.870             -12.773 RESET  " "   -6.870             -12.773 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.514             -12.061 MODE  " "   -6.514             -12.061 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -177.901 CLK  " "   -2.166            -177.901 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671253954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.818 " "Worst-case removal slack is 0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 CLK  " "    0.818               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 MODE  " "    1.431               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 RESET  " "    1.813               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671253961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -82.867 CLK  " "   -0.538             -82.867 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -3.433 RESET  " "   -0.459              -3.433 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 MODE  " "    0.306               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671253968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671253968 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578671253980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578671254152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578671254888 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671254965 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671254965 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578671254965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578671254966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578671254967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578671254967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.180 " "Worst-case setup slack is -4.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.180             -22.662 MODE  " "   -4.180             -22.662 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.868             -25.338 RESET  " "   -3.868             -25.338 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.043             -96.471 CLK  " "   -2.043             -96.471 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671254972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.007 " "Worst-case hold slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 CLK  " "    0.007               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 MODE  " "    0.600               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 RESET  " "    0.737               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671254980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.090 " "Worst-case recovery slack is -4.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090              -7.624 MODE  " "   -4.090              -7.624 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.693              -6.830 RESET  " "   -3.693              -6.830 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468            -114.778 CLK  " "   -1.468            -114.778 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671254987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.405 " "Worst-case removal slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 CLK  " "    0.405               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 MODE  " "    1.171               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 RESET  " "    1.357               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671254994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.368 " "Worst-case minimum pulse width slack is -0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -2.985 RESET  " "   -0.368              -2.985 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -9.958 CLK  " "   -0.100              -9.958 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.309 MODE  " "   -0.068              -0.309 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671254999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671254999 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578671255011 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout " "Cell: U3\|CURRENT_STATE.DIGIT_ST~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671255173 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout " "Cell: U3\|CURRENT_STATE.VALUE_ST~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1578671255173 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1578671255173 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578671255173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1578671255176 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1578671255176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.668 " "Worst-case setup slack is -3.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.668             -20.176 MODE  " "   -3.668             -20.176 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.331             -22.321 RESET  " "   -3.331             -22.321 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787             -81.093 CLK  " "   -1.787             -81.093 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671255181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.059 " "Worst-case hold slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.143 CLK  " "   -0.059              -0.143 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 MODE  " "    0.523               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 RESET  " "    0.634               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671255189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.640 " "Worst-case recovery slack is -3.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.640              -6.793 MODE  " "   -3.640              -6.793 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.227              -5.967 RESET  " "   -3.227              -5.967 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218             -95.268 CLK  " "   -1.218             -95.268 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671255196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.221 " "Worst-case removal slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 CLK  " "    0.221               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 MODE  " "    0.949               0.000 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 RESET  " "    1.137               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671255204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.360 " "Worst-case minimum pulse width slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -2.929 RESET  " "   -0.360              -2.929 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099             -10.045 CLK  " "   -0.099             -10.045 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.319 MODE  " "   -0.070              -0.319 MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578671255210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578671255210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578671256785 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578671256785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578671256898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 00:47:36 2020 " "Processing ended: Sat Jan 11 00:47:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578671256898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578671256898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578671256898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578671256898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1578671257910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578671257915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 00:47:37 2020 " "Processing started: Sat Jan 11 00:47:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578671257915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578671257915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pass4 -c pass4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578671257915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1578671259095 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1578671259134 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pass4.vo F:/Documents/PASSCODE_FPGA/simulation/modelsim/ simulation " "Generated file pass4.vo in folder \"F:/Documents/PASSCODE_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578671259301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578671259365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 00:47:39 2020 " "Processing ended: Sat Jan 11 00:47:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578671259365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578671259365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578671259365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578671259365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578671260008 ""}
