Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -d CY8C5888LTI-LP097 -s C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.404ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ili9341_master.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 ili9341_master.v -verilog
======================================================================

======================================================================
Compiling:  ili9341_master.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 ili9341_master.v -verilog
======================================================================

======================================================================
Compiling:  ili9341_master.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 -verilog ili9341_master.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 05 10:00:50 2021


======================================================================
Compiling:  ili9341_master.v
Program  :   vpp
Options  :    -yv2 -q10 ili9341_master.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 05 10:00:50 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ili9341_master.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ili9341_master.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 -verilog ili9341_master.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 05 10:00:51 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\codegentemp\ili9341_master.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\codegentemp\ili9341_master.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ili9341_master.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 -verilog ili9341_master.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 05 10:00:53 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\codegentemp\ili9341_master.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\codegentemp\ili9341_master.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPI:BSPIM:mosi_after_ld\
	\SPI:BSPIM:so_send\
	\SPI:BSPIM:mosi_fin\
	\SPI:BSPIM:mosi_cpha_0\
	\SPI:BSPIM:mosi_cpha_1\
	\SPI:BSPIM:pre_mosi\
	\SPI:BSPIM:dpcounter_zero\
	\SPI:BSPIM:control_7\
	\SPI:BSPIM:control_6\
	\SPI:BSPIM:control_5\
	\SPI:BSPIM:control_4\
	\SPI:BSPIM:control_3\
	\SPI:BSPIM:control_2\
	\SPI:BSPIM:control_1\
	\SPI:BSPIM:control_0\
	\SPI:Net_294\
	Net_30
	\QuadDec:Net_1123\
	\QuadDec:Cnt8:Net_82\
	\QuadDec:Cnt8:Net_95\
	\QuadDec:Cnt8:Net_91\
	\QuadDec:Cnt8:Net_102\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDec:Cnt8:CounterUDB:ctrl_cmod_0\
	\PWM_Tren:PWMUDB:km_run\
	\PWM_Tren:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Tren:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Tren:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Tren:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Tren:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Tren:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Tren:PWMUDB:capt_rising\
	\PWM_Tren:PWMUDB:capt_falling\
	\PWM_Tren:PWMUDB:trig_rise\
	\PWM_Tren:PWMUDB:trig_fall\
	\PWM_Tren:PWMUDB:sc_kill\
	\PWM_Tren:PWMUDB:min_kill\
	\PWM_Tren:PWMUDB:km_tc\
	\PWM_Tren:PWMUDB:db_tc\
	\PWM_Tren:PWMUDB:dith_sel\
	\PWM_Tren:PWMUDB:compare2\
	\PWM_Tren:Net_101\
	Net_63
	Net_64
	\PWM_Tren:PWMUDB:MODULE_1:b_31\
	\PWM_Tren:PWMUDB:MODULE_1:b_30\
	\PWM_Tren:PWMUDB:MODULE_1:b_29\
	\PWM_Tren:PWMUDB:MODULE_1:b_28\
	\PWM_Tren:PWMUDB:MODULE_1:b_27\
	\PWM_Tren:PWMUDB:MODULE_1:b_26\
	\PWM_Tren:PWMUDB:MODULE_1:b_25\
	\PWM_Tren:PWMUDB:MODULE_1:b_24\
	\PWM_Tren:PWMUDB:MODULE_1:b_23\
	\PWM_Tren:PWMUDB:MODULE_1:b_22\
	\PWM_Tren:PWMUDB:MODULE_1:b_21\
	\PWM_Tren:PWMUDB:MODULE_1:b_20\
	\PWM_Tren:PWMUDB:MODULE_1:b_19\
	\PWM_Tren:PWMUDB:MODULE_1:b_18\
	\PWM_Tren:PWMUDB:MODULE_1:b_17\
	\PWM_Tren:PWMUDB:MODULE_1:b_16\
	\PWM_Tren:PWMUDB:MODULE_1:b_15\
	\PWM_Tren:PWMUDB:MODULE_1:b_14\
	\PWM_Tren:PWMUDB:MODULE_1:b_13\
	\PWM_Tren:PWMUDB:MODULE_1:b_12\
	\PWM_Tren:PWMUDB:MODULE_1:b_11\
	\PWM_Tren:PWMUDB:MODULE_1:b_10\
	\PWM_Tren:PWMUDB:MODULE_1:b_9\
	\PWM_Tren:PWMUDB:MODULE_1:b_8\
	\PWM_Tren:PWMUDB:MODULE_1:b_7\
	\PWM_Tren:PWMUDB:MODULE_1:b_6\
	\PWM_Tren:PWMUDB:MODULE_1:b_5\
	\PWM_Tren:PWMUDB:MODULE_1:b_4\
	\PWM_Tren:PWMUDB:MODULE_1:b_3\
	\PWM_Tren:PWMUDB:MODULE_1:b_2\
	\PWM_Tren:PWMUDB:MODULE_1:b_1\
	\PWM_Tren:PWMUDB:MODULE_1:b_0\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_65
	Net_62
	\PWM_Tren:Net_113\
	\PWM_Tren:Net_107\
	\PWM_Tren:Net_114\
	\PWM_Base:PWMUDB:km_run\
	\PWM_Base:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Base:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Base:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Base:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Base:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Base:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Base:PWMUDB:capt_rising\
	\PWM_Base:PWMUDB:capt_falling\
	\PWM_Base:PWMUDB:trig_rise\
	\PWM_Base:PWMUDB:trig_fall\
	\PWM_Base:PWMUDB:sc_kill\
	\PWM_Base:PWMUDB:min_kill\
	\PWM_Base:PWMUDB:km_tc\
	\PWM_Base:PWMUDB:db_tc\
	\PWM_Base:PWMUDB:dith_sel\
	\PWM_Base:PWMUDB:compare2\
	\PWM_Base:Net_101\
	Net_73
	Net_74
	\PWM_Base:PWMUDB:MODULE_2:b_31\
	\PWM_Base:PWMUDB:MODULE_2:b_30\
	\PWM_Base:PWMUDB:MODULE_2:b_29\
	\PWM_Base:PWMUDB:MODULE_2:b_28\
	\PWM_Base:PWMUDB:MODULE_2:b_27\
	\PWM_Base:PWMUDB:MODULE_2:b_26\
	\PWM_Base:PWMUDB:MODULE_2:b_25\
	\PWM_Base:PWMUDB:MODULE_2:b_24\
	\PWM_Base:PWMUDB:MODULE_2:b_23\
	\PWM_Base:PWMUDB:MODULE_2:b_22\
	\PWM_Base:PWMUDB:MODULE_2:b_21\
	\PWM_Base:PWMUDB:MODULE_2:b_20\
	\PWM_Base:PWMUDB:MODULE_2:b_19\
	\PWM_Base:PWMUDB:MODULE_2:b_18\
	\PWM_Base:PWMUDB:MODULE_2:b_17\
	\PWM_Base:PWMUDB:MODULE_2:b_16\
	\PWM_Base:PWMUDB:MODULE_2:b_15\
	\PWM_Base:PWMUDB:MODULE_2:b_14\
	\PWM_Base:PWMUDB:MODULE_2:b_13\
	\PWM_Base:PWMUDB:MODULE_2:b_12\
	\PWM_Base:PWMUDB:MODULE_2:b_11\
	\PWM_Base:PWMUDB:MODULE_2:b_10\
	\PWM_Base:PWMUDB:MODULE_2:b_9\
	\PWM_Base:PWMUDB:MODULE_2:b_8\
	\PWM_Base:PWMUDB:MODULE_2:b_7\
	\PWM_Base:PWMUDB:MODULE_2:b_6\
	\PWM_Base:PWMUDB:MODULE_2:b_5\
	\PWM_Base:PWMUDB:MODULE_2:b_4\
	\PWM_Base:PWMUDB:MODULE_2:b_3\
	\PWM_Base:PWMUDB:MODULE_2:b_2\
	\PWM_Base:PWMUDB:MODULE_2:b_1\
	\PWM_Base:PWMUDB:MODULE_2:b_0\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_75
	Net_72
	\PWM_Base:Net_113\
	\PWM_Base:Net_107\
	\PWM_Base:Net_114\
	Net_83
	Net_84
	Net_85
	Net_86
	Net_87
	Net_88
	Net_90

    Synthesized names
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 300 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SS_net_0
Aliasing \SPI:BSPIM:pol_supprt\ to zero
Aliasing \SPI:BSPIM:tx_status_3\ to \SPI:BSPIM:load_rx_data\
Aliasing \SPI:BSPIM:tx_status_6\ to zero
Aliasing \SPI:BSPIM:tx_status_5\ to zero
Aliasing \SPI:BSPIM:rx_status_3\ to zero
Aliasing \SPI:BSPIM:rx_status_2\ to zero
Aliasing \SPI:BSPIM:rx_status_1\ to zero
Aliasing \SPI:BSPIM:rx_status_0\ to zero
Aliasing \SPI:Net_289\ to zero
Aliasing tmpOE__SCLK_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__DISP_RST_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__DISP_BCKL_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__DISP_DC_net_0 to tmpOE__SS_net_0
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__SS_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__QuadDec_SW_net_0 to tmpOE__SS_net_0
Aliasing \QuadDec:Cnt8:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec:Cnt8:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec:Cnt8:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec:Cnt8:CounterUDB:underflow\ to \QuadDec:Cnt8:CounterUDB:status_1\
Aliasing \QuadDec:Cnt8:CounterUDB:tc_i\ to \QuadDec:Cnt8:CounterUDB:reload_tc\
Aliasing \QuadDec:bQuadDec:status_4\ to zero
Aliasing \QuadDec:bQuadDec:status_5\ to zero
Aliasing \QuadDec:bQuadDec:status_6\ to zero
Aliasing \QuadDec:Net_1229\ to tmpOE__SS_net_0
Aliasing tmpOE__A_net_0 to tmpOE__SS_net_0
Aliasing tmpOE__B_net_0 to tmpOE__SS_net_0
Aliasing \PWM_Tren:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Tren:PWMUDB:trig_out\ to tmpOE__SS_net_0
Aliasing Net_157 to zero
Aliasing \PWM_Tren:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:ltch_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:min_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:final_kill\ to tmpOE__SS_net_0
Aliasing \PWM_Tren:PWMUDB:dith_count_1\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:dith_count_0\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:status_6\ to zero
Aliasing \PWM_Tren:PWMUDB:status_4\ to zero
Aliasing \PWM_Tren:PWMUDB:cmp2\ to zero
Aliasing \PWM_Tren:PWMUDB:cmp1_status_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:cmp2_status_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:final_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Tren:PWMUDB:cs_addr_0\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Tren:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Tren:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SS_net_0
Aliasing \PWM_Base:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Base:PWMUDB:trig_out\ to tmpOE__SS_net_0
Aliasing \PWM_Base:PWMUDB:runmode_enable\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Base:PWMUDB:ltch_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Base:PWMUDB:min_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Base:PWMUDB:final_kill\ to tmpOE__SS_net_0
Aliasing \PWM_Base:PWMUDB:dith_count_1\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Base:PWMUDB:dith_count_0\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Base:PWMUDB:status_6\ to zero
Aliasing \PWM_Base:PWMUDB:status_4\ to zero
Aliasing \PWM_Base:PWMUDB:cmp2\ to zero
Aliasing \PWM_Base:PWMUDB:cmp1_status_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Base:PWMUDB:cmp2_status_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Base:PWMUDB:final_kill_reg\\R\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Base:PWMUDB:cs_addr_0\ to \PWM_Tren:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Base:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Base:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SS_net_0
Aliasing tmpOE__TXgate_net_0 to tmpOE__SS_net_0
Aliasing Net_309 to Net_89
Aliasing \Control:clk\ to zero
Aliasing \Control:rst\ to zero
Aliasing tmpOE__Rx_gate_net_0 to tmpOE__SS_net_0
Aliasing \SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI:BSPIM:dpcounter_one_reg\\D\ to \SPI:BSPIM:load_rx_data\
Aliasing \QuadDec:Cnt8:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec:Cnt8:CounterUDB:prevCompare\\D\
Aliasing \PWM_Tren:PWMUDB:min_kill_reg\\D\ to tmpOE__SS_net_0
Aliasing \PWM_Tren:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Tren:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Tren:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SS_net_0
Aliasing \PWM_Tren:PWMUDB:prevCompare1\\D\ to \PWM_Tren:PWMUDB:pwm_temp\
Aliasing \PWM_Tren:PWMUDB:tc_i_reg\\D\ to \PWM_Tren:PWMUDB:status_2\
Aliasing \PWM_Base:PWMUDB:min_kill_reg\\D\ to tmpOE__SS_net_0
Aliasing \PWM_Base:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Base:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Base:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SS_net_0
Aliasing \PWM_Base:PWMUDB:prevCompare1\\D\ to \PWM_Base:PWMUDB:pwm_temp\
Aliasing \PWM_Base:PWMUDB:tc_i_reg\\D\ to \PWM_Base:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__SS_net_0[1]
Removing Rhs of wire \SPI:Net_276\[8] = \SPI:Net_288\[9]
Removing Rhs of wire \SPI:BSPIM:load_rx_data\[13] = \SPI:BSPIM:dpcounter_one\[14]
Removing Lhs of wire \SPI:BSPIM:pol_supprt\[15] = zero[2]
Removing Lhs of wire \SPI:BSPIM:miso_to_dp\[16] = \SPI:Net_244\[17]
Removing Lhs of wire \SPI:Net_244\[17] = Net_19[110]
Removing Rhs of wire Net_23[21] = \SPI:BSPIM:mosi_reg\[22]
Removing Rhs of wire \SPI:BSPIM:tx_status_1\[44] = \SPI:BSPIM:dpMOSI_fifo_empty\[45]
Removing Rhs of wire \SPI:BSPIM:tx_status_2\[46] = \SPI:BSPIM:dpMOSI_fifo_not_full\[47]
Removing Lhs of wire \SPI:BSPIM:tx_status_3\[48] = \SPI:BSPIM:load_rx_data\[13]
Removing Rhs of wire \SPI:BSPIM:rx_status_4\[50] = \SPI:BSPIM:dpMISO_fifo_full\[51]
Removing Rhs of wire \SPI:BSPIM:rx_status_5\[52] = \SPI:BSPIM:dpMISO_fifo_not_empty\[53]
Removing Lhs of wire \SPI:BSPIM:tx_status_6\[55] = zero[2]
Removing Lhs of wire \SPI:BSPIM:tx_status_5\[56] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_3\[57] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_2\[58] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_1\[59] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_0\[60] = zero[2]
Removing Lhs of wire \SPI:Net_273\[70] = zero[2]
Removing Lhs of wire \SPI:Net_289\[111] = zero[2]
Removing Lhs of wire tmpOE__SCLK_net_0[113] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[119] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__MISO_net_0[125] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__DISP_RST_net_0[130] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__DISP_BCKL_net_0[138] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__DISP_DC_net_0[144] = tmpOE__SS_net_0[1]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[151] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[159] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__QuadDec_SW_net_0[165] = tmpOE__SS_net_0[1]
Removing Rhs of wire \QuadDec:Net_1276\[172] = \QuadDec:Cnt8:Net_49\[173]
Removing Rhs of wire \QuadDec:Net_1276\[172] = \QuadDec:Cnt8:CounterUDB:tc_reg_i\[230]
Removing Lhs of wire \QuadDec:Cnt8:Net_89\[175] = \QuadDec:Net_1251\[176]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_capmode_1\[186] = zero[2]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_capmode_0\[187] = zero[2]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:ctrl_enable\[199] = \QuadDec:Cnt8:CounterUDB:control_7\[191]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:capt_rising\[201] = zero[2]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:capt_falling\[202] = \QuadDec:Cnt8:CounterUDB:prevCapture\[200]
Removing Rhs of wire \QuadDec:Net_1260\[206] = \QuadDec:bQuadDec:state_2\[296]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:final_enable\[208] = \QuadDec:Cnt8:CounterUDB:control_7\[191]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:counter_enable\[209] = \QuadDec:Cnt8:CounterUDB:control_7\[191]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_0\[210] = \QuadDec:Cnt8:CounterUDB:cmp_out_status\[211]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_1\[212] = \QuadDec:Cnt8:CounterUDB:per_zero\[213]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_2\[214] = \QuadDec:Cnt8:CounterUDB:overflow_status\[215]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_3\[216] = \QuadDec:Cnt8:CounterUDB:underflow_status\[217]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:status_4\[218] = \QuadDec:Cnt8:CounterUDB:hwCapture\[204]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_5\[219] = \QuadDec:Cnt8:CounterUDB:fifo_full\[220]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:status_6\[221] = \QuadDec:Cnt8:CounterUDB:fifo_nempty\[222]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:overflow\[224] = \QuadDec:Cnt8:CounterUDB:per_FF\[225]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:underflow\[226] = \QuadDec:Cnt8:CounterUDB:status_1\[212]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:tc_i\[229] = \QuadDec:Cnt8:CounterUDB:reload_tc\[207]
Removing Rhs of wire \QuadDec:Cnt8:CounterUDB:cmp_out_i\[231] = \QuadDec:Cnt8:CounterUDB:cmp_equal\[232]
Removing Rhs of wire \QuadDec:Net_1269\[235] = \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\[234]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:dp_dir\[239] = \QuadDec:Net_1251\[176]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_2\[240] = \QuadDec:Net_1251\[176]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_1\[241] = \QuadDec:Cnt8:CounterUDB:count_enable\[238]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cs_addr_0\[242] = \QuadDec:Cnt8:CounterUDB:reload\[205]
Removing Lhs of wire \QuadDec:Net_1290\[271] = \QuadDec:Net_1276\[172]
Removing Lhs of wire \QuadDec:bQuadDec:index_filt\[294] = \QuadDec:Net_1232\[295]
Removing Lhs of wire \QuadDec:Net_1232\[295] = tmpOE__SS_net_0[1]
Removing Rhs of wire \QuadDec:bQuadDec:error\[297] = \QuadDec:bQuadDec:state_3\[298]
Removing Lhs of wire \QuadDec:bQuadDec:status_0\[301] = \QuadDec:Net_530\[302]
Removing Lhs of wire \QuadDec:bQuadDec:status_1\[303] = \QuadDec:Net_611\[304]
Removing Lhs of wire \QuadDec:bQuadDec:status_2\[305] = \QuadDec:Net_1260\[206]
Removing Lhs of wire \QuadDec:bQuadDec:status_3\[306] = \QuadDec:bQuadDec:error\[297]
Removing Lhs of wire \QuadDec:bQuadDec:status_4\[307] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_5\[308] = zero[2]
Removing Lhs of wire \QuadDec:bQuadDec:status_6\[309] = zero[2]
Removing Lhs of wire \QuadDec:Net_1229\[314] = tmpOE__SS_net_0[1]
Removing Lhs of wire \QuadDec:Net_1272\[315] = \QuadDec:Net_1269\[235]
Removing Lhs of wire tmpOE__A_net_0[319] = tmpOE__SS_net_0[1]
Removing Lhs of wire tmpOE__B_net_0[324] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:ctrl_enable\[342] = \PWM_Tren:PWMUDB:control_7\[334]
Removing Lhs of wire \PWM_Tren:PWMUDB:hwCapture\[352] = zero[2]
Removing Rhs of wire enable[354] = \Control:control_out_0\[1012]
Removing Rhs of wire enable[354] = \Control:control_0\[1035]
Removing Lhs of wire \PWM_Tren:PWMUDB:trig_out\[358] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:runmode_enable\\R\[360] = zero[2]
Removing Lhs of wire Net_157[361] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:runmode_enable\\S\[362] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_enable\[363] = \PWM_Tren:PWMUDB:runmode_enable\[359]
Removing Lhs of wire \PWM_Tren:PWMUDB:ltch_kill_reg\\R\[367] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:ltch_kill_reg\\S\[368] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:min_kill_reg\\R\[369] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:min_kill_reg\\S\[370] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_kill\[373] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_1\[377] = \PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_1\[616]
Removing Lhs of wire \PWM_Tren:PWMUDB:add_vi_vv_MODGEN_1_0\[379] = \PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_0\[617]
Removing Lhs of wire \PWM_Tren:PWMUDB:dith_count_1\\R\[380] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:dith_count_1\\S\[381] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:dith_count_0\\R\[382] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:dith_count_0\\S\[383] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:status_6\[386] = zero[2]
Removing Rhs of wire \PWM_Tren:PWMUDB:status_5\[387] = \PWM_Tren:PWMUDB:final_kill_reg\[401]
Removing Lhs of wire \PWM_Tren:PWMUDB:status_4\[388] = zero[2]
Removing Rhs of wire \PWM_Tren:PWMUDB:status_3\[389] = \PWM_Tren:PWMUDB:fifo_full\[408]
Removing Rhs of wire \PWM_Tren:PWMUDB:status_1\[391] = \PWM_Tren:PWMUDB:cmp2_status_reg\[400]
Removing Rhs of wire \PWM_Tren:PWMUDB:status_0\[392] = \PWM_Tren:PWMUDB:cmp1_status_reg\[399]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp2_status\[397] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp2\[398] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp1_status_reg\\R\[402] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp1_status_reg\\S\[403] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp2_status_reg\\R\[404] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp2_status_reg\\S\[405] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_kill_reg\\R\[406] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_kill_reg\\S\[407] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:cs_addr_2\[409] = \PWM_Tren:PWMUDB:tc_i\[365]
Removing Lhs of wire \PWM_Tren:PWMUDB:cs_addr_1\[410] = \PWM_Tren:PWMUDB:runmode_enable\[359]
Removing Lhs of wire \PWM_Tren:PWMUDB:cs_addr_0\[411] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm1_i\[449] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm2_i\[451] = zero[2]
Removing Rhs of wire \PWM_Tren:Net_96\[454] = \PWM_Tren:PWMUDB:pwm_i_reg\[446]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm_temp\[457] = \PWM_Tren:PWMUDB:cmp1\[395]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_23\[498] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_22\[499] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_21\[500] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_20\[501] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_19\[502] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_18\[503] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_17\[504] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_16\[505] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_15\[506] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_14\[507] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_13\[508] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_12\[509] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_11\[510] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_10\[511] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_9\[512] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_8\[513] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_7\[514] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_6\[515] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_5\[516] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_4\[517] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_3\[518] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_2\[519] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_1\[520] = \PWM_Tren:PWMUDB:MODIN1_1\[521]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODIN1_1\[521] = \PWM_Tren:PWMUDB:dith_count_1\[376]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:a_0\[522] = \PWM_Tren:PWMUDB:MODIN1_0\[523]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODIN1_0\[523] = \PWM_Tren:PWMUDB:dith_count_0\[378]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[655] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[656] = tmpOE__SS_net_0[1]
Removing Rhs of wire Net_754[657] = \PWM_Tren:Net_96\[454]
Removing Lhs of wire \PWM_Base:PWMUDB:ctrl_enable\[676] = \PWM_Base:PWMUDB:control_7\[668]
Removing Lhs of wire \PWM_Base:PWMUDB:hwCapture\[686] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:trig_out\[691] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Base:PWMUDB:runmode_enable\\R\[693] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:runmode_enable\\S\[694] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_enable\[695] = \PWM_Base:PWMUDB:runmode_enable\[692]
Removing Lhs of wire \PWM_Base:PWMUDB:ltch_kill_reg\\R\[699] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:ltch_kill_reg\\S\[700] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:min_kill_reg\\R\[701] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:min_kill_reg\\S\[702] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_kill\[705] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_1\[709] = \PWM_Base:PWMUDB:MODULE_2:g2:a0:s_1\[948]
Removing Lhs of wire \PWM_Base:PWMUDB:add_vi_vv_MODGEN_2_0\[711] = \PWM_Base:PWMUDB:MODULE_2:g2:a0:s_0\[949]
Removing Lhs of wire \PWM_Base:PWMUDB:dith_count_1\\R\[712] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:dith_count_1\\S\[713] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:dith_count_0\\R\[714] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:dith_count_0\\S\[715] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:status_6\[718] = zero[2]
Removing Rhs of wire \PWM_Base:PWMUDB:status_5\[719] = \PWM_Base:PWMUDB:final_kill_reg\[733]
Removing Lhs of wire \PWM_Base:PWMUDB:status_4\[720] = zero[2]
Removing Rhs of wire \PWM_Base:PWMUDB:status_3\[721] = \PWM_Base:PWMUDB:fifo_full\[740]
Removing Rhs of wire \PWM_Base:PWMUDB:status_1\[723] = \PWM_Base:PWMUDB:cmp2_status_reg\[732]
Removing Rhs of wire \PWM_Base:PWMUDB:status_0\[724] = \PWM_Base:PWMUDB:cmp1_status_reg\[731]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp2_status\[729] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp2\[730] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp1_status_reg\\R\[734] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp1_status_reg\\S\[735] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp2_status_reg\\R\[736] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp2_status_reg\\S\[737] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_kill_reg\\R\[738] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_kill_reg\\S\[739] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:cs_addr_2\[741] = \PWM_Base:PWMUDB:tc_i\[697]
Removing Lhs of wire \PWM_Base:PWMUDB:cs_addr_1\[742] = \PWM_Base:PWMUDB:runmode_enable\[692]
Removing Lhs of wire \PWM_Base:PWMUDB:cs_addr_0\[743] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm1_i\[781] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm2_i\[783] = zero[2]
Removing Rhs of wire \PWM_Base:Net_96\[786] = \PWM_Base:PWMUDB:pwm_i_reg\[778]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm_temp\[789] = \PWM_Base:PWMUDB:cmp1\[727]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_23\[830] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_22\[831] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_21\[832] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_20\[833] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_19\[834] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_18\[835] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_17\[836] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_16\[837] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_15\[838] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_14\[839] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_13\[840] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_12\[841] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_11\[842] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_10\[843] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_9\[844] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_8\[845] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_7\[846] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_6\[847] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_5\[848] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_4\[849] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_3\[850] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_2\[851] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_1\[852] = \PWM_Base:PWMUDB:MODIN2_1\[853]
Removing Lhs of wire \PWM_Base:PWMUDB:MODIN2_1\[853] = \PWM_Base:PWMUDB:dith_count_1\[708]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:a_0\[854] = \PWM_Base:PWMUDB:MODIN2_0\[855]
Removing Lhs of wire \PWM_Base:PWMUDB:MODIN2_0\[855] = \PWM_Base:PWMUDB:dith_count_0\[710]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[987] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[988] = tmpOE__SS_net_0[1]
Removing Rhs of wire Net_724[989] = \PWM_Base:Net_96\[786]
Removing Rhs of wire Net_58[998] = cydff_1[1008]
Removing Lhs of wire tmpOE__TXgate_net_0[1003] = tmpOE__SS_net_0[1]
Removing Lhs of wire Net_309[1009] = Net_89[1000]
Removing Lhs of wire \Control:clk\[1010] = zero[2]
Removing Lhs of wire \Control:rst\[1011] = zero[2]
Removing Lhs of wire tmpOE__Rx_gate_net_0[1040] = tmpOE__SS_net_0[1]
Removing Lhs of wire \SPI:BSPIM:so_send_reg\\D\[1045] = zero[2]
Removing Lhs of wire \SPI:BSPIM:mosi_pre_reg\\D\[1051] = zero[2]
Removing Lhs of wire \SPI:BSPIM:dpcounter_one_reg\\D\[1053] = \SPI:BSPIM:load_rx_data\[13]
Removing Lhs of wire \SPI:BSPIM:mosi_from_dp_reg\\D\[1054] = \SPI:BSPIM:mosi_from_dp\[28]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:prevCapture\\D\[1059] = zero[2]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:overflow_reg_i\\D\[1060] = \QuadDec:Cnt8:CounterUDB:overflow\[224]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:underflow_reg_i\\D\[1061] = \QuadDec:Cnt8:CounterUDB:status_1\[212]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:tc_reg_i\\D\[1062] = \QuadDec:Cnt8:CounterUDB:reload_tc\[207]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:prevCompare\\D\[1063] = \QuadDec:Cnt8:CounterUDB:cmp_out_i\[231]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1064] = \QuadDec:Cnt8:CounterUDB:cmp_out_i\[231]
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:count_stored_i\\D\[1065] = \QuadDec:Net_1203\[237]
Removing Lhs of wire \PWM_Tren:PWMUDB:min_kill_reg\\D\[1073] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:prevCapture\\D\[1074] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:trig_last\\D\[1075] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:ltch_kill_reg\\D\[1078] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Tren:PWMUDB:prevCompare1\\D\[1081] = \PWM_Tren:PWMUDB:cmp1\[395]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp1_status_reg\\D\[1082] = \PWM_Tren:PWMUDB:cmp1_status\[396]
Removing Lhs of wire \PWM_Tren:PWMUDB:cmp2_status_reg\\D\[1083] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm_i_reg\\D\[1085] = \PWM_Tren:PWMUDB:pwm_i\[447]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm1_i_reg\\D\[1086] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:pwm2_i_reg\\D\[1087] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:tc_i_reg\\D\[1088] = \PWM_Tren:PWMUDB:status_2\[390]
Removing Lhs of wire \PWM_Base:PWMUDB:min_kill_reg\\D\[1089] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Base:PWMUDB:prevCapture\\D\[1090] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:trig_last\\D\[1091] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:ltch_kill_reg\\D\[1094] = tmpOE__SS_net_0[1]
Removing Lhs of wire \PWM_Base:PWMUDB:prevCompare1\\D\[1097] = \PWM_Base:PWMUDB:cmp1\[727]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp1_status_reg\\D\[1098] = \PWM_Base:PWMUDB:cmp1_status\[728]
Removing Lhs of wire \PWM_Base:PWMUDB:cmp2_status_reg\\D\[1099] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm_i_reg\\D\[1101] = \PWM_Base:PWMUDB:pwm_i\[779]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm1_i_reg\\D\[1102] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:pwm2_i_reg\\D\[1103] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:tc_i_reg\\D\[1104] = \PWM_Base:PWMUDB:status_2\[722]
Removing Lhs of wire cydff_1D[1105] = Net_89[1000]

------------------------------------------------------
Aliased 0 equations, 248 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SS_net_0' (cost = 0):
tmpOE__SS_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPI:BSPIM:load_rx_data\' (cost = 1):
\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\QuadDec:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDec:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\QuadDec:Cnt8:CounterUDB:reload_tc\ <= (\QuadDec:Cnt8:CounterUDB:status_1\
	OR \QuadDec:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_j\' (cost = 1):
\QuadDec:bQuadDec:A_j\ <= ((\QuadDec:bQuadDec:quad_A_delayed_0\ and \QuadDec:bQuadDec:quad_A_delayed_1\ and \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:A_k\' (cost = 3):
\QuadDec:bQuadDec:A_k\ <= ((not \QuadDec:bQuadDec:quad_A_delayed_0\ and not \QuadDec:bQuadDec:quad_A_delayed_1\ and not \QuadDec:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_j\' (cost = 1):
\QuadDec:bQuadDec:B_j\ <= ((\QuadDec:bQuadDec:quad_B_delayed_0\ and \QuadDec:bQuadDec:quad_B_delayed_1\ and \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:bQuadDec:B_k\' (cost = 3):
\QuadDec:bQuadDec:B_k\ <= ((not \QuadDec:bQuadDec:quad_B_delayed_0\ and not \QuadDec:bQuadDec:quad_B_delayed_1\ and not \QuadDec:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec:Net_1151\' (cost = 0):
\QuadDec:Net_1151\ <= (not \QuadDec:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec:Net_1287\' (cost = 0):
\QuadDec:Net_1287\ <= (not \QuadDec:Net_1269\);

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:hwEnable\' (cost = 1):
\PWM_Tren:PWMUDB:hwEnable\ <= ((\PWM_Tren:PWMUDB:control_7\ and enable));

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:compare1\' (cost = 1):
\PWM_Tren:PWMUDB:compare1\ <= ((not \PWM_Tren:PWMUDB:cmp1_eq\ and not \PWM_Tren:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Tren:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Tren:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Tren:PWMUDB:dith_count_1\ and \PWM_Tren:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:hwEnable\' (cost = 1):
\PWM_Base:PWMUDB:hwEnable\ <= ((enable and \PWM_Base:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:compare1\' (cost = 1):
\PWM_Base:PWMUDB:compare1\ <= ((not \PWM_Base:PWMUDB:cmp1_eq\ and not \PWM_Base:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Base:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Base:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Base:PWMUDB:dith_count_1\ and \PWM_Base:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_89' (cost = 0):
Net_89 <= (not Net_58);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec:Net_1248\' (cost = 2):
\QuadDec:Net_1248\ <= ((not \QuadDec:Net_1269\ and \QuadDec:Net_1276\));

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:cmp1\' (cost = 2):
\PWM_Tren:PWMUDB:cmp1\ <= ((not \PWM_Tren:PWMUDB:cmp1_eq\ and not \PWM_Tren:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Tren:PWMUDB:dith_count_0\ and \PWM_Tren:PWMUDB:dith_count_1\)
	OR (not \PWM_Tren:PWMUDB:dith_count_1\ and \PWM_Tren:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:cmp1\' (cost = 2):
\PWM_Base:PWMUDB:cmp1\ <= ((not \PWM_Base:PWMUDB:cmp1_eq\ and not \PWM_Base:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Base:PWMUDB:dith_count_0\ and \PWM_Base:PWMUDB:dith_count_1\)
	OR (not \PWM_Base:PWMUDB:dith_count_1\ and \PWM_Base:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 65 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Tren:PWMUDB:final_capture\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Base:PWMUDB:final_capture\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Tren:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Base:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec:Cnt8:CounterUDB:hwCapture\[204] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_capture\[413] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[626] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[636] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[646] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_capture\[745] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[958] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[968] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[978] = zero[2]
Removing Lhs of wire \PWM_Tren:PWMUDB:final_kill_reg\\D\[1084] = zero[2]
Removing Lhs of wire \PWM_Base:PWMUDB:final_kill_reg\\D\[1100] = zero[2]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -dcpsoc3 ili9341_master.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.630ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 05 January 2021 10:00:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\strap\Documents\Creator\test_lvgl\ili9341_master.cydsn\ili9341_master.cyprj -d CY8C5888LTI-LP097 ili9341_master.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Tren:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Base:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Tren:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Base:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clk'. Fanout=1, Signal=globalCLK
    Digital Clock 1: Automatic-assigning  clock 'SPI_IntClock'. Fanout=1, Signal=\SPI:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_45
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Tren:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Base:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_754:macrocell.q was determined to be a routed clock that is synchronous to Clk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Net_754:macrocell.q
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_754:macrocell.q
        Effective Clock: Clk
        Enable Signal: Net_754:macrocell.q
    Routed Clock: Net_724:macrocell.q
        Effective Clock: Clk
        Enable Signal: Net_724:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: Rx_gate(0), TXgate(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec:Net_1269\, Duplicate of \QuadDec:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_23 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_RST(0)__PA ,
            pad => DISP_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_BCKL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_BCKL(0)__PA ,
            pad => DISP_BCKL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DISP_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DISP_DC(0)__PA ,
            pad => DISP_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = QuadDec_SW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => QuadDec_SW(0)__PA ,
            pad => QuadDec_SW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            fb => Net_42 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            fb => Net_43 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TXgate(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TXgate(0)__PA ,
            pin_input => Net_680 ,
            pad => TXgate(0)_PAD );

    Pin : Name = Rx_gate(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_gate(0)__PA ,
            pin_input => gate_1 ,
            pad => Rx_gate(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec:Cnt8:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1276\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1276\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Tren:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:runmode_enable\ * \PWM_Tren:PWMUDB:tc_i\
        );
        Output = \PWM_Tren:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Base:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Base:PWMUDB:runmode_enable\ * \PWM_Base:PWMUDB:tc_i\
        );
        Output = \PWM_Base:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_680, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_754 * gate_0
        );
        Output = Net_680 (fanout=1)

    MacroCell: Name=Net_755_0, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724 * Net_58
        );
        Output = Net_755_0 (fanout=1)

    MacroCell: Name=Net_755_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724 * !Net_58
        );
        Output = Net_755_1 (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_28, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_28
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_28
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_28
        );
        Output = Net_28 (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * Net_25
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=5)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1276\ (fanout=2)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\PWM_Tren:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:control_7\ * enable
        );
        Output = \PWM_Tren:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Tren:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Tren:PWMUDB:cmp1_eq\ * !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = \PWM_Tren:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Tren:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Tren:PWMUDB:prevCompare1\ * !\PWM_Tren:PWMUDB:cmp1_eq\ * 
              !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = \PWM_Tren:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_754, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:runmode_enable\ * !\PWM_Tren:PWMUDB:cmp1_eq\ * 
              !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = Net_754 (fanout=10)

    MacroCell: Name=\PWM_Base:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              enable * \PWM_Base:PWMUDB:control_7\
        );
        Output = \PWM_Base:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_Base:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              !\PWM_Base:PWMUDB:cmp1_eq\ * !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = \PWM_Base:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Base:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              !\PWM_Base:PWMUDB:prevCompare1\ * !\PWM_Base:PWMUDB:cmp1_eq\ * 
              !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = \PWM_Base:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_724, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              \PWM_Base:PWMUDB:runmode_enable\ * !\PWM_Base:PWMUDB:cmp1_eq\ * 
              !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = Net_724 (fanout=3)

    MacroCell: Name=Net_58, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_724)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_58 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            so_comb => \SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_45 ,
            cs_addr_2 => \QuadDec:Net_1251\ ,
            cs_addr_1 => \QuadDec:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec:Cnt8:CounterUDB:reload\ ,
            z0_comb => \QuadDec:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \QuadDec:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Tren:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => globalCLK ,
            cs_addr_2 => \PWM_Tren:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Tren:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Tren:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Tren:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Tren:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Tren:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Base:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => globalCLK ,
            cs_addr_2 => \PWM_Base:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Base:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_Base:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_Base:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Base:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Base:PWMUDB:status_3\ ,
            clk_en => Net_754 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_754)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_4 => \SPI:BSPIM:tx_status_4\ ,
            status_3 => \SPI:BSPIM:load_rx_data\ ,
            status_2 => \SPI:BSPIM:tx_status_2\ ,
            status_1 => \SPI:BSPIM:tx_status_1\ ,
            status_0 => \SPI:BSPIM:tx_status_0\ ,
            interrupt => Net_4 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_6 => \SPI:BSPIM:rx_status_6\ ,
            status_5 => \SPI:BSPIM:rx_status_5\ ,
            status_4 => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec:Net_1260\ ,
            clock => Net_45 ,
            status_6 => \QuadDec:Cnt8:CounterUDB:status_6\ ,
            status_5 => \QuadDec:Cnt8:CounterUDB:status_5\ ,
            status_3 => \QuadDec:Cnt8:CounterUDB:status_3\ ,
            status_2 => \QuadDec:Cnt8:CounterUDB:status_2\ ,
            status_1 => \QuadDec:Cnt8:CounterUDB:status_1\ ,
            status_0 => \QuadDec:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_45 ,
            status_3 => \QuadDec:bQuadDec:error\ ,
            status_2 => \QuadDec:Net_1260\ ,
            status_1 => \QuadDec:Net_611\ ,
            status_0 => \QuadDec:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Tren:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => globalCLK ,
            status_3 => \PWM_Tren:PWMUDB:status_3\ ,
            status_2 => \PWM_Tren:PWMUDB:status_2\ ,
            status_0 => \PWM_Tren:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Base:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => globalCLK ,
            status_3 => \PWM_Base:PWMUDB:status_3\ ,
            status_2 => \PWM_Base:PWMUDB:status_2\ ,
            status_0 => \PWM_Base:PWMUDB:status_0\ ,
            clk_en => Net_754 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_754)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync:genblk1[0]:INST\
        PORT MAP (
            clock => globalCLK ,
            in => Net_755_0 ,
            out => gate_0 ,
            clk_en => Net_754 );
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_754)

    synccell: Name =\Sync:genblk1[1]:INST\
        PORT MAP (
            clock => globalCLK ,
            in => Net_755_1 ,
            out => gate_1 ,
            clk_en => Net_754 );
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_754)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_45 ,
            control_7 => \QuadDec:Cnt8:CounterUDB:control_7\ ,
            control_6 => \QuadDec:Cnt8:CounterUDB:control_6\ ,
            control_5 => \QuadDec:Cnt8:CounterUDB:control_5\ ,
            control_4 => \QuadDec:Cnt8:CounterUDB:control_4\ ,
            control_3 => \QuadDec:Cnt8:CounterUDB:control_3\ ,
            control_2 => \QuadDec:Cnt8:CounterUDB:control_2\ ,
            control_1 => \QuadDec:Cnt8:CounterUDB:control_1\ ,
            control_0 => \QuadDec:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Tren:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => globalCLK ,
            control_7 => \PWM_Tren:PWMUDB:control_7\ ,
            control_6 => \PWM_Tren:PWMUDB:control_6\ ,
            control_5 => \PWM_Tren:PWMUDB:control_5\ ,
            control_4 => \PWM_Tren:PWMUDB:control_4\ ,
            control_3 => \PWM_Tren:PWMUDB:control_3\ ,
            control_2 => \PWM_Tren:PWMUDB:control_2\ ,
            control_1 => \PWM_Tren:PWMUDB:control_1\ ,
            control_0 => \PWM_Tren:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Base:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => globalCLK ,
            control_7 => \PWM_Base:PWMUDB:control_7\ ,
            control_6 => \PWM_Base:PWMUDB:control_6\ ,
            control_5 => \PWM_Base:PWMUDB:control_5\ ,
            control_4 => \PWM_Base:PWMUDB:control_4\ ,
            control_3 => \PWM_Base:PWMUDB:control_3\ ,
            control_2 => \PWM_Base:PWMUDB:control_2\ ,
            control_1 => \PWM_Base:PWMUDB:control_1\ ,
            control_0 => \PWM_Base:PWMUDB:control_0\ ,
            clk_en => Net_754 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_754)

    controlcell: Name =\Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control:control_7\ ,
            control_6 => \Control:control_6\ ,
            control_5 => \Control:control_5\ ,
            control_4 => \Control:control_4\ ,
            control_3 => \Control:control_3\ ,
            control_2 => \Control:control_2\ ,
            control_1 => \Control:control_1\ ,
            control_0 => enable );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            enable => \SPI:BSPIM:cnt_enable\ ,
            count_6 => \SPI:BSPIM:count_6\ ,
            count_5 => \SPI:BSPIM:count_5\ ,
            count_4 => \SPI:BSPIM:count_4\ ,
            count_3 => \SPI:BSPIM:count_3\ ,
            count_2 => \SPI:BSPIM:count_2\ ,
            count_1 => \SPI:BSPIM:count_1\ ,
            count_0 => \SPI:BSPIM:count_0\ ,
            tc => \SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Tx
        PORT MAP (
            dmareq => Net_4 ,
            termin => zero ,
            termout => Net_6 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_SPI_TX_DMA
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_SPI_TX
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   17 :   31 :   48 : 35.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :   96 :  288 :  384 : 25.00 %
  Total P-terms               :  103 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.174ms
Tech Mapping phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(12)][IoId=(4)] : A(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : B(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DISP_BCKL(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : DISP_DC(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : DISP_RST(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MISO(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : MOSI(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : QuadDec_SW(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SCLK(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : \UART:tx(0)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.383ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.72
                   Pterms :            5.44
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       9.70 :       5.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
statusicell: Name =\SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_4 => \SPI:BSPIM:tx_status_4\ ,
        status_3 => \SPI:BSPIM:load_rx_data\ ,
        status_2 => \SPI:BSPIM:tx_status_2\ ,
        status_1 => \SPI:BSPIM:tx_status_1\ ,
        status_0 => \SPI:BSPIM:tx_status_0\ ,
        interrupt => Net_4 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_611\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1276\ * !\QuadDec:Net_1251\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Base:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Base:PWMUDB:runmode_enable\ * \PWM_Base:PWMUDB:tc_i\
        );
        Output = \PWM_Base:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Base:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              enable * \PWM_Base:PWMUDB:control_7\
        );
        Output = \PWM_Base:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_724, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              \PWM_Base:PWMUDB:runmode_enable\ * !\PWM_Base:PWMUDB:cmp1_eq\ * 
              !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = Net_724 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Base:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              !\PWM_Base:PWMUDB:cmp1_eq\ * !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = \PWM_Base:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Base:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_754)
        Main Equation            : 1 pterm
        (
              !\PWM_Base:PWMUDB:prevCompare1\ * !\PWM_Base:PWMUDB:cmp1_eq\ * 
              !\PWM_Base:PWMUDB:cmp1_less\
        );
        Output = \PWM_Base:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Base:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => globalCLK ,
        cs_addr_2 => \PWM_Base:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Base:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Base:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Base:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Base:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Base:PWMUDB:status_3\ ,
        clk_en => Net_754 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_754)

statusicell: Name =\PWM_Base:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => globalCLK ,
        status_3 => \PWM_Base:PWMUDB:status_3\ ,
        status_2 => \PWM_Base:PWMUDB:status_2\ ,
        status_0 => \PWM_Base:PWMUDB:status_0\ ,
        clk_en => Net_754 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_754)

controlcell: Name =\Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control:control_7\ ,
        control_6 => \Control:control_6\ ,
        control_5 => \Control:control_5\ ,
        control_4 => \Control:control_4\ ,
        control_3 => \Control:control_3\ ,
        control_2 => \Control:control_2\ ,
        control_1 => \Control:control_1\ ,
        control_0 => enable );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_58, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: PosEdge(Net_724)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_58 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec:bQuadDec:quad_A_filt\
            + \QuadDec:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Net_1251\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              \QuadDec:bQuadDec:quad_A_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + \QuadDec:Net_1251\ * !\QuadDec:Net_1260\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + \QuadDec:Net_1251_split\
        );
        Output = \QuadDec:Net_1251\ (fanout=5)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_45 ,
        status_3 => \QuadDec:bQuadDec:error\ ,
        status_2 => \QuadDec:Net_1260\ ,
        status_1 => \QuadDec:Net_611\ ,
        status_0 => \QuadDec:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec:bQuadDec:quad_B_filt\
            + \QuadDec:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + \QuadDec:bQuadDec:quad_A_filt\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:error\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_43
        );
        Output = \QuadDec:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1203\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:Net_1203\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * !\QuadDec:bQuadDec:quad_A_filt\ * 
              !\QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              \QuadDec:bQuadDec:state_1\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              !\QuadDec:bQuadDec:error\ * \QuadDec:bQuadDec:state_0\
            + !\QuadDec:Net_1260\ * \QuadDec:bQuadDec:quad_B_filt\ * 
              \QuadDec:bQuadDec:error\ * !\QuadDec:bQuadDec:state_1\ * 
              !\QuadDec:bQuadDec:state_0\
            + !\QuadDec:bQuadDec:quad_A_filt\ * 
              \QuadDec:bQuadDec:quad_B_filt\ * !\QuadDec:bQuadDec:error\ * 
              !\QuadDec:bQuadDec:state_1\ * !\QuadDec:bQuadDec:state_0\
        );
        Output = \QuadDec:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_42
        );
        Output = \QuadDec:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM_Base:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => globalCLK ,
        control_7 => \PWM_Base:PWMUDB:control_7\ ,
        control_6 => \PWM_Base:PWMUDB:control_6\ ,
        control_5 => \PWM_Base:PWMUDB:control_5\ ,
        control_4 => \PWM_Base:PWMUDB:control_4\ ,
        control_3 => \PWM_Base:PWMUDB:control_3\ ,
        control_2 => \PWM_Base:PWMUDB:control_2\ ,
        control_1 => \PWM_Base:PWMUDB:control_1\ ,
        control_0 => \PWM_Base:PWMUDB:control_0\ ,
        clk_en => Net_754 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_754)

synccell: Name =\Sync:genblk1[0]:INST\
    PORT MAP (
        clock => globalCLK ,
        in => Net_755_0 ,
        out => gate_0 ,
        clk_en => Net_754 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_754)

synccell: Name =\Sync:genblk1[1]:INST\
    PORT MAP (
        clock => globalCLK ,
        in => Net_755_1 ,
        out => gate_1 ,
        clk_en => Net_754 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_754)

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        so_comb => \SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        enable => \SPI:BSPIM:cnt_enable\ ,
        count_6 => \SPI:BSPIM:count_6\ ,
        count_5 => \SPI:BSPIM:count_5\ ,
        count_4 => \SPI:BSPIM:count_4\ ,
        count_3 => \SPI:BSPIM:count_3\ ,
        count_2 => \SPI:BSPIM:count_2\ ,
        count_1 => \SPI:BSPIM:count_1\ ,
        count_0 => \SPI:BSPIM:count_0\ ,
        tc => \SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1276\ * \QuadDec:Net_1251\ * 
              !\QuadDec:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDec:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Net_1276\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec:Cnt8:CounterUDB:status_1\ * 
              !\QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Net_1276\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDec:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:status_1\
        );
        Output = \QuadDec:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

statusicell: Name =\SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_6 => \SPI:BSPIM:rx_status_6\ ,
        status_5 => \SPI:BSPIM:rx_status_5\ ,
        status_4 => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Tren:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:runmode_enable\ * \PWM_Tren:PWMUDB:tc_i\
        );
        Output = \PWM_Tren:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_755_0, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724 * Net_58
        );
        Output = Net_755_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_755_1, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724 * !Net_58
        );
        Output = Net_755_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_754, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:runmode_enable\ * !\PWM_Tren:PWMUDB:cmp1_eq\ * 
              !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = Net_754 (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Tren:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => globalCLK ,
        cs_addr_2 => \PWM_Tren:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Tren:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_Tren:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_Tren:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Tren:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Tren:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_45 ,
        control_7 => \QuadDec:Cnt8:CounterUDB:control_7\ ,
        control_6 => \QuadDec:Cnt8:CounterUDB:control_6\ ,
        control_5 => \QuadDec:Cnt8:CounterUDB:control_5\ ,
        control_4 => \QuadDec:Cnt8:CounterUDB:control_4\ ,
        control_3 => \QuadDec:Cnt8:CounterUDB:control_3\ ,
        control_2 => \QuadDec:Cnt8:CounterUDB:control_2\ ,
        control_1 => \QuadDec:Cnt8:CounterUDB:control_1\ ,
        control_0 => \QuadDec:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Tren:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Tren:PWMUDB:control_7\ * enable
        );
        Output = \PWM_Tren:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_680, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_754 * gate_0
        );
        Output = Net_680 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Tren:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Tren:PWMUDB:cmp1_eq\ * !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = \PWM_Tren:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Tren:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (globalCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Tren:PWMUDB:prevCompare1\ * !\PWM_Tren:PWMUDB:cmp1_eq\ * 
              !\PWM_Tren:PWMUDB:cmp1_less\
        );
        Output = \PWM_Tren:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_45 ,
        cs_addr_2 => \QuadDec:Net_1251\ ,
        cs_addr_1 => \QuadDec:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec:Cnt8:CounterUDB:reload\ ,
        z0_comb => \QuadDec:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \QuadDec:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Tren:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => globalCLK ,
        status_3 => \PWM_Tren:PWMUDB:status_3\ ,
        status_2 => \PWM_Tren:PWMUDB:status_2\ ,
        status_0 => \PWM_Tren:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Tren:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => globalCLK ,
        control_7 => \PWM_Tren:PWMUDB:control_7\ ,
        control_6 => \PWM_Tren:PWMUDB:control_6\ ,
        control_5 => \PWM_Tren:PWMUDB:control_5\ ,
        control_4 => \PWM_Tren:PWMUDB:control_4\ ,
        control_3 => \PWM_Tren:PWMUDB:control_3\ ,
        control_2 => \PWM_Tren:PWMUDB:control_2\ ,
        control_1 => \PWM_Tren:PWMUDB:control_1\ ,
        control_0 => \PWM_Tren:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_45) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec:Cnt8:CounterUDB:control_7\ * 
              !\QuadDec:Cnt8:CounterUDB:count_stored_i\ * \QuadDec:Net_1203\
        );
        Output = \QuadDec:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_28, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_28
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_28
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_28
        );
        Output = Net_28 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * Net_25
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec:Net_1260\ ,
        clock => Net_45 ,
        status_6 => \QuadDec:Cnt8:CounterUDB:status_6\ ,
        status_5 => \QuadDec:Cnt8:CounterUDB:status_5\ ,
        status_3 => \QuadDec:Cnt8:CounterUDB:status_3\ ,
        status_2 => \QuadDec:Cnt8:CounterUDB:status_2\ ,
        status_1 => \QuadDec:Cnt8:CounterUDB:status_1\ ,
        status_0 => \QuadDec:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_SPI_TX
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_SPI_TX_DMA
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Tx
        PORT MAP (
            dmareq => Net_4 ,
            termin => zero ,
            termout => Net_6 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_gate(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_gate(0)__PA ,
        pin_input => gate_1 ,
        pad => Rx_gate(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TXgate(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TXgate(0)__PA ,
        pin_input => Net_680 ,
        pad => TXgate(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        fb => Net_43 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DISP_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_RST(0)__PA ,
        pad => DISP_RST(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DISP_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_DC(0)__PA ,
        pad => DISP_DC(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DISP_BCKL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DISP_BCKL(0)__PA ,
        pad => DISP_BCKL(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_23 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        fb => Net_42 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = QuadDec_SW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => QuadDec_SW(0)__PA ,
        pad => QuadDec_SW(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => globalCLK ,
            dclk_0 => globalCLK_local ,
            dclk_glb_1 => \SPI:Net_276\ ,
            dclk_1 => \SPI:Net_276_local\ ,
            dclk_glb_2 => Net_45 ,
            dclk_2 => Net_45_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+------------
   0 |   0 |       |      NONE |         CMOS_OUT |    Rx_gate(0) | In(gate_1)
     |   1 |       |      NONE |         CMOS_OUT |     TXgate(0) | In(Net_680)
-----+-----+-------+-----------+------------------+---------------+------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |          B(0) | FB(Net_43)
     |   1 |     * |      NONE |         CMOS_OUT |        LED(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |   DISP_RST(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |    DISP_DC(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  DISP_BCKL(0) | 
-----+-----+-------+-----------+------------------+---------------+------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |       MISO(0) | FB(Net_19)
     |   1 |     * |      NONE |         CMOS_OUT |       MOSI(0) | In(Net_23)
     |   2 |     * |      NONE |         CMOS_OUT |       SCLK(0) | In(Net_25)
     |   3 |     * |      NONE |      RES_PULL_UP |         SS(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |          A(0) | FB(Net_42)
     |   5 |     * |      NONE |      RES_PULL_UP | QuadDec_SW(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  \UART:tx(0)\ | 
-------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.070ms
Digital Placement phase: Elapsed time ==> 2s.661ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ili9341_master_r.vh2" --pcf-path "ili9341_master.pco" --des-name "ili9341_master" --dsf-path "ili9341_master.dsf" --sdc-path "ili9341_master.sdc" --lib-path "ili9341_master_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.278ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ili9341_master_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.523ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.752ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.752ms
API generation phase: Elapsed time ==> 2s.130ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.015ms
