{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414530546407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414530546408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 17:09:06 2014 " "Processing started: Tue Oct 28 17:09:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414530546408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414530546408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4_2 -c lab_4_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4_2 -c lab_4_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414530546408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414530546757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530546800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530546800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530546803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530546803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_lcd/de2_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_CLOCK-a " "Found design unit 1: DE2_CLOCK-a" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/clock_LCD/DE2_CLOCK.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547274 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_CLOCK " "Found entity 1: DE2_CLOCK" {  } { { "clock_LCD/DE2_CLOCK.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/clock_LCD/DE2_CLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/clock_div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547277 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/clock_div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547280 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/reg_file.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547282 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 hexdigit.v(10) " "Verilog HDL Expression warning at hexdigit.v(10): truncated literal to match 7 bits" {  } { { "hexdigit.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/hexdigit.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1414530547284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_CNT " "Found entity 1: CLK_CNT" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_select.v 1 1 " "Found 1 design units, including 1 entities, in source file data_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_select " "Found entity 1: data_select" {  } { { "data_select.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/data_select.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/ID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_mux " "Found entity 1: one_bit_mux" {  } { { "one_bit_mux.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/one_bit_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/two_bit_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(25) " "Verilog HDL Instantiation warning at CLK_CNT.v(25): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(26) " "Verilog HDL Instantiation warning at CLK_CNT.v(26): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(27) " "Verilog HDL Instantiation warning at CLK_CNT.v(27): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CLK_CNT.v(28) " "Verilog HDL Instantiation warning at CLK_CNT.v(28): instance has no name" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(83) " "Verilog HDL Instantiation warning at top.v(83): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547313 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(107) " "Verilog HDL Instantiation warning at top.v(107): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(113) " "Verilog HDL Instantiation warning at top.v(113): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(120) " "Verilog HDL Instantiation warning at top.v(120): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(127) " "Verilog HDL Instantiation warning at top.v(127): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(143) " "Verilog HDL Instantiation warning at top.v(143): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 143 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(157) " "Verilog HDL Instantiation warning at top.v(157): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 157 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(163) " "Verilog HDL Instantiation warning at top.v(163): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547314 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(175) " "Verilog HDL Instantiation warning at top.v(175): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 175 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(183) " "Verilog HDL Instantiation warning at top.v(183): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 183 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(193) " "Verilog HDL Instantiation warning at top.v(193): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 193 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(202) " "Verilog HDL Instantiation warning at top.v(202): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 202 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(216) " "Verilog HDL Instantiation warning at top.v(216): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 216 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(228) " "Verilog HDL Instantiation warning at top.v(228): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 228 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(230) " "Verilog HDL Instantiation warning at top.v(230): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 230 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(231) " "Verilog HDL Instantiation warning at top.v(231): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547315 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(233) " "Verilog HDL Instantiation warning at top.v(233): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 233 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547316 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(234) " "Verilog HDL Instantiation warning at top.v(234): instance has no name" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 234 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414530547316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414530547364 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "CLOCK top.v(95) " "Verilog HDL Event Control warning at top.v(95): posedge or negedge of vector \"CLOCK\" depends solely on its least-significant bit" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 95 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1414530547368 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:comb_5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:comb_5\"" {  } { { "top.v" "comb_5" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:comb_205 " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:comb_205\"" {  } { { "top.v" "comb_205" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:comb_205\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:comb_205\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:comb_205\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:comb_205\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:comb_205\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:comb_205\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Instruction_memory.mif " "Parameter \"init_file\" = \"../Instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547409 ""}  } { { "instr_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414530547409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh81 " "Found entity 1: altsyncram_dh81" {  } { { "db/altsyncram_dh81.tdf" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/db/altsyncram_dh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh81 instr_memory:comb_205\|altsyncram:altsyncram_component\|altsyncram_dh81:auto_generated " "Elaborating entity \"altsyncram_dh81\" for hierarchy \"instr_memory:comb_205\|altsyncram:altsyncram_component\|altsyncram_dh81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:comb_206 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:comb_206\"" {  } { { "top.v" "comb_206" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:comb_207 " "Elaborating entity \"controller\" for hierarchy \"controller:comb_207\"" {  } { { "top.v" "comb_207" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547489 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(22) " "Verilog HDL Case Statement warning at controller.v(22): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 22 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1414530547490 "|top|controller:comb_207"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(22) " "Verilog HDL Case Statement warning at controller.v(22): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1414530547490 "|top|controller:comb_207"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "controller.v(86) " "Verilog HDL Case Statement warning at controller.v(86): can't check case statement for completeness because the case expression has too many possible states" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 86 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1414530547493 "|top|controller:comb_207"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(86) " "Verilog HDL Case Statement warning at controller.v(86): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1414530547493 "|top|controller:comb_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MUX controller.v(7) " "Output port \"MUX\" at controller.v(7) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414530547494 "|top|controller:comb_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALU controller.v(8) " "Output port \"ALU\" at controller.v(8) has no driver" {  } { { "controller.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/controller.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414530547494 "|top|controller:comb_207"}
{ "Warning" "WSGN_EMPTY_SHELL" "controller " "Entity \"controller\" contains only dangling pins" {  } { { "top.v" "comb_207" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 120 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1414530547495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_mux one_bit_mux:comb_208 " "Elaborating entity \"one_bit_mux\" for hierarchy \"one_bit_mux:comb_208\"" {  } { { "top.v" "comb_208" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:comb_209 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:comb_209\"" {  } { { "top.v" "comb_209" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547509 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 reg_file.v(16) " "Output port \"HEX6\" at reg_file.v(16) has no driver" {  } { { "reg_file.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/reg_file.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414530547521 "|top|reg_file:comb_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 reg_file.v(17) " "Output port \"HEX7\" at reg_file.v(17) has no driver" {  } { { "reg_file.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/reg_file.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414530547521 "|top|reg_file:comb_207"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:comb_210 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:comb_210\"" {  } { { "top.v" "comb_210" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_211 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_211\"" {  } { { "top.v" "comb_211" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:comb_212 " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:comb_212\"" {  } { { "top.v" "comb_212" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:comb_213 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:comb_213\"" {  } { { "top.v" "comb_213" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:comb_213\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:comb_213\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:comb_213\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:comb_213\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:comb_213\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:comb_213\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Data_memory.mif " "Parameter \"init_file\" = \"../Data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547546 ""}  } { { "data_memory.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414530547546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/db/altsyncram_8rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414530547616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414530547616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 data_memory:comb_213\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"data_memory:comb_213\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:comb_214 " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:comb_214\"" {  } { { "top.v" "comb_214" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_CNT CLK_CNT:comb_215 " "Elaborating entity \"CLK_CNT\" for hierarchy \"CLK_CNT:comb_215\"" {  } { { "top.v" "comb_215" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CLK_CNT.v(21) " "Verilog HDL assignment warning at CLK_CNT.v(21): truncated value with size 32 to match size of target (16)" {  } { { "CLK_CNT.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414530547626 "|top|CLK_CNT:comb_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit CLK_CNT:comb_215\|hexdigit:comb_54 " "Elaborating entity \"hexdigit\" for hierarchy \"CLK_CNT:comb_215\|hexdigit:comb_54\"" {  } { { "CLK_CNT.v" "comb_54" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/CLK_CNT.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_select data_select:comb_216 " "Elaborating entity \"data_select\" for hierarchy \"data_select:comb_216\"" {  } { { "top.v" "comb_216" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:comb_217 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:comb_217\"" {  } { { "top.v" "comb_217" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414530547636 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK\[0\] " "Found clock multiplexer CLOCK\[0\]" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1414530547938 "|top|CLOCK[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "NEG_CLOCK\[0\] " "Found clock multiplexer NEG_CLOCK\[0\]" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1414530547938 "|top|NEG_CLOCK[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1414530547938 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414530549768 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:comb_217\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:comb_217\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display/LCD_Display.vhd" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/LCD_Display/LCD_Display.vhd" 48 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1414530549881 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1414530549881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414530550610 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414530550610 "|top|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414530550610 "|top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414530550610 "|top|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414530550610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1414530552443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414530552954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414530552954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414530553314 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/Jeffrey Cable/Desktop/ECE473/Project/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414530553314 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414530553314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3747 " "Implemented 3747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414530553315 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414530553315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3591 " "Implemented 3591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414530553315 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414530553315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414530553315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414530553352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 17:09:13 2014 " "Processing ended: Tue Oct 28 17:09:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414530553352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414530553352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414530553352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414530553352 ""}
