# âš™ï¸ Single-Cycle RISC-V Processor

<div align="center">

<!-- TODO: Add project logo/block diagram screenshot -->

[![GitHub stars](https://img.shields.io/github/stars/KrushnSurlakar/Single-Cycle-Risk-V-Processor?style=for-the-badge)](https://github.com/KrushnSurlakar/Single-Cycle-Risk-V-Processor/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/KrushnSurlakar/Single-Cycle-Risk-V-Processor?style=for-the-badge)](https://github.com/KrushnSurlakar/Single-Cycle-Risk-V-Processor/network)
[![GitHub issues](https://img.shields.io/github/issues/KrushnSurlakar/Single-Cycle-Risk-V-Processor?style=for-the-badge)](https://github.com/KrushnSurlakar/Single-Cycle-Risk-V-Processor/issues)
[![GitHub license](https://img.shields.io/github/license/KrushnSurlakar/Single-Cycle-Risk-V-Processor?style=for-the-badge)](LICENSE) <!-- TODO: Add actual license file/link -->

**A foundational Verilog HDL implementation of a single-cycle RISC-V CPU core, designed and verified using Xilinx Vivado.**

</div>

## ğŸ“– Overview

This repository presents a Verilog Hardware Description Language (HDL) implementation of a basic single-cycle RISC-V processor. Designed for educational purposes and foundational understanding, this project demonstrates the core principles of CPU architecture, instruction fetching, decoding, execution, and memory access within a single clock cycle.

The single-cycle design, while less efficient than pipelined processors, offers a clear and straightforward approach to understanding the data path and control logic of a CPU. This project is developed within the Xilinx Vivado Design Suite, providing a complete environment for synthesis, simulation, and potential deployment on FPGA hardware.

## âœ¨ Features

-   **Single-Cycle Architecture**: All instructions complete in one clock cycle, simplifying control logic.
-   **RISC-V ISA Support**: Implements a subset of the RISC-V Instruction Set Architecture, focusing on core integer instructions (R-type, I-type, Load/Store, Branch).
-   **Modular Verilog Design**: Organized Verilog modules for key CPU components, including:
    -   Program Counter (PC)
    -   Instruction Memory
    -   Register File
    -   ALU (Arithmetic Logic Unit)
    -   Data Memory
    -   Control Unit
    -   Sign Extender
    -   Muxes and other combinational logic
-   **Xilinx Vivado Integration**: Complete project setup for Vivado, enabling seamless simulation, synthesis, and implementation.
-   **Simulation Environment**: Includes a basic testbench setup for verifying processor functionality with example programs.

## ğŸ› ï¸ Tech Stack

-   **Hardware Description Language:** Verilog
    [![Verilog Badge](https://img.shields.io/badge/Language-Verilog-brightgreen?style=for-the-badge&logo=appveyor)](https://www.verilog.com/)
-   **EDA Tool:** Xilinx Vivado Design Suite
    [![Vivado Badge](https://img.shields.io/badge/EDA-Xilinx%20Vivado-blue?style=for-the-badge&logo=xilinx)](https://www.xilinx.com/products/design-tools/vivado.html)
-   **Processor Architecture:** RISC-V Instruction Set Architecture (ISA)
    [![RISC-V Badge](https://img.shields.io/badge/Architecture-RISC--V-orange?style=for-the-badge&logo=riscv)](https://riscv.org/)

## ğŸš€ Quick Start

To explore or modify this RISC-V processor design, you'll need the Xilinx Vivado Design Suite installed.

### Prerequisites

-   **Xilinx Vivado Design Suite:** Version 20XX.X or later (specific version depends on when the project was created, typically compatible across recent versions).
    [Download Vivado](https://www.xilinx.com/support/download.html)

### Installation & Setup

1.  **Clone the repository**
    ```bash
    git clone https://github.com/KrushnSurlakar/Single-Cycle-Risk-V-Processor.git
    cd Single-Cycle-Risk-V-Processor
    ```

2.  **Open the project in Vivado**
    -   Launch Xilinx Vivado Design Suite.
    -   Select `Open Project` from the start page or `File > Project > Open`.
    -   Navigate to the cloned repository directory and select the `RISC_V_PROCESSOR.xpr` file.

3.  **Explore the design**
    -   Once the project is open, you can view the source files under `Design Sources` in the `Sources` window.
    -   Examine the block diagrams, RTL schematics, and individual Verilog modules.

## ğŸ“ Project Structure

This project follows the typical structure generated by the Xilinx Vivado Design Suite:

```
project-root/
â”œâ”€â”€ RISC_V_PROCESSOR.cache/        # Vivado project cache files
â”œâ”€â”€ RISC_V_PROCESSOR.hw/           # Hardware definition files, output from synthesis/implementation
â”œâ”€â”€ RISC_V_PROCESSOR.ip_user_files/# User IP related files (if custom IP cores are used)
â”œâ”€â”€ RISC_V_PROCESSOR.sim/          # Simulation-related files (testbenches, simulation results, waveforms)
â”‚   â””â”€â”€ sim_1/
â”‚       â””â”€â”€ behav/                 # Behavioral simulation directory
â”œâ”€â”€ RISC_V_PROCESSOR.srcs/         # Core source files for the RISC-V processor
â”‚   â””â”€â”€ sources_1/
â”‚       â””â”€â”€ new/                   # Typically where new source files are added
â”‚           â””â”€â”€ <Verilog_modules>/ # Individual Verilog modules (ALU, RegFile, Control, etc.)
â”‚   â””â”€â”€ constrs_1/
â”‚       â””â”€â”€ new/                   # Constraint files (XDC) for pin assignments, timing, etc. (if target FPGA specified)
â”œâ”€â”€ RISC_V_PROCESSOR.xpr           # Main Xilinx Vivado project file
â”œâ”€â”€ vivado.jou                     # Vivado journal file (logs commands executed)
â”œâ”€â”€ vivado.log                     # Vivado log file (detailed log of operations)
â””â”€â”€ <backup_vivado_files>/         # Backup journal and log files
```

## âš™ï¸ Usage & Development Workflow

Once the project is opened in Vivado, you can perform the following key actions:

### Running Simulation

1.  In the `Flow Navigator` on the left, expand `Simulation`.
2.  Click on `Run Behavioral Simulation`. This will compile your Verilog source files and run the defined testbench.
3.  The `Waveform` window will appear, displaying the simulation results. You can add signals of interest to visualize their behavior over time.

### Synthesis & Implementation

If you wish to synthesize the design and potentially implement it on a target FPGA:

1.  **Synthesize Design**: In the `Flow Navigator`, click `Run Synthesis`. This step translates your Verilog code into a gate-level netlist.
2.  **Implement Design**: After successful synthesis, click `Run Implementation`. This includes placement and routing for a specified target device.
3.  **Generate Bitstream**: If a target FPGA is set up (via `.xdc` constraint files in `RISC_V_PROCESSOR.srcs/constrs_1`), you can generate a bitstream file (`.bit`) that can be loaded onto an FPGA.

## ğŸ¤ Contributing

Contributions to enhance the RISC-V core, add more instructions, improve documentation, or provide additional test cases are welcome!

1.  Fork the repository.
2.  Create your feature branch (`git checkout -b feature/AmazingFeature`).
3.  Commit your changes (`git commit -m 'Add some AmazingFeature'`).
4.  Push to the branch (`git push origin feature/AmazingFeature`).
5.  Open a Pull Request.

Please ensure your contributions adhere to Verilog coding best practices and are well-documented within the code.

## ğŸ“„ License

This project is open-source and currently does not have an explicit license file. Please contact the author for licensing details.
<!-- TODO: Add specific license (e.g., MIT, Apache 2.0) and include a LICENSE file. -->

## ğŸ™ Acknowledgments

-   The RISC-V Foundation for providing an open and extensible ISA.
-   Xilinx for their powerful Vivado Design Suite.
-   Educators and authors whose materials contribute to the understanding of computer architecture and HDL design.

## ğŸ“ Support & Contact

-   ğŸ› Issues: [GitHub Issues](https://github.com/KrushnSurlakar/Single-Cycle-Risk-V-Processor/issues)
-   ğŸ“§ Email: [surlakarkrushn@gmail.com](mailto:surlakarkrushn@gmail.com) <!-- TODO: Verify or update author's contact email if different -->

---

<div align="center">

**â­ Star this repo if you find this project helpful or interesting!**

Made with â¤ï¸ by [Krushn Surlakar] <!-- TODO: Confirm author name is Krushn Surlakar -->

</div>
