Timing Analyzer report for quartus_compile
Wed Apr  5 00:08:49 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -1.571 (VIOLATED)
           28. Path #2: Setup slack is -1.571 (VIOLATED)
           29. Path #3: Setup slack is -1.568 (VIOLATED)
           30. Path #4: Setup slack is -1.559 (VIOLATED)
           31. Path #5: Setup slack is -1.554 (VIOLATED)
           32. Path #6: Setup slack is -1.551 (VIOLATED)
           33. Path #7: Setup slack is -1.546 (VIOLATED)
           34. Path #8: Setup slack is -1.530 (VIOLATED)
           35. Path #9: Setup slack is -1.530 (VIOLATED)
           36. Path #10: Setup slack is -1.530 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.015 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.016 
           42. Path #4: Hold slack is 0.019 
           43. Path #5: Hold slack is 0.019 
           44. Path #6: Hold slack is 0.019 
           45. Path #7: Hold slack is 0.019 
           46. Path #8: Hold slack is 0.019 
           47. Path #9: Hold slack is 0.020 
           48. Path #10: Hold slack is 0.020 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.213 (VIOLATED)
           52. Path #2: Recovery slack is -0.208 (VIOLATED)
           53. Path #3: Recovery slack is -0.207 (VIOLATED)
           54. Path #4: Recovery slack is -0.205 (VIOLATED)
           55. Path #5: Recovery slack is -0.205 (VIOLATED)
           56. Path #6: Recovery slack is -0.203 (VIOLATED)
           57. Path #7: Recovery slack is -0.203 (VIOLATED)
           58. Path #8: Recovery slack is -0.201 (VIOLATED)
           59. Path #9: Recovery slack is -0.200 (VIOLATED)
           60. Path #10: Recovery slack is -0.200 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.141 
           64. Path #2: Removal slack is 0.142 
           65. Path #3: Removal slack is 0.142 
           66. Path #4: Removal slack is 0.143 
           67. Path #5: Removal slack is 0.143 
           68. Path #6: Removal slack is 0.144 
           69. Path #7: Removal slack is 0.144 
           70. Path #8: Removal slack is 0.150 
           71. Path #9: Removal slack is 0.152 
           72. Path #10: Removal slack is 0.154 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 00:08:48 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/histogram/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Fail        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Fail        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Fail        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Fail        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 388.95 MHz ; 388.95 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -1.571 ; -517.708      ; 1005               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.015 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.213 ; -45.710       ; 392                ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.141 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -1.120 ; -79.967       ; 173                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 7.69e+07 years or 2.42e+15 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Number of Synchronizer Chains Found With Unsafe MTBF: 1
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.659 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1.75 years or 5.5e+07 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Number of Synchronizer Chains Found With Unsafe MTBF: 6
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.694 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.038 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 1.243 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4814     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -1.571           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4898     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.015            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 740      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.213           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 740      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.141            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.571 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.571 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27] ; clock        ; clock       ; 1.015        ; -0.161     ; 2.737      ; Slow 900mV -40C Model           ;
; -1.571 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29] ; clock        ; clock       ; 1.010        ; -0.161     ; 2.746      ; Slow 900mV -40C Model           ;
; -1.568 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.718      ; Slow 900mV -40C Model           ;
; -1.559 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.710      ; Slow 900mV -40C Model           ;
; -1.554 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.704      ; Slow 900mV -40C Model           ;
; -1.551 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.702      ; Slow 900mV -40C Model           ;
; -1.546 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.697      ; Slow 900mV -40C Model           ;
; -1.530 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29] ; clock        ; clock       ; 1.010        ; -0.161     ; 2.705      ; Slow 900mV -40C Model           ;
; -1.530 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27] ; clock        ; clock       ; 1.015        ; -0.161     ; 2.696      ; Slow 900mV -40C Model           ;
; -1.530 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23] ; clock        ; clock       ; 1.000        ; -0.161     ; 2.681      ; Slow 900mV -40C Model           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.571 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.870                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.299                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.571 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.015  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.737  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 18    ; 2.042       ; 75         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.870   ; 2.737   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.614 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.614 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.637 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.637 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.870 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N21  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~21|sumout                                                                                                                                      ;
;   6.870 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N23       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]|d ;
;   6.870 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N23       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.015   ; 0.015   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.987   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.015 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.015 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.369 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.778 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.778 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.778 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.691 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N23     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]|clk ;
;   4.691 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N23     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]     ;
;   4.987 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.299   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N23     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -1.571 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.879                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.308                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.571 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.010  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.746  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 20    ; 2.051       ; 75         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.879   ; 2.746   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.614 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.614 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.637 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.637 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.669 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N21  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~21|cout                                                                                                                                        ;
;   6.669 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N24  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~17|cin                                                                                                                                         ;
;   6.879 ;   0.210 ; RR ; CELL   ; 1      ; LABCELL_X110_Y87_N27  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~13|sumout                                                                                                                                      ;
;   6.879 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]|d ;
;   6.879 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.010   ; 0.010   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.982   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.010 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.010 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.364 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.773 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.773 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.773 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.686 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N29     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]|clk ;
;   4.686 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]     ;
;   4.982 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.308   ; 0.326   ;    ; uTsu   ; 1      ; FF_X110_Y87_N29     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -1.568 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.851                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.283                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.568 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.718  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 20    ; 2.023       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.851   ; 2.718   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.614 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.614 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.637 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.637 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.669 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N21  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~21|cout                                                                                                                                        ;
;   6.669 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N24  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~17|cin                                                                                                                                         ;
;   6.851 ;   0.182 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N24  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~17|sumout                                                                                                                                      ;
;   6.851 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N26       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28]|d ;
;   6.851 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N26       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N26     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N26     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.283   ; 0.311   ;    ; uTsu   ; 1      ; FF_X110_Y87_N26     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[28]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -1.559 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.843                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.284                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.559 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.710  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 15    ; 2.015       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.843   ; 2.710   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.617 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X110_Y87_N30  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~9|cin                                                                                                                                          ;
;   6.643 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N33  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~5|cout                                                                                                                                         ;
;   6.643 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N36  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~1|cin                                                                                                                                          ;
;   6.843 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N36  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~1|sumout                                                                                                                                       ;
;   6.843 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32]|d ;
;   6.843 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.284   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N38     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[32]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -1.554 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.837                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.283                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.554 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.704  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 18    ; 2.009       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.837   ; 2.704   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.614 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.614 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.637 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.637 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.837 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|sumout                                                                                                                                      ;
;   6.837 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N20       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26]|d ;
;   6.837 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N20       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.283   ; 0.311   ;    ; uTsu   ; 1      ; FF_X110_Y87_N20     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[26]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -1.551 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.835                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.284                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.551 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.702  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 13    ; 2.007       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.835   ; 2.702   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.617 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X110_Y87_N30  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~9|cin                                                                                                                                          ;
;   6.835 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N33  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~5|sumout                                                                                                                                       ;
;   6.835 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N35       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31]|d ;
;   6.835 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N35       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.284   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N35     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[31]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -1.546 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.830                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.284                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.546 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.697  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 16    ; 2.002       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.830   ; 2.697   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.614 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.614 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.830 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|sumout                                                                                                                                      ;
;   6.830 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N17       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25]|d ;
;   6.830 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N17       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N17     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N17     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.284   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N17     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[25]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -1.530 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.838                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.308                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.530 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.010  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.705  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.415       ; 15         ; 0.015 ; 0.218 ;
;    Cell                ;        ; 16    ; 2.080       ; 77         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.838   ; 2.705   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.594 ;   0.240 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|sumout                                                                                                                                      ;
;   5.599 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81~la_mlab/laboutb[3]                                                                                                                          ;
;   5.781 ;   0.182 ; FF ; IC     ; 3      ; LABCELL_X110_Y88_N33  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~85|dataf                                                                                                                                       ;
;   6.408 ;   0.627 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.423 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.541 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.541 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.573 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.573 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.596 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.596 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.628 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N21  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~21|cout                                                                                                                                        ;
;   6.628 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N24  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~17|cin                                                                                                                                         ;
;   6.838 ;   0.210 ; RR ; CELL   ; 1      ; LABCELL_X110_Y87_N27  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~13|sumout                                                                                                                                      ;
;   6.838 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]|d ;
;   6.838 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.010   ; 0.010   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.982   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.010 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.010 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.364 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.773 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.773 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.773 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.686 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N29     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]|clk ;
;   4.686 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N29     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]     ;
;   4.982 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.308   ; 0.326   ;    ; uTsu   ; 1      ; FF_X110_Y87_N29     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[29]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -1.530 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.829                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.299                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.530 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.015  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.696  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.415       ; 15         ; 0.015 ; 0.218 ;
;    Cell                ;        ; 14    ; 2.071       ; 77         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.829   ; 2.696   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.594 ;   0.240 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|sumout                                                                                                                                      ;
;   5.599 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81~la_mlab/laboutb[3]                                                                                                                          ;
;   5.781 ;   0.182 ; FF ; IC     ; 3      ; LABCELL_X110_Y88_N33  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~85|dataf                                                                                                                                       ;
;   6.408 ;   0.627 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.423 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.541 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.541 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.573 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|cout                                                                                                                                        ;
;   6.573 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X110_Y87_N12  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~33|cin                                                                                                                                         ;
;   6.596 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X110_Y87_N15  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~29|cout                                                                                                                                        ;
;   6.596 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N18  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~25|cin                                                                                                                                         ;
;   6.829 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N21  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~21|sumout                                                                                                                                      ;
;   6.829 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N23       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]|d ;
;   6.829 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N23       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.015   ; 0.015   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.987   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.015 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.015 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.369 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.778 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.778 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.778 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.691 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N23     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]|clk ;
;   4.691 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N23     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]     ;
;   4.987 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.299   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N23     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[27]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -1.530 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 6.814                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 5.284                                                                                                                                                                                                                                                                                 ;
; Slack                           ; -1.530 (VIOLATED)                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.161 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.681  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.663       ; 89         ; 0.000 ; 3.152 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.485       ; 18         ; 0.015 ; 0.252 ;
;    Cell                ;        ; 14    ; 1.986       ; 74         ; 0.000 ; 0.683 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.267       ; 89         ; 0.000 ; 2.913 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                           ;
; 4.133   ; 4.133   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                   ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                     ;
;   0.981 ;   0.470 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                    ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                    ;
;   4.133 ;   3.152 ; RR ; IC     ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk                                                                                                                       ;
;   4.133 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                           ;
; 6.814   ; 2.681   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                               ;
;   4.343 ;   0.210 ; RR ; uTco   ; 1      ; FF_X112_Y88_N38       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|q                                                                                                                         ;
;   4.453 ;   0.110 ; RR ; CELL   ; 20     ; FF_X112_Y88_N38       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]~la_lab/laboutb[5]                                                                                                         ;
;   4.671 ;   0.218 ; RR ; IC     ; 4      ; MLABCELL_X111_Y88_N3  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~121|dataa                                                                                                                                      ;
;   5.354 ;   0.683 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~85|cin                                                                                                                                         ;
;   5.383 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N33 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~81|cout                                                                                                                                        ;
;   5.383 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X111_Y88_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~77|cin                                                                                                                                         ;
;   5.416 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X111_Y88_N39 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~73|cout                                                                                                                                        ;
;   5.416 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|cin                                                                                                                                         ;
;   5.605 ;   0.189 ; RF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69|sumout                                                                                                                                      ;
;   5.610 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X111_Y88_N42 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_1~69~la_mlab/laboutb[8]                                                                                                                          ;
;   5.862 ;   0.252 ; FF ; IC     ; 4      ; LABCELL_X110_Y88_N42  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~73|dataf                                                                                                                                       ;
;   6.449 ;   0.587 ; FF ; CELL   ; 1      ; LABCELL_X110_Y88_N57  ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~53|cout                                                                                                                                        ;
;   6.464 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X110_Y87_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~49|cin                                                                                                                                         ;
;   6.582 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N3   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~45|cout                                                                                                                                        ;
;   6.582 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X110_Y87_N6   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~41|cin                                                                                                                                         ;
;   6.814 ;   0.232 ; FF ; CELL   ; 1      ; LABCELL_X110_Y87_N9   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|add_2~37|sumout                                                                                                                                      ;
;   6.814 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N11       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23]|d ;
;   6.814 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y87_N11       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23]   ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 4.972   ; 3.972   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.409 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                      ;
;   4.676 ;   2.913 ; RR ; IC     ; 1      ; FF_X110_Y87_N11     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23]|clk ;
;   4.676 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y87_N11     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23]     ;
;   4.972 ;   0.296 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 5.284   ; 0.312   ;    ; uTsu   ; 1      ; FF_X110_Y87_N11     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|source_NO_SHIFT_REG[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.015 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.015 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]                                                                                                                                                                                                                                                                                                              ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]                                                                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.264      ; Fast 900mV -40C Model           ;
; 0.015 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.016 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]                                                                                                                 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.019 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.019 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]                                                                                                                                                                                ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.019 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.019 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                           ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.019 ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[32]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.020 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.253      ; Fast 900mV -40C Model           ;
; 0.020 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                    ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.251      ; Fast 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.015 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                             ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.463                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.448                                                                                                                                                                                                                  ;
; Slack                           ; 0.015                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 58         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.206       ; 90         ; 0.000 ; 1.933 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                              ;
; 2.199   ; 2.199   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                       ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y83_N13       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]|clk ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y83_N13       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]     ;
; 2.463   ; 0.264   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                  ;
;   2.310 ;   0.111 ; FF ; uTco   ; 2      ; FF_X109_Y83_N13       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]|q   ;
;   2.310 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y83_N12 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i14~0|datae                                                                             ;
;   2.463 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y83_N12 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i14~0|combout                                                                           ;
;   2.463 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y83_N13       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]|d   ;
;   2.463 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y83_N13       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]     ;
+---------+---------+----+--------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                              ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                       ;
;   2.464 ;   1.933  ; RR ; IC     ; 1      ; FF_X109_Y83_N13     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]|clk ;
;   2.464 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y83_N13     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]     ;
;   2.199 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                    ;
; 2.448   ; 0.249    ;    ; uTh    ; 1      ; FF_X109_Y83_N13     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|bubble_out_i_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11_1_reg_R_v_0[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0] ;
; Launch Clock                    ; clock                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                             ;
; Data Arrival Time               ; 2.454                                                                                                                                ;
; Data Required Time              ; 2.439                                                                                                                                ;
; Slack                           ; 0.015                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.972       ; 90         ; 0.000 ; 1.788 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 59         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.105       ; 41         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.203       ; 90         ; 0.000 ; 1.930 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                         ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                   ;
; 2.196   ; 2.196   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                            ;
;   2.196 ;   1.788 ; RR ; IC     ; 1      ; FF_X105_Y81_N49       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]|clk        ;
;   2.196 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y81_N49       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]            ;
; 2.454   ; 0.258   ;    ;        ;        ;                       ;            ; data path                                                                                                                                       ;
;   2.301 ;   0.105 ; FF ; uTco   ; 2      ; FF_X105_Y81_N49       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]|q          ;
;   2.301 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y81_N48 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|counter_next[0]~0|datae   ;
;   2.454 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y81_N48 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|counter_next[0]~0|combout ;
;   2.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y81_N49       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]|d          ;
;   2.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y81_N49       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]            ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                            ;
; 2.196   ; 2.196    ;    ;        ;        ;                     ;            ; clock path                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                     ;
;   2.461 ;   1.930  ; RR ; IC     ; 1      ; FF_X105_Y81_N49     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]|clk ;
;   2.461 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y81_N49     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]     ;
;   2.196 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                  ;
; 2.439   ; 0.243    ;    ; uTh    ; 1      ; FF_X105_Y81_N49     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter|valid_allow[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.016 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.457                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.441                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.016                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.154       ; 59         ; 0.000 ; 0.154 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.197   ; 2.197   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X109_Y80_N31       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]|clk       ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y80_N31       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]           ;
; 2.457   ; 0.260   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.303 ;   0.106 ; FF ; uTco   ; 2      ; FF_X109_Y80_N31       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]|q         ;
;   2.303 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y80_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|o_data[0]~0|datad   ;
;   2.457 ;   0.154 ; FF ; CELL   ; 2      ; MLABCELL_X109_Y80_N30 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|o_data[0]~0|combout ;
;   2.457 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y80_N31       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]|d         ;
;   2.457 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y80_N31       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.197   ; 2.197    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X109_Y80_N31     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y80_N31     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]     ;
;   2.197 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.441   ; 0.244    ;    ; uTh    ; 1      ; FF_X109_Y80_N31     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg|r_data[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.454                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.435                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.974       ; 90         ; 0.000 ; 1.790 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 61         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.205       ; 90         ; 0.000 ; 1.932 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.198   ; 2.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.198 ;   1.790 ; RR ; IC     ; 1      ; FF_X104_Y84_N31     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk ;
;   2.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y84_N31     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
; 2.454   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   2.298 ;   0.100 ; FF ; uTco   ; 2      ; FF_X104_Y84_N31     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|q   ;
;   2.454 ;   0.156 ; FF ; CELL   ; 1      ; FF_X104_Y84_N32     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|d   ;
;   2.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y84_N32     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 2.198   ; 2.198    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.463 ;   1.932  ; RR ; IC     ; 1      ; FF_X104_Y84_N32     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.463 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y84_N32     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.198 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.435   ; 0.237    ;    ; uTh    ; 1      ; FF_X104_Y84_N32     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.019 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.451                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.432                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.974       ; 90         ; 0.000 ; 1.790 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 60         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.100       ; 40         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.205       ; 90         ; 0.000 ; 1.932 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                            ;
; 2.198   ; 2.198   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port        ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                     ;
;   2.198 ;   1.790 ; RR ; IC     ; 1      ; FF_X104_Y82_N37      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]|clk ;
;   2.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y82_N37      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]     ;
; 2.451   ; 0.253   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                ;
;   2.298 ;   0.100 ; FF ; uTco   ; 2      ; FF_X104_Y82_N37      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]|q   ;
;   2.298 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y82_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|i1401~0|datae                                                       ;
;   2.451 ;   0.153 ; FF ; CELL   ; 1      ; LABCELL_X104_Y82_N36 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|i1401~0|combout                                                     ;
;   2.451 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y82_N37      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]|d   ;
;   2.451 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y82_N37      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]     ;
+---------+---------+----+--------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                            ;
; 2.198   ; 2.198    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                     ;
;   2.463 ;   1.932  ; RR ; IC     ; 1      ; FF_X104_Y82_N37     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]|clk ;
;   2.463 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y82_N37     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]     ;
;   2.198 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                  ;
; 2.432   ; 0.234    ;    ; uTh    ; 1      ; FF_X104_Y82_N37     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_sticky_ena_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.019 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.451                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.432                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 60         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.101       ; 40         ; 0.101 ; 0.101 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.197   ; 2.197   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port        ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X101_Y84_N1       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y84_N1       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
; 2.451   ; 0.254   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.298 ;   0.101 ; FF ; uTco   ; 2      ; FF_X101_Y84_N1       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|q   ;
;   2.298 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y84_N0 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i10|datae           ;
;   2.451 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X101_Y84_N0 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i10|combout         ;
;   2.451 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y84_N1       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|d   ;
;   2.451 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y84_N1       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+---------+----+--------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.197   ; 2.197    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.197 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.432   ; 0.235    ;    ; uTh    ; 1      ; FF_X101_Y84_N1      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.019 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.447                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.428                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.971       ; 90         ; 0.000 ; 1.787 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 61         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.202       ; 90         ; 0.000 ; 1.929 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.195   ; 2.195   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port         ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.195 ;   1.787 ; RR ; IC     ; 1      ; FF_X109_Y79_N19       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]|clk ;
;   2.195 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y79_N19       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]     ;
; 2.447   ; 0.252   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.294 ;   0.099 ; FF ; uTco   ; 2      ; FF_X109_Y79_N19       ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]|q   ;
;   2.294 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y79_N18 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|i_next_cleanups_histogram27_q[0]~0|datae                                                                                             ;
;   2.447 ;   0.153 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y79_N18 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|i_next_cleanups_histogram27_q[0]~0|combout                                                                                           ;
;   2.447 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y79_N19       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]|d   ;
;   2.447 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y79_N19       ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]     ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.195   ; 2.195    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.460 ;   1.929  ; RR ; IC     ; 1      ; FF_X109_Y79_N19     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]|clk ;
;   2.460 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y79_N19     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]     ;
;   2.195 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.428   ; 0.233    ;    ; uTh    ; 1      ; FF_X109_Y79_N19     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo|r_data_NO_SHIFT_REG[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.019 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[32] ;
; To Node                         ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32] ;
; Launch Clock                    ; clock                                                                                               ;
; Latch Clock                     ; clock                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 2.446                                                                                               ;
; Data Required Time              ; 2.427                                                                                               ;
; Slack                           ; 0.019                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.966       ; 90         ; 0.000 ; 1.782 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.196       ; 89         ; 0.000 ; 1.923 ;
;    Cell                ;       ; 3     ; 0.258       ; 11         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                           ;
; 2.190   ; 2.190   ;    ;        ;        ;                     ;            ; clock path                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                    ;
;   2.190 ;   1.782 ; RR ; IC     ; 1      ; FF_X98_Y80_N56      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[32]|clk ;
;   2.190 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y80_N56      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[32]     ;
; 2.446   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                               ;
;   2.286 ;   0.096 ; FF ; uTco   ; 2      ; FF_X98_Y80_N56      ;            ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.writedata[32]|q   ;
;   2.446 ;   0.160 ; FF ; CELL   ; 1      ; FF_X98_Y80_N55      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]|d   ;
;   2.446 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y80_N55      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                           ;
; 2.190   ; 2.190    ;    ;        ;        ;                     ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                   ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                     ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                    ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                    ;
;   2.454 ;   1.923  ; RR ; IC     ; 1      ; FF_X98_Y80_N55      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]|clk ;
;   2.454 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y80_N55      ; High Speed ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]     ;
;   2.190 ;   -0.264 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                 ;
; 2.427   ; 0.237    ;    ; uTh    ; 1      ; FF_X98_Y80_N55      ;            ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.writedata[32]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.450                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.430                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.253 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 60         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.100       ; 40         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                          ;
; 2.197   ; 2.197   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                   ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|clk ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
; 2.450   ; 0.253   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                              ;
;   2.297 ;   0.100 ; FF ; uTco   ; 2      ; FF_X110_Y81_N7      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|q   ;
;   2.297 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X110_Y81_N6 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i11|datae                            ;
;   2.450 ;   0.153 ; FF ; CELL   ; 1      ; LABCELL_X110_Y81_N6 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i11|combout                          ;
;   2.450 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|d   ;
;   2.450 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                          ;
; 2.197   ; 2.197    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                  ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                   ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y81_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
;   2.197 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                ;
; 2.430   ; 0.233    ;    ; uTh    ; 1      ; FF_X110_Y81_N7      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.020 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.448                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.428                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.251 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.153       ; 61         ; 0.000 ; 0.153 ;
;    uTco                ;       ; 1     ; 0.098       ; 39         ; 0.098 ; 0.098 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 2.197   ; 2.197   ;    ;        ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port        ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port        ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                 ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X110_Y81_N25      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|clk ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y81_N25      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
; 2.448   ; 0.251   ;    ;        ;        ;                      ;            ; data path                                                                                                                                                                                                                                                                            ;
;   2.295 ;   0.098 ; FF ; uTco   ; 2      ; FF_X110_Y81_N25      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|q   ;
;   2.295 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X110_Y81_N24 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i12|datae                          ;
;   2.448 ;   0.153 ; FF ; CELL   ; 1      ; LABCELL_X110_Y81_N24 ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|i12|combout                        ;
;   2.448 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y81_N25      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|d   ;
;   2.448 ;   0.000 ; FF ; CELL   ; 1      ; FF_X110_Y81_N25      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
+---------+---------+----+--------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                        ;
; 2.197   ; 2.197    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                 ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X110_Y81_N25     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y81_N25     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
;   2.197 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                              ;
; 2.428   ; 0.231    ;    ; uTh    ; 1      ; FF_X110_Y81_N25     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.213 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.213 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0~register_clock0                                                                              ; clock        ; clock       ; 1.000        ; -0.030     ; 0.874      ; Slow 900mV 100C Model           ;
; -0.208 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]             ; clock        ; clock       ; 1.000        ; -0.056     ; 1.030      ; Slow 900mV 100C Model           ;
; -0.207 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0] ; clock        ; clock       ; 1.000        ; -0.056     ; 1.030      ; Slow 900mV 100C Model           ;
; -0.205 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]                                                                               ; clock        ; clock       ; 1.000        ; -0.057     ; 1.015      ; Slow 900mV 100C Model           ;
; -0.205 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]                                                                               ; clock        ; clock       ; 1.000        ; -0.057     ; 1.015      ; Slow 900mV 100C Model           ;
; -0.203 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]                                                                                        ; clock        ; clock       ; 1.000        ; -0.057     ; 1.015      ; Slow 900mV 100C Model           ;
; -0.203 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]                                                                                        ; clock        ; clock       ; 1.000        ; -0.057     ; 1.015      ; Slow 900mV 100C Model           ;
; -0.201 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]                                                                                                           ; clock        ; clock       ; 1.000        ; -0.056     ; 1.030      ; Slow 900mV 100C Model           ;
; -0.200 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 1.000        ; -0.071     ; 0.999      ; Slow 900mV 100C Model           ;
; -0.200 ; sync_resetn[2] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]                                                                                                     ; clock        ; clock       ; 1.000        ; -0.056     ; 1.030      ; Slow 900mV 100C Model           ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.213 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                            ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 4.951                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.738                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.213 (VIOLATED)                                                                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.030 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.874  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.556       ; 64         ; 0.000 ; 0.556 ;
;    Cell                ;        ; 3     ; 0.122       ; 14         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 22         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                             ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                      ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                        ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                            ;
; 4.951   ; 0.874   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                 ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                          ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                         ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                               ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                     ;
;   4.951 ;   0.556 ; RR ; IC     ; 1      ; MPDSP_X100_Y80_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0|aclr[0]         ;
;   4.951 ;   0.000 ; RR ; CELL   ; 68     ; MPDSP_X100_Y80_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                           ;
; 5.047   ; 4.047   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                            ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                     ;
;   1.340 ;   0.340 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.376 ; RR ; CELL ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; CELL ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                      ;
;   4.634 ;   2.918 ; RR ; IC   ; 1      ; MPDSP_X100_Y80_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0|clk[0]          ;
;   4.634 ;   0.000 ; RR ; CELL ; 68     ; MPDSP_X100_Y80_N0   ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
;   5.047 ;   0.413 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                   ;
; 4.738   ; -0.309  ;    ; uTsu ; 68     ; MPDSP_X100_Y80_N0   ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28|block_rsrvd_fix_impl_DSP0~register_clock0 ;
+---------+---------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.208 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 5.107                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 4.899                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.208 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.712       ; 69         ; 0.000 ; 0.712 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.261       ; 90         ; 0.000 ; 2.921 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.107   ; 1.030   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   5.107 ;   0.712 ; RR ; IC     ; 1      ; FF_X103_Y83_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]|clrn ;
;   5.107 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 5.021   ; 4.021   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.637 ;   2.921 ; RR ; IC     ; 1      ; FF_X103_Y83_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]|clk ;
;   4.637 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]     ;
;   5.021 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.899   ; -0.122  ;    ; uTsu   ; 1      ; FF_X103_Y83_N44     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo|r_valid_NO_SHIFT_REG[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.207 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 5.107                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 4.900                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; -0.207 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.712       ; 69         ; 0.000 ; 0.712 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.261       ; 90         ; 0.000 ; 2.921 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 5.107   ; 1.030   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   5.107 ;   0.712 ; RR ; IC     ; 1      ; FF_X103_Y83_N56     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0]|clrn ;
;   5.107 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N56     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 5.021   ; 4.021   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   4.637 ;   2.921 ; RR ; IC     ; 1      ; FF_X103_Y83_N56     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0]|clk ;
;   4.637 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N56     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0]     ;
;   5.021 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 4.900   ; -0.121  ;    ; uTsu   ; 1      ; FF_X103_Y83_N56     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo|r_valid_NO_SHIFT_REG[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.205 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.092                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.887                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.205 (VIOLATED)                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.015  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.697       ; 69         ; 0.000 ; 0.697 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.260       ; 90         ; 0.000 ; 2.920 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                            ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                ;
; 5.092   ; 1.015   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                     ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                              ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                             ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                                   ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                         ;
;   5.092 ;   0.697 ; RR ; IC     ; 1      ; FF_X104_Y75_N8      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]|clrn ;
;   5.092 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N8      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 5.020   ; 4.020   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                         ;
;   4.636 ;   2.920 ; RR ; IC     ; 1      ; FF_X104_Y75_N8      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]|clk ;
;   4.636 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N8      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]     ;
;   5.020 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 4.887   ; -0.133  ;    ; uTsu   ; 1      ; FF_X104_Y75_N8      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[21]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.205 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.092                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.887                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.205 (VIOLATED)                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.015  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.697       ; 69         ; 0.000 ; 0.697 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.260       ; 90         ; 0.000 ; 2.920 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                            ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                ;
; 5.092   ; 1.015   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                     ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                              ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                             ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                                   ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                         ;
;   5.092 ;   0.697 ; RR ; IC     ; 1      ; FF_X104_Y75_N2      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]|clrn ;
;   5.092 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N2      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 5.020   ; 4.020   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                         ;
;   4.636 ;   2.920 ; RR ; IC     ; 1      ; FF_X104_Y75_N2      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]|clk ;
;   4.636 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N2      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]     ;
;   5.020 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 4.887   ; -0.133  ;    ; uTsu   ; 1      ; FF_X104_Y75_N2      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|redist8_fracR_uid25_block_rsrvd_fix_b_1_q[19]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.203 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.092                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.889                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.203 (VIOLATED)                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.015  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.697       ; 69         ; 0.000 ; 0.697 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.260       ; 90         ; 0.000 ; 2.920 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                   ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                       ;
; 5.092   ; 1.015   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                     ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                    ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.092 ;   0.697 ; RR ; IC     ; 1      ; FF_X104_Y75_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]|clrn ;
;   5.092 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                       ;
; 5.020   ; 4.020   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.636 ;   2.920 ; RR ; IC     ; 1      ; FF_X104_Y75_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]|clk ;
;   4.636 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N44     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]     ;
;   5.020 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                             ;
; 4.889   ; -0.131  ;    ; uTsu   ; 1      ; FF_X104_Y75_N44     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[7]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.203 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.092                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.889                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.203 (VIOLATED)                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.057 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.015  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.697       ; 69         ; 0.000 ; 0.697 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.260       ; 90         ; 0.000 ; 2.920 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                        ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                   ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                       ;
; 5.092   ; 1.015   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                            ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                     ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                                    ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                                          ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                                ;
;   5.092 ;   0.697 ; RR ; IC     ; 1      ; FF_X104_Y75_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]|clrn ;
;   5.092 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                       ;
; 5.020   ; 4.020   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                ;
;   4.636 ;   2.920 ; RR ; IC     ; 1      ; FF_X104_Y75_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]|clk ;
;   4.636 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y75_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]     ;
;   5.020 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                             ;
; 4.889   ; -0.131  ;    ; uTsu   ; 1      ; FF_X104_Y75_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|expPreRnd_uid14_block_rsrvd_fix_o[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.201 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                               ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 5.107                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 4.906                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; -0.201 (VIOLATED)                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.712       ; 69         ; 0.000 ; 0.712 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.261       ; 90         ; 0.000 ; 2.921 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                     ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                             ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                               ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                              ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                    ;
; 5.107   ; 1.030   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                         ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                  ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                 ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                       ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                             ;
;   5.107 ;   0.712 ; RR ; IC     ; 1      ; FF_X103_Y83_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]|clrn ;
;   5.107 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                    ;
; 5.021   ; 4.021   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                            ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   4.637 ;   2.921 ; RR ; IC     ; 1      ; FF_X103_Y83_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]|clk ;
;   4.637 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N35     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]     ;
;   5.021 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.906   ; -0.115  ;    ; uTsu   ; 1      ; FF_X103_Y83_N35     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.200 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                    ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33] ;
; Launch Clock                    ; clock                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                      ;
; Data Arrival Time               ; 5.076                                                                                                                                                         ;
; Data Required Time              ; 4.876                                                                                                                                                         ;
; Slack                           ; -0.200 (VIOLATED)                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.071 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.999  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.681       ; 68         ; 0.000 ; 0.681 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 20         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.345       ; 90         ; 0.000 ; 3.005 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                      ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                               ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                 ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                     ;
; 5.076   ; 0.999   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                          ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                   ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                  ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                        ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                              ;
;   5.076 ;   0.681 ; RR ; IC     ; 1      ; FF_X112_Y88_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clrn ;
;   5.076 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                     ;
; 5.006   ; 4.006   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                              ;
;   4.721 ;   3.005 ; RR ; IC     ; 1      ; FF_X112_Y88_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]|clk ;
;   4.721 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y88_N38     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]     ;
;   5.006 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                           ;
; 4.876   ; -0.130  ;    ; uTsu   ; 1      ; FF_X112_Y88_N38     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|i_unnamed_histogram4_o[33]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.200 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                     ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.107                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 4.907                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; -0.200 (VIOLATED)                                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.056 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.030  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.651       ; 90         ; 0.486 ; 3.165 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.712       ; 69         ; 0.000 ; 0.712 ;
;    Cell                ;        ; 3     ; 0.122       ; 12         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 19         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.261       ; 90         ; 0.000 ; 2.921 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                           ;
; 4.077   ; 4.077   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                   ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                     ;
;   0.912 ;   0.426 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                    ;
;   4.077 ;   3.165 ; RR ; IC     ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                      ;
;   4.077 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                          ;
; 5.107   ; 1.030   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                               ;
;   4.273 ;   0.196 ; RR ; uTco   ; 1      ; FF_X107_Y80_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                        ;
;   4.395 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y80_N40     ; High Speed ; sync_resetn[2]~la_mlab/laboutb[6]                                                                                                                                                                                                                                                                                                       ;
;   4.395 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|resetn|input                                                                                                                                                                                                                                                                                                             ;
;   4.395 ;   0.000 ; RR ; CELL   ; 672    ; Boundary Port       ;            ; histogram_inst|resetn                                                                                                                                                                                                                                                                                                                   ;
;   5.107 ;   0.712 ; RR ; IC     ; 1      ; FF_X103_Y83_N41     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]|clrn ;
;   5.107 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N41     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                        ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                          ;
; 5.021   ; 4.021   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                  ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.376 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                   ;
;   4.637 ;   2.921 ; RR ; IC     ; 1      ; FF_X103_Y83_N41     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]|clk ;
;   4.637 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y83_N41     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]     ;
;   5.021 ;   0.384 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                ;
; 4.907   ; -0.114  ;    ; uTsu   ; 1      ; FF_X103_Y83_N41     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist7_i_masked51_histogram34_q_6_delay_1[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.141 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.141 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]   ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.142 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]  ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.142 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]   ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.143 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0  ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.143 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.144 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]  ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.144 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]  ; clock        ; clock       ; 0.000        ; 0.113      ; 0.313      ; Fast 900mV -40C Model           ;
; 0.150 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]          ; clock        ; clock       ; 0.000        ; 0.012      ; 0.223      ; Fast 900mV -40C Model           ;
; 0.152 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]          ; clock        ; clock       ; 0.000        ; 0.012      ; 0.223      ; Fast 900mV -40C Model           ;
; 0.154 ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]           ; clock        ; clock       ; 0.000        ; 0.012      ; 0.223      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.141 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.371                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.141                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N1      ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                             ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N1      ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N1      ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N1      ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.371   ; 0.059    ;    ; uTh    ; 1      ; FF_X112_Y82_N1      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.142 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.370                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N47     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                            ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N47     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N47     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N47     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.370   ; 0.058    ;    ; uTh    ; 1      ; FF_X112_Y82_N47     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.142 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.370                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N53     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clrn                                                             ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N53     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N53     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N53     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.370   ; 0.058    ;    ; uTh    ; 1      ; FF_X112_Y82_N53     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.143 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.369                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N14     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                            ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N14     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N14     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N14     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.369   ; 0.057    ;    ; uTh    ; 1      ; FF_X112_Y82_N14     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.143 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.369                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.143                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N37     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clrn                                                           ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N37     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N37     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N37     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.369   ; 0.057    ;    ; uTh    ; 1      ; FF_X112_Y82_N37     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.144 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N55     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                            ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N55     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N55     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N55     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.368   ; 0.056    ;    ; uTh    ; 1      ; FF_X112_Y82_N55     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.144 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.144                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.313 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.169       ; 54         ; 0.169 ; 0.169 ;
;    Cell                ;       ; 2     ; 0.047       ; 15         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.097       ; 31         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.228       ; 90         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.512   ; 0.313   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.296 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y82_N50     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.343 ;   0.047 ; RR ; CELL   ; 7      ; FF_X109_Y82_N50     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[13] ;
;   2.512 ;   0.169 ; RR ; IC     ; 1      ; FF_X112_Y82_N32     ; Mixed      ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                            ;
;   2.512 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y82_N32     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.312   ; 2.312    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   2.486 ;   1.955  ; RR ; IC     ; 1      ; FF_X112_Y82_N32     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   2.486 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y82_N32     ; Low Power  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   2.312 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 2.368   ; 0.056    ;    ; uTh    ; 1      ; FF_X112_Y82_N32     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.150 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.150                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.197   ; 2.197   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.420   ; 0.223   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.293 ;   0.096 ; RR ; uTco   ; 1      ; FF_X102_Y84_N20     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.339 ;   0.046 ; RR ; CELL   ; 7      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   2.420 ;   0.081 ; RR ; IC     ; 1      ; FF_X101_Y84_N55     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                           ;
;   2.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y84_N55     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.209   ; 2.209    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X101_Y84_N55     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y84_N55     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.209 ;   -0.253 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.270   ; 0.061    ;    ; uTh    ; 1      ; FF_X101_Y84_N55     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.152 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.152                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.197   ; 2.197   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.420   ; 0.223   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.293 ;   0.096 ; RR ; uTco   ; 1      ; FF_X102_Y84_N20     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.339 ;   0.046 ; RR ; CELL   ; 7      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   2.420 ;   0.081 ; RR ; IC     ; 1      ; FF_X101_Y84_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                           ;
;   2.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y84_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.209   ; 2.209    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X101_Y84_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y84_N7      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   2.209 ;   -0.253 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.268   ; 0.059    ;    ; uTh    ; 1      ; FF_X101_Y84_N7      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.154 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.012 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.223 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.973       ; 90         ; 0.000 ; 1.789 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.081       ; 36         ; 0.081 ; 0.081 ;
;    Cell                ;       ; 2     ; 0.046       ; 21         ; 0.000 ; 0.046 ;
;    uTco                ;       ; 1     ; 0.096       ; 43         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.204       ; 90         ; 0.000 ; 1.931 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.197   ; 2.197   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.197 ;   1.789 ; RR ; IC     ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.197 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.420   ; 0.223   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.293 ;   0.096 ; RR ; uTco   ; 1      ; FF_X102_Y84_N20     ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.339 ;   0.046 ; RR ; CELL   ; 7      ; FF_X102_Y84_N20     ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[13] ;
;   2.420 ;   0.081 ; RR ; IC     ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 2.209   ; 2.209    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 306    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; histogram_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 1696   ; Boundary Port       ;            ; histogram_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.462 ;   1.931  ; RR ; IC     ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.462 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y84_N1      ; High Speed ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.209 ;   -0.253 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.266   ; 0.057    ;    ; uTh    ; 1      ; FF_X101_Y84_N1      ;            ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 00:08:41 2023
    Info: System process ID: 137990
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/histogram/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_histogram".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.571
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.571            -517.708      1005      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.015               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.213
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.213             -45.710       392      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.141
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.141               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -1.120
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.120             -79.967       173      clock Slow 900mV -40C Model 
Critical Warning (19536): Report Metastability (Slow 900mV 100C Model): Found 6 synchronizer chains, 1 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 7.69e+07 years or 2.42e+15 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 6
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 1
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.659 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 6 synchronizer chains, 6 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 1.75 years or 5.5e+07 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 6
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 6
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.694 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 6 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.038 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV -40C Model): Found 6 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Info (332114): 
Worst Case Available Settling Time: 1.243 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2508 megabytes
    Info: Processing ended: Wed Apr  5 00:08:49 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 137990


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 163   ; 163  ;
; Unconstrained Input Port Paths  ; 165   ; 165  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; resetn                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[4]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[5]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[6]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[7]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[8]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[9]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[10]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[11]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[12]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[13]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[14]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[15]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[16]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[17]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[18]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[19]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[20]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[21]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[22]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[23]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[24]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[25]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[26]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[27]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[28]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[29]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[30]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[31]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[32]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[33]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[34]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[35]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[36]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[37]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[38]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[39]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[40]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[41]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[42]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[43]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[44]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[45]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[46]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[47]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[48]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[49]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[50]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[51]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[52]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[53]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[54]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[55]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[56]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[57]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[58]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[59]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[60]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[61]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[62]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[63]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                       ; Comment                                                                               ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; histogram_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                               ;
+----------------------------------+--------------------------------------------------------------------------------------+
; Input Port                       ; Comment                                                                              ;
+----------------------------------+--------------------------------------------------------------------------------------+
; resetn                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[4]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[5]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[6]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[7]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[8]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[9]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[10]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[11]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[12]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[13]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[14]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[15]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[16]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[17]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[18]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[19]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[20]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[21]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[22]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[23]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[24]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[25]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[26]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[27]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[28]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[29]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[30]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[31]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[32]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[33]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[34]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[35]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[36]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[37]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[38]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[39]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[40]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[41]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[42]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[43]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[44]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[45]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[46]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[47]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[48]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[49]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[50]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[51]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[52]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[53]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[54]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[55]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[56]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[57]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[58]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[59]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[60]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[61]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[62]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_hist_r[63]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_n[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                       ; Comment                                                                               ;
+-----------------------------------+---------------------------------------------------------------------------------------+
; histogram_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; histogram_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.571   ; 0.015 ; -0.213   ; 0.141   ; -1.120              ;
;  clock           ; -1.571   ; 0.015 ; -0.213   ; 0.141   ; -1.120              ;
; Design-wide TNS  ; -517.708 ; 0.0   ; -45.71   ; 0.0     ; -79.967             ;
;  clock           ; -517.708 ; 0.000 ; -45.710  ; 0.000   ; -79.967             ;
+------------------+----------+-------+----------+---------+---------------------+


