INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex3_16_to_4_priority_encoder/ex3_16_to_4_priority_encoder.sim/sim_1/impl/func/xsim/top_module_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex3_16_to_4_priority_encoder/ex3_16_to_4_priority_encoder.srcs/sources_1/new/priority_encoder_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_16_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex3_16_to_4_priority_encoder/ex3_16_to_4_priority_encoder.srcs/sources_1/new/priority_encoder_4_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'priority_encoder_4_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Workplace/SUSTech-EE332-Digital-System-Designing-Laboratory/Lab02/ex3_16_to_4_priority_encoder/ex3_16_to_4_priority_encoder.srcs/sim_1/new/top_module_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module_tb'
