| units: 0.5 tech: gf180mcuD format: MIT
x a_37288_11028# a_41964_10796# a_39352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43888 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21032 y=-6379 pfet_03v3
x a_47520_n7312# a_48644_n6052# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49204 y=-6051 pfet_03v3
x CK10 VDDD a_n60504_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-60559 y=11730 pfet_03v3
x a_n29878_n2740# VCM Bit_1 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-29865 y=-3107 nfet_03v3
x a_n18580_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16895 y=10796 nfet_03v3
x a_8090_n1944# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_11088_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11032 y=-1943 pfet_03v3
x CK9 VDDD a_n28504_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-28559 y=11730 pfet_03v3
x Set VDDD a_40336_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40280 y=12056 pfet_03v3
x a_8208_n2082# a_14118_n1944# a_14304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14248 y=-3203 nfet_03v3
x a_76828_n3204# a_78304_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=80228 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-10967 y=-7079 nfet_03v3
x a_4388_11030# VDDD a_20240_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=20020 y=12186 pfet_03v3
x a_66122_n1986# a_72208_n2836# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=84904 y=-2971 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-77067 y=11028 nfet_03v3
x a_44828_n3204# a_46304_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=48228 y=-3203 nfet_03v3
x a_n23256_n28014# a_n21028_n28246# a_n15944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15999 y=-28245 nfet_03v3
x Reset VSSD a_n83796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-82487 y=6688 nfet_03v3
x CK1 VSSD a_79624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=79568 y=-28013 nfet_03v3
x a_n7012_n28246# a_n6028_n26986# a_n6028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-5467 y=-26985 pfet_03v3
x Set a_81296_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81856 y=-1943 pfet_03v3
x Set a_31820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=32380 y=-28245 nfet_03v3
x clks VDDD a_180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=124 y=-26985 pfet_03v3
x Set a_n79816_12056# a_n79816_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-79255 y=12056 pfet_03v3
x Set VDDD a_n55664_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55719 y=12056 pfet_03v3
x a_67496_11030# a_84438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=85448 y=7910 pfet_03v3
x a_n60504_11030# VSSD a_n43562_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=-43781 y=6650 nfet_03v3
x a_3496_11030# Bit_7 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=24002 y=10892 nfet_03v3
x a_35398_n1950# Bit_3 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=35398 y=-1813 pfet_03v3
x Set a_49296_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49856 y=-1943 pfet_03v3
x Reset a_40988_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41548 y=7948 pfet_03v3
x a_n57892_7810# a_n58010_7948# a_n53272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53327 y=6688 nfet_03v3
x a_n58712_11028# a_n54036_10796# a_n56648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-52111 y=12056 pfet_03v3
x a_38108_7810# a_37990_7948# a_38176_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38120 y=7948 pfet_03v3
x a_20924_n28014# VSSD a_21744_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=21688 y=-28013 nfet_03v3
x clks a_55600_n26986# a_55600_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=56160 y=-26985 pfet_03v3
x a_72208_n2082# a_78118_n1944# D_C_5 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82840 y=-1943 pfet_03v3
x a_n67012_n28246# a_n66028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-65467 y=-28245 nfet_03v3
x a_n84076_n28014# a_n73180_n28246# a_n75944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-71447 y=-28245 nfet_03v3
x Set a_n45716_n6052# a_n45716_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45155 y=-6051 pfet_03v3
x clks a_n64400_n26986# a_n64400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-63839 y=-26985 pfet_03v3
x a_n57892_11028# D_C_10 a_n56648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56703 y=12056 pfet_03v3
x a_38108_7810# a_37990_7948# a_42728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42672 y=6688 nfet_03v3
x a_n24076_n28014# VDDD a_n23256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23311 y=-27313 pfet_03v3
x Reset a_9964_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=10524 y=10796 nfet_03v3
x a_n28504_11030# a_n11562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-10551 y=7910 pfet_03v3
x Set VDDD a_n21564_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21619 y=-6051 pfet_03v3
x a_n15944_n28246# a_n14820_n26986# CK7 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14259 y=-26985 pfet_03v3
x a_n24648_10796# a_n23664_12056# a_n23664_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23103 y=12056 pfet_03v3
x Reset VDDD a_16644_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16588 y=-6051 pfet_03v3
x a_n43562_6650# Bit_9 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-41379 y=6630 nfet_03v3
x a_14118_n1944# a_12828_n3204# a_17296_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17240 y=-1943 pfet_03v3
x a_n55792_n2082# a_n55910_n1944# a_n51172_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-51227 y=-3203 nfet_03v3
x a_n91612_11030# a_n75760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-74551 y=10892 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24795 y=-2271 pfet_03v3
x a_n55792_n2836# a_n55792_n2082# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-43915 y=-2971 nfet_03v3
x a_n23792_n2082# a_n23910_n1944# a_n19172_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19227 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD a_n15816_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15871 y=12056 pfet_03v3
x Reset VSSD a_12204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=13512 y=6688 nfet_03v3
x a_n23792_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n22548_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22603 y=-6051 pfet_03v3
x a_n81028_n28246# VSSD a_n79400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-79455 y=-28245 nfet_03v3
x a_23972_n28246# VDDD a_25600_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=25544 y=-26985 pfet_03v3
x a_2122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_3352_n7430# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4688 y=-7349 nfet_03v3
x a_38108_7056# a_38108_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=49984 y=6920 nfet_03v3
x CK11 VSSD a_n73180_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-73235 y=-28245 nfet_03v3
x a_50924_n28014# VDDD a_51744_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=51688 y=-27313 pfet_03v3
x a_n25892_7810# a_n19982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15259 y=7948 pfet_03v3
x a_6108_7056# a_5990_7948# a_6176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6120 y=6688 nfet_03v3
x CK7 VSSD a_35496_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=35440 y=11030 nfet_03v3
x a_n61878_n2740# a_n61878_n1986# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-42195 y=-2269 pfet_03v3
x a_n53564_n7312# VSSD a_n51936_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-51991 y=-7311 nfet_03v3
x Reset a_76064_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=76624 y=-7311 nfet_03v3
x a_70108_11028# a_80184_10796# a_77420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81916 y=12056 pfet_03v3
x a_2122_n1986# a_8208_n2836# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20904 y=-2271 pfet_03v3
x a_66744_n28014# a_70600_n28246# a_67988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72524 y=-28245 nfet_03v3
x a_n21564_n7312# VSSD a_n19936_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19991 y=-7311 nfet_03v3
x a_38108_11028# a_48184_10796# a_45420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49916 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD a_16184_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=16128 y=10796 nfet_03v3
x a_n89892_7056# a_n90010_7948# a_n85272_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-85327 y=7948 pfet_03v3
x a_72208_n2836# a_72208_n2082# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84084 y=-2271 pfet_03v3
x Set VDDD a_n81028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-81083 y=-26985 pfet_03v3
x a_8208_n7080# a_10436_n7312# a_15520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=15464 y=-7311 nfet_03v3
x a_5288_11028# VDDD a_6108_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6052 y=11728 pfet_03v3
x a_2122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_3398_n1950# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4688 y=-1847 pfet_03v3
x Reset a_n54036_12056# a_n54036_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53475 y=12056 pfet_03v3
x a_39352_10796# a_40336_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=40896 y=10796 nfet_03v3
x a_37988_n28246# a_38972_n26986# a_38972_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39532 y=-26985 pfet_03v3
x clks a_n49400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48839 y=-28245 nfet_03v3
x a_70108_7056# a_69990_7948# a_74728_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74672 y=7948 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-86451 y=6688 nfet_03v3
x Set a_n43180_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-42619 y=-28245 nfet_03v3
x a_7388_n7080# VDDD a_8208_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8152 y=-6379 pfet_03v3
x a_n8256_n28014# a_n4400_n28246# a_n7012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-2475 y=-28245 nfet_03v3
x a_6108_11028# a_9964_10796# a_7352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=11888 y=10796 nfet_03v3
x a_n56612_n7080# a_n53564_n7312# a_n48480_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48535 y=-6051 pfet_03v3
x a_n89892_11028# a_n79816_10796# a_n82580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-78083 y=12056 pfet_03v3
x a_37288_11028# a_40336_10796# a_45420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45364 y=12056 pfet_03v3
x Set a_38176_6688# a_39348_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39292 y=7948 pfet_03v3
x a_n17882_n1944# a_n19172_n3204# a_n14704_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14759 y=-1943 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_73448_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74008 y=-1943 pfet_03v3
x a_68388_11030# a_84240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=85448 y=10892 nfet_03v3
x a_42436_n7312# VDDD a_44064_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44008 y=-6051 pfet_03v3
x a_20240_12186# VDDD Bit_7 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=22574 y=12186 pfet_03v3
x Reset a_44204_6688# a_45568_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45512 y=7948 pfet_03v3
x CK4 a_34122_n2740# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=54696 y=-2269 pfet_03v3
x Set VSSD a_n55724_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-54607 y=-3203 nfet_03v3
x clks VDDD a_n56612_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56667 y=-6379 pfet_03v3
x Set VDDD a_n6028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-6083 y=-26985 pfet_03v3
x a_n52012_n28246# a_n51028_n26986# a_n51028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-50467 y=-26985 pfet_03v3
x a_10728_6688# a_12204_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=14128 y=6688 nfet_03v3
x a_66122_n2740# a_66122_n1986# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=85804 y=-2969 nfet_03v3
x CK8 VSSD a_n25376_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-25431 y=-28013 nfet_03v3
x Valid VDDD a_20924_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20868 y=-27313 pfet_03v3
x Valid VDDD a_n24076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24131 y=-27313 pfet_03v3
x a_71388_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_73452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=73396 y=-7311 nfet_03v3
x Set a_n47816_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47255 y=10796 nfet_03v3
x Set VSSD a_n23664_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23719 y=10796 nfet_03v3
x a_n61878_n1986# a_n55792_n2836# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-43095 y=-2271 pfet_03v3
x a_n75944_n28246# CK11 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-74259 y=-28245 nfet_03v3
x a_50924_n28014# CK3 a_52988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=52932 y=-28245 nfet_03v3
x a_72208_n7080# a_76064_n7312# a_73452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=77988 y=-7311 nfet_03v3
x Set VSSD a_n66028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-66083 y=-28245 nfet_03v3
x a_n25892_11028# a_n22036_10796# a_n24648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-20111 y=10796 nfet_03v3
x a_72336_10796# VSSD a_73964_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=73908 y=10796 nfet_03v3
x a_n23792_n2836# a_n23910_n1944# a_n23724_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23779 y=-3203 nfet_03v3
x a_n66028_n28246# VDDD a_n64400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-64455 y=-26985 pfet_03v3
x Set VSSD a_74436_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74380 y=-7311 nfet_03v3
x a_13420_10796# a_14544_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15104 y=12056 pfet_03v3
x clks VSSD CK2 VSSD s=38064,868 d=38064,868 l=56 w=312 x=60124 y=-28245 nfet_03v3
x Set VSSD a_6176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=7292 y=6688 nfet_03v3
x a_n55910_n1944# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n52912_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-52967 y=-1943 pfet_03v3
x Set a_8276_n3204# a_9448_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9392 y=-1943 pfet_03v3
x CK3 VSSD a_49624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=49568 y=-28013 nfet_03v3
x Set a_50284_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=50844 y=-7311 nfet_03v3
x a_5990_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=8932 y=6688 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47411 y=-7311 nfet_03v3
x a_n60602_n1950# Bit_0 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-60601 y=-1813 pfet_03v3
x a_n26712_11028# D_C_9 a_n24648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24703 y=10796 nfet_03v3
x a_n90010_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-87067 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=85032 y=-6379 pfet_03v3
x Set VSSD a_8972_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8916 y=-28245 nfet_03v3
x Set a_18284_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=18844 y=-7311 nfet_03v3
x a_n55664_10796# VDDD a_n54036_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-54091 y=12056 pfet_03v3
x CK10 VSSD a_n60504_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-60559 y=11030 nfet_03v3
x CK10 VDDD a_n55376_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55431 y=-27313 pfet_03v3
x Set VSSD a_n89824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-88707 y=6688 nfet_03v3
x a_8208_n7080# a_18284_n7312# a_15520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20016 y=-6051 pfet_03v3
x a_8336_10796# VDDD a_9964_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9908 y=12056 pfet_03v3
x a_n28602_n1950# Bit_1 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-28601 y=-1813 pfet_03v3
x a_72090_n1944# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_75088_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75032 y=-1943 pfet_03v3
x Reset VSSD a_n49696_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48387 y=-3203 nfet_03v3
x a_74056_n28246# a_75180_n26986# CK1 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75740 y=-26985 pfet_03v3
x a_72208_n2082# a_78118_n1944# a_78304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=78248 y=-3203 nfet_03v3
x CK9 VSSD a_n28504_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-28559 y=11030 nfet_03v3
x clks a_n25892_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13195 y=7620 pfet_03v3
x clks a_25600_n26986# a_25600_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=26160 y=-26985 pfet_03v3
x a_n58712_11028# VDDD a_n57892_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-57947 y=11728 pfet_03v3
x Set a_80184_12056# a_80184_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80744 y=12056 pfet_03v3
x a_68388_11030# VDDD a_84240_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=84020 y=12186 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-26895 y=7620 pfet_03v3
x a_n54076_n28014# a_n43180_n28246# a_n45944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-41447 y=-28245 nfet_03v3
x Reset a_n20912_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-20351 y=-1943 pfet_03v3
x Reset VSSD a_14304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=15612 y=-3203 nfet_03v3
x a_n37012_n28246# a_n36028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-35467 y=-28245 nfet_03v3
x a_42728_6688# a_45568_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46128 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-10967 y=-6379 pfet_03v3
x a_n9076_n28014# a_n6028_n28246# a_n944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-999 y=-26985 pfet_03v3
x clks a_n34400_n26986# a_n34400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-33839 y=-26985 pfet_03v3
x Set a_48184_12056# a_48184_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48744 y=12056 pfet_03v3
x a_n68256_n28014# a_n66028_n28246# a_n60944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-60999 y=-28245 nfet_03v3
x a_72208_n2836# a_72090_n1944# a_72276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72220 y=-3203 nfet_03v3
x a_34122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_35352_n7430# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36688 y=-6089 pfet_03v3
x CK1 VDDD a_79624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79568 y=-27313 pfet_03v3
x a_67496_11030# Bit_5 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=88002 y=10892 nfet_03v3
x a_n89892_11028# a_n87664_10796# a_n82580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-82635 y=10796 nfet_03v3
x a_12828_n3204# a_15668_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16228 y=-1943 pfet_03v3
x a_2122_n2740# a_2122_n1986# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21804 y=-2269 pfet_03v3
x clks a_70108_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82804 y=7620 pfet_03v3
x a_67352_n7430# VSSD Bit_4 VSSD s=38064,868 d=38064,868 l=220 w=312 x=67352 y=-7369 nfet_03v3
x a_5288_11028# a_16184_10796# a_13420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=17916 y=10796 nfet_03v3
x Set a_10728_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15756 y=6688 nfet_03v3
x a_n60648_n7430# VSSD Bit_0 VSSD s=38064,868 d=38064,868 l=220 w=312 x=-60647 y=-7369 nfet_03v3
x a_n51028_n28246# VSSD a_n49400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-49455 y=-28245 nfet_03v3
x a_9452_n7312# a_10436_n6052# a_10436_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10996 y=-6051 pfet_03v3
x Reset a_n22036_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21475 y=10796 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n54552_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53991 y=-1943 pfet_03v3
x a_n16480_n7312# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14795 y=-7311 nfet_03v3
x a_20924_n28014# VDDD a_21744_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21688 y=-27313 pfet_03v3
x Reset a_73964_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=74524 y=10796 nfet_03v3
x a_n61878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n60648_n7430# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-59311 y=-7349 nfet_03v3
x CK9 VSSD a_n43180_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-43235 y=-28245 nfet_03v3
x a_n88648_10796# a_n87664_12056# a_n87664_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-87103 y=12056 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=9548 y=6688 nfet_03v3
x Set VSSD a_40276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=41392 y=-3203 nfet_03v3
x a_n28648_n7430# VSSD Bit_1 VSSD s=38064,868 d=38064,868 l=220 w=312 x=-28647 y=-7369 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_n25824_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24091 y=6688 nfet_03v3
x Set VSSD a_68972_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68916 y=-28245 nfet_03v3
x a_66122_n2740# VCM Bit_4 VSSD s=38064,868 d=38064,868 l=56 w=312 x=66134 y=-3107 nfet_03v3
x a_36744_n28014# a_40600_n28246# a_37988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42524 y=-28245 nfet_03v3
x a_n84076_n28014# a_n79400_n28246# a_n82012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-77475 y=-26985 pfet_03v3
x a_6108_11028# a_8336_10796# a_13420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=13364 y=10796 nfet_03v3
x Set VDDD a_n51028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-51083 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD a_n79816_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-79871 y=12056 pfet_03v3
x a_n58712_11028# a_n47816_10796# a_n50580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-46083 y=10796 nfet_03v3
x a_70108_7810# a_76018_7948# a_76204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76148 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=7204 y=-2971 nfet_03v3
x a_n89892_7056# a_n89892_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-78015 y=7620 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_71348_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71908 y=7948 pfet_03v3
x CK1 VDDD a_76820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76764 y=-26985 pfet_03v3
x a_n54548_n7312# a_n53564_n6052# a_n53564_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53003 y=-6051 pfet_03v3
x a_n61878_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n60602_n1950# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-59311 y=-1847 pfet_03v3
x clks a_n19400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18839 y=-28245 nfet_03v3
x a_n89892_7056# a_n90010_7948# a_n89824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-89879 y=6688 nfet_03v3
x a_68972_n28246# VDDD a_70600_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70544 y=-26985 pfet_03v3
x Set a_n80804_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-80243 y=7948 pfet_03v3
x Set a_n13180_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-12619 y=-28245 nfet_03v3
x a_66122_n1986# a_72208_n2836# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84904 y=-2271 pfet_03v3
x a_6108_7810# a_12018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16740 y=7948 pfet_03v3
x a_34122_n1986# a_35398_n1950# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=37952 y=-1813 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VDDD a_n45716_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45771 y=-6051 pfet_03v3
x a_67496_11030# VSSD a_84438_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=84218 y=6650 nfet_03v3
x a_34122_n2740# a_35352_n7430# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=37754 y=-7349 nfet_03v3
x a_44018_7948# VSSD a_42728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=47140 y=6688 nfet_03v3
x a_n22012_n28246# a_n21028_n26986# a_n21028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-20467 y=-26985 pfet_03v3
x a_72208_n7080# a_74436_n7312# a_79520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=79464 y=-7311 nfet_03v3
x a_5288_11028# VSSD a_6108_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6052 y=11028 nfet_03v3
x Set a_47196_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47756 y=7948 pfet_03v3
x a_50924_n28014# a_53972_n28246# a_59056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=59000 y=-26985 pfet_03v3
x a_67496_11030# VDDD a_68388_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68332 y=11730 pfet_03v3
x a_69288_11028# D_C_6 a_71352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=71296 y=10796 nfet_03v3
x a_7988_n28246# a_8972_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=9532 y=-28245 nfet_03v3
x a_66744_n28014# a_76820_n28246# a_74056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78552 y=-26985 pfet_03v3
x a_37288_11028# D_C_7 a_39352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=39296 y=10796 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q a_n56652_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56091 y=7948 pfet_03v3
x a_n45944_n28246# CK9 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-44259 y=-28245 nfet_03v3
x a_n23664_10796# VSSD a_n22036_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22091 y=10796 nfet_03v3
x a_70108_11028# a_73964_10796# a_71352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=75888 y=10796 nfet_03v3
x a_n19982_7948# VSSD a_n21272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16859 y=6688 nfet_03v3
x clks a_n25892_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13195 y=6920 nfet_03v3
x a_20924_n28014# CK5 a_22988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=22932 y=-28245 nfet_03v3
x a_n55792_n7080# a_n45716_n7312# a_n48480_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-43983 y=-6051 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-26895 y=6920 nfet_03v3
x a_n55792_n2082# a_n49882_n1944# D_C_1 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45159 y=-1943 pfet_03v3
x Set VSSD a_72336_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72280 y=10796 nfet_03v3
x a_6108_7056# a_6108_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17984 y=7620 pfet_03v3
x a_4388_11030# a_20438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=21448 y=6650 nfet_03v3
x a_40208_n2082# a_40090_n1944# a_44828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44772 y=-3203 nfet_03v3
x Set VSSD a_n36028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-36083 y=-28245 nfet_03v3
x a_6108_11028# D_C_8 a_7352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7296 y=12056 pfet_03v3
x a_84240_12186# VDDD Bit_5 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=86574 y=12186 pfet_03v3
x clks VSSD CK4 VSSD s=38064,868 d=38064,868 l=56 w=312 x=30124 y=-28245 nfet_03v3
x a_n36028_n28246# VDDD a_n34400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-34455 y=-26985 pfet_03v3
x a_79520_n7312# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=81204 y=-7311 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82932 y=11728 pfet_03v3
x CK5 VSSD a_19624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=19568 y=-28013 nfet_03v3
x clks VDDD a_n59820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-59875 y=-26985 pfet_03v3
x Set a_16184_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=16744 y=10796 nfet_03v3
x a_n55792_n2836# a_n55792_n2082# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-43915 y=-2271 pfet_03v3
x a_53972_n28246# VSSD a_55600_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=55544 y=-28245 nfet_03v3
x CK11 VSSD a_n70376_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-70431 y=-28013 nfet_03v3
x a_47520_n7312# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=49204 y=-7311 nfet_03v3
x Set VDDD a_53972_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53916 y=-26985 pfet_03v3
x CK8 VDDD a_n25376_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-25431 y=-27313 pfet_03v3
x Set a_n46704_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-46143 y=-1943 pfet_03v3
x a_n68256_n28014# CK11 a_n67012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-67067 y=-26985 pfet_03v3
x Set VDDD a_8336_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8280 y=12056 pfet_03v3
x Set VSSD a_n87664_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-87719 y=10796 nfet_03v3
x clks a_70108_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=82804 y=6920 nfet_03v3
x Set a_n23724_n3204# a_n22552_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22607 y=-1943 pfet_03v3
x a_44056_n28246# a_45180_n26986# CK3 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45740 y=-26985 pfet_03v3
x a_n27612_11030# VDDD a_n26712_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-26767 y=11728 pfet_03v3
x a_n91612_11030# a_n75562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-74551 y=6650 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_8276_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=10008 y=-3203 nfet_03v3
x a_n89892_11028# a_n86036_10796# a_n88648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-84111 y=10796 nfet_03v3
x a_n24076_n28014# a_n13180_n28246# a_n15944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11447 y=-28245 nfet_03v3
x a_77420_10796# a_78544_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79104 y=12056 pfet_03v3
x a_76018_7948# a_74728_6688# a_79196_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79140 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q a_38176_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=39908 y=6688 nfet_03v3
x a_n38256_n28014# a_n36028_n28246# a_n30944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-30999 y=-28245 nfet_03v3
x a_n28504_11030# a_n11760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-10551 y=12152 pfet_03v3
x a_67988_n28246# a_68972_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=69532 y=-28245 nfet_03v3
x a_n90712_11028# D_C_11 a_n88648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-88703 y=10796 nfet_03v3
x a_n85272_6688# a_n82432_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-81871 y=7948 pfet_03v3
x Reset a_44064_n6052# a_44064_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44624 y=-6051 pfet_03v3
x a_n56648_10796# a_n55664_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55103 y=10796 nfet_03v3
x Reset VSSD a_n51796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-50487 y=6688 nfet_03v3
x CK3 VDDD a_49624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49568 y=-27313 pfet_03v3
x a_3352_n7430# VSSD Bit_2 VSSD s=38064,868 d=38064,868 l=220 w=312 x=3352 y=-7369 nfet_03v3
x Set a_n53272_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48243 y=6688 nfet_03v3
x a_66122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_67398_n1950# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68688 y=-3107 nfet_03v3
x a_72208_n7080# a_82284_n7312# a_79520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=84016 y=-6051 pfet_03v3
x a_n51982_7948# a_n53272_6688# a_n48804_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48859 y=7948 pfet_03v3
x a_n19172_n3204# a_n17696_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15771 y=-3203 nfet_03v3
x a_n89892_7056# a_n89892_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-78015 y=6920 nfet_03v3
x Set a_76820_n26986# a_76820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77380 y=-26985 pfet_03v3
x a_n58712_11028# VSSD a_n57892_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-57947 y=11028 nfet_03v3
x a_35496_11030# a_52438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53448 y=7910 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69104 y=7620 pfet_03v3
x a_n89892_7056# a_n83982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-79259 y=6688 nfet_03v3
x a_n28504_11030# VSSD a_n11562_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=-11781 y=6650 nfet_03v3
x a_n55792_n2082# a_n49882_n1944# a_n49696_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-49751 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD a_n47816_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47871 y=10796 nfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=43648 y=-3203 nfet_03v3
x Set a_n45716_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45155 y=-7311 nfet_03v3
x a_n21028_n28246# VSSD a_n19400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19455 y=-28245 nfet_03v3
x clks a_70600_n26986# a_70600_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71160 y=-26985 pfet_03v3
x a_2122_n2740# VCM Bit_2 VSSD s=38064,868 d=38064,868 l=56 w=312 x=2134 y=-3107 nfet_03v3
x Reset VSSD a_78304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=79612 y=-3203 nfet_03v3
x a_n25892_7810# a_n26010_7948# a_n21272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21327 y=6688 nfet_03v3
x Set VSSD a_n21564_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21619 y=-7311 nfet_03v3
x a_n82012_n28246# a_n81028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-80467 y=-28245 nfet_03v3
x clks VSSD a_7388_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=7332 y=-7079 nfet_03v3
x Reset a_n17696_n3204# a_n16332_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16387 y=-1943 pfet_03v3
x CK7 VSSD a_n13180_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13235 y=-28245 nfet_03v3
x a_71388_n7080# VSSD a_72208_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=72152 y=-7079 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=16588 y=-7311 nfet_03v3
x a_40208_n2836# a_46118_n1944# a_46304_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46248 y=-1943 pfet_03v3
x Set VSSD a_38972_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38916 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VDDD a_82284_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82228 y=-6051 pfet_03v3
x a_n56612_n7080# VSSD a_n55792_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55847 y=-7079 nfet_03v3
x a_6744_n28014# a_10600_n28246# a_7988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12524 y=-28245 nfet_03v3
x a_6108_7810# a_5990_7948# a_10728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10672 y=6688 nfet_03v3
x a_n54076_n28014# a_n49400_n28246# a_n52012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47475 y=-26985 pfet_03v3
x a_n25892_7056# a_n19982_7948# a_n19796_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19851 y=7948 pfet_03v3
x a_66122_n2740# a_66122_n1986# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=85804 y=-2269 pfet_03v3
x Set VDDD a_n21028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21083 y=-26985 pfet_03v3
x a_n28504_11030# VDDD a_n27612_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27667 y=11730 pfet_03v3
x a_8090_n1944# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=11032 y=-3203 nfet_03v3
x a_n24612_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n22548_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22603 y=-7311 nfet_03v3
x CK3 VDDD a_46820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46764 y=-26985 pfet_03v3
x Reset VDDD a_46544_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=46488 y=12056 pfet_03v3
x Reset VDDD a_n81456_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-81511 y=12056 pfet_03v3
x a_70108_7056# a_76018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=80740 y=6688 nfet_03v3
x a_40208_n2082# a_40090_n1944# a_40276_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40220 y=-1943 pfet_03v3
x a_73452_n7312# a_74436_n6052# a_74436_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74996 y=-6051 pfet_03v3
x a_38972_n28246# VDDD a_40600_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40544 y=-26985 pfet_03v3
x Reset a_n86036_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-85475 y=10796 nfet_03v3
x a_40208_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_41452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41396 y=-6051 pfet_03v3
x a_68388_11030# VDDD a_69288_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69232 y=11728 pfet_03v3
x a_n7012_n28246# a_n6028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-5467 y=-28245 nfet_03v3
x Reset VDDD a_n49456_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-49511 y=12056 pfet_03v3
x clks a_n4400_n26986# a_n4400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-3839 y=-26985 pfet_03v3
x a_3496_11030# a_20240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21448 y=12152 pfet_03v3
x Reset a_n83796_6688# a_n82432_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-82487 y=7948 pfet_03v3
x Set a_76828_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=81856 y=-3203 nfet_03v3
x clks VSSD CK6 VSSD s=38064,868 d=38064,868 l=56 w=312 x=124 y=-28245 nfet_03v3
x a_6108_7056# a_6108_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17984 y=6920 nfet_03v3
x a_39388_n7080# a_44064_n7312# a_41452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45988 y=-6051 pfet_03v3
x a_3496_11030# VDDD a_4388_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4332 y=11730 pfet_03v3
x a_n29878_n2740# a_n29878_n1986# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-10195 y=-2969 nfet_03v3
x Set a_44828_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=49856 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45067 y=11728 pfet_03v3
x a_70108_11028# a_72336_10796# a_77420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=77364 y=10796 nfet_03v3
x a_n11562_6650# Bit_8 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-9379 y=6630 nfet_03v3
x a_7352_10796# a_8336_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=8896 y=10796 nfet_03v3
x Set VDDD a_42436_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42380 y=-6051 pfet_03v3
x clks a_55600_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=56160 y=-28245 nfet_03v3
x a_20924_n28014# a_23972_n28246# a_29056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=29000 y=-26985 pfet_03v3
x a_40208_n2836# a_40208_n2082# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=52084 y=-2971 nfet_03v3
x Reset VDDD a_n15356_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15411 y=-6051 pfet_03v3
x a_52988_n28246# a_53972_n26986# a_53972_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=54532 y=-26985 pfet_03v3
x a_n57892_7056# a_n58010_7948# a_n53272_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53327 y=7948 pfet_03v3
x a_34122_n1986# VCM Bit_3 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=34134 y=-1847 pfet_03v3
x a_72208_n2836# a_78118_n1944# D_C_5 VSSD s=38064,868 d=38064,868 l=56 w=312 x=82840 y=-3203 nfet_03v3
x CK6 VSSD a_4624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4568 y=-28013 nfet_03v3
x a_36744_n28014# a_46820_n28246# a_44056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48552 y=-26985 pfet_03v3
x a_n91612_11030# Bit_10 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-71997 y=12152 pfet_03v3
x clks a_n64400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-63839 y=-28245 nfet_03v3
x a_n53272_6688# a_n51796_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-49871 y=6688 nfet_03v3
x a_n55792_n7080# a_n53564_n7312# a_n48480_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48535 y=-7311 nfet_03v3
x a_n15944_n28246# CK7 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14259 y=-28245 nfet_03v3
x a_n59612_11030# Bit_9 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-39997 y=12152 pfet_03v3
x a_38108_7056# a_37990_7948# a_42728_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42672 y=7948 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-54451 y=6688 nfet_03v3
x a_14118_n1944# VSSD a_12828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=17240 y=-3203 nfet_03v3
x a_42436_n7312# VSSD a_44064_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44008 y=-7311 nfet_03v3
x a_45420_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=47104 y=10796 nfet_03v3
x a_67496_11030# VSSD a_68388_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68332 y=11030 nfet_03v3
x a_23972_n28246# VSSD a_25600_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=25544 y=-28245 nfet_03v3
x clks VDDD a_n29820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-29875 y=-26985 pfet_03v3
x Reset a_12204_6688# a_13568_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13512 y=7948 pfet_03v3
x CK3 a_2122_n2740# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=22696 y=-2969 nfet_03v3
x CK9 VSSD a_n40376_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-40431 y=-28013 nfet_03v3
x Set VDDD a_23972_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=23916 y=-26985 pfet_03v3
x a_n18580_10796# a_n17456_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16895 y=12056 pfet_03v3
x a_n87664_10796# VSSD a_n86036_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-86091 y=10796 nfet_03v3
x a_n38256_n28014# CK9 a_n37012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-37067 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=69104 y=6920 nfet_03v3
x a_14056_n28246# a_15180_n26986# CK5 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15740 y=-26985 pfet_03v3
x a_6108_7810# a_5990_7948# a_6176_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6120 y=7948 pfet_03v3
x a_n29878_n1986# a_n23792_n2836# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11095 y=-2971 nfet_03v3
x a_n61878_n2740# a_n60648_n7430# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-58245 y=-7349 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=82932 y=11028 nfet_03v3
x Set VSSD a_n81028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-81083 y=-28245 nfet_03v3
x a_2122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_3398_n1950# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4688 y=-3107 nfet_03v3
x a_n29878_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n28648_n7430# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27311 y=-6089 pfet_03v3
x a_37988_n28246# a_38972_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=39532 y=-28245 nfet_03v3
x CK2 VSSD a_64624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=64568 y=-28013 nfet_03v3
x a_4388_11030# Bit_7 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=24002 y=12152 pfet_03v3
x CK5 VDDD a_19624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=19568 y=-27313 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7204 y=-2271 pfet_03v3
x a_7388_n7080# a_18284_n7312# a_15520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=20016 y=-7311 nfet_03v3
x a_8208_n2836# a_8090_n1944# a_12828_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12772 y=-1943 pfet_03v3
x a_70108_7056# a_69990_7948# a_70176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70120 y=6688 nfet_03v3
x CK11 VDDD a_n70376_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-70431 y=-27313 pfet_03v3
x Reset a_n87012_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-86451 y=7948 pfet_03v3
x Set a_46820_n26986# a_46820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47380 y=-26985 pfet_03v3
x a_n27612_11030# VSSD a_n26712_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-26767 y=11028 nfet_03v3
x a_n58010_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55067 y=6688 nfet_03v3
x a_n17882_n1944# VSSD a_n19172_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14759 y=-3203 nfet_03v3
x Set VSSD a_n57824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56707 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_72276_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=74008 y=-3203 nfet_03v3
x Reset a_9964_12056# a_9964_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10524 y=12056 pfet_03v3
x a_n89892_7810# a_n83982_7948# a_n83796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-83851 y=6688 nfet_03v3
x clks a_40600_n26986# a_40600_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41160 y=-26985 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=14488 y=10796 nfet_03v3
x Set VSSD a_n6028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-6083 y=-28245 nfet_03v3
x a_n52012_n28246# a_n51028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-50467 y=-28245 nfet_03v3
x a_n92504_11030# a_n75760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-74551 y=12152 pfet_03v3
x a_n6028_n28246# VDDD a_n4400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-4455 y=-26985 pfet_03v3
x a_34122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_35352_n7430# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36688 y=-7349 nfet_03v3
x a_10728_6688# a_13568_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14128 y=7948 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17511 y=10796 nfet_03v3
x clks VSSD a_n24612_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24667 y=-7079 nfet_03v3
x a_n24076_n28014# a_n19400_n28246# a_n22012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17475 y=-26985 pfet_03v3
x a_n55792_n2082# a_n55910_n1944# a_n55724_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55779 y=-1943 pfet_03v3
x a_4388_11030# VDDD a_5288_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5232 y=11728 pfet_03v3
x a_39388_n7080# a_42436_n7312# a_47520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47464 y=-6051 pfet_03v3
x CK5 VDDD a_16820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16764 y=-26985 pfet_03v3
x a_69288_11028# VDDD a_70108_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70052 y=11728 pfet_03v3
x a_9452_n7312# a_10436_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=10996 y=-7311 nfet_03v3
x a_n66028_n28246# VSSD a_n64400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-64455 y=-28245 nfet_03v3
x a_8972_n28246# VDDD a_10600_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10544 y=-26985 pfet_03v3
x a_37288_11028# VDDD a_38108_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38052 y=11728 pfet_03v3
x clks a_38108_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50804 y=7620 pfet_03v3
x a_84438_6650# Bit_5 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=86620 y=6630 nfet_03v3
x a_34122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_35398_n1950# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36688 y=-1847 pfet_03v3
x Set VSSD a_8276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=9392 y=-3203 nfet_03v3
x a_n55910_n1944# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-52967 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD a_16184_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16128 y=12056 pfet_03v3
x Set a_6176_6688# a_7348_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7292 y=7948 pfet_03v3
x clks VDDD a_7388_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7332 y=-6379 pfet_03v3
x a_71388_n7080# VDDD a_72208_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72152 y=-6379 pfet_03v3
x a_n23792_n2836# a_n17882_n1944# a_n17696_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17751 y=-1943 pfet_03v3
x a_5990_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_8988_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8932 y=7948 pfet_03v3
x Reset a_11088_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11648 y=-1943 pfet_03v3
x Reset a_46304_n3204# a_47668_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47612 y=-1943 pfet_03v3
x a_39352_10796# a_40336_12056# a_40336_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40896 y=12056 pfet_03v3
x a_n90010_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n87012_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-87067 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56795 y=-2971 nfet_03v3
x a_72090_n1944# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=75032 y=-3203 nfet_03v3
x a_n56612_n7080# VDDD a_n55792_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55847 y=-6379 pfet_03v3
x a_74056_n28246# CK1 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=75740 y=-28245 nfet_03v3
x a_n28504_11030# VSSD a_n27612_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27667 y=11030 nfet_03v3
x Set a_n89824_6688# a_n88652_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-88707 y=7948 pfet_03v3
x a_n54548_n7312# a_n53564_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53003 y=-7311 nfet_03v3
x a_6744_n28014# CK6 a_7988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7932 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=53032 y=-7079 nfet_03v3
x a_n27612_11030# VDDD a_n11760_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-11979 y=12186 pfet_03v3
x clks a_25600_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=26160 y=-28245 nfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-20351 y=-3203 nfet_03v3
x a_22988_n28246# a_23972_n26986# a_23972_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=24532 y=-26985 pfet_03v3
x a_15520_n7312# a_16644_n6052# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17204 y=-6051 pfet_03v3
x a_6744_n28014# a_16820_n28246# a_14056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18552 y=-26985 pfet_03v3
x a_5288_11028# a_9964_10796# a_7352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11888 y=12056 pfet_03v3
x a_n57892_7056# a_n57892_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-46015 y=7620 pfet_03v3
x a_38108_7810# a_44018_7948# a_44204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44148 y=6688 nfet_03v3
x a_n8256_n28014# a_n6028_n28246# a_n944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-999 y=-28245 nfet_03v3
x clks a_n34400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-33839 y=-28245 nfet_03v3
x a_68388_11030# VSSD a_69288_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=69232 y=11028 nfet_03v3
x Set VSSD a_70176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=71292 y=6688 nfet_03v3
x a_67496_11030# a_84240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=85448 y=12152 pfet_03v3
x a_n69076_n28014# VSSD a_n68256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-68311 y=-28013 nfet_03v3
x a_n28504_11030# Bit_8 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=-7997 y=10892 nfet_03v3
x a_69990_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=72932 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD a_n45716_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45771 y=-7311 nfet_03v3
x a_n57892_7056# a_n58010_7948# a_n57824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-57879 y=6688 nfet_03v3
x a_3496_11030# VSSD a_4388_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4332 y=11030 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45067 y=11028 nfet_03v3
x a_34122_n1986# a_40208_n2836# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=52904 y=-2971 nfet_03v3
x a_12828_n3204# a_14304_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=16228 y=-3203 nfet_03v3
x Set a_n58180_n26986# a_n58180_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-57619 y=-26985 pfet_03v3
x Set a_72276_n3204# a_73448_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73392 y=-1943 pfet_03v3
x a_35496_11030# VSSD a_52438_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=52218 y=6650 nfet_03v3
x Set a_82284_n6052# a_82284_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=82844 y=-6051 pfet_03v3
x Set a_n47816_12056# a_n47816_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47255 y=12056 pfet_03v3
x CK7 VSSD a_n10376_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-10431 y=-28013 nfet_03v3
x a_65924_n28014# a_68972_n28246# a_74056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74000 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n55724_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53991 y=-3203 nfet_03v3
x Set VDDD a_n23664_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23719 y=12056 pfet_03v3
x a_12018_7948# VSSD a_10728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=15140 y=6688 nfet_03v3
x Valid VSSD a_5924_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=5868 y=-28013 nfet_03v3
x Set a_15196_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15756 y=7948 pfet_03v3
x Set a_17296_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17856 y=-1943 pfet_03v3
x CK6 VDDD a_4624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4568 y=-27313 pfet_03v3
x a_n56612_n7080# a_n45716_n7312# a_n48480_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-43983 y=-7311 nfet_03v3
x a_n26712_11028# a_n22036_10796# a_n24648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-20111 y=12056 pfet_03v3
x a_72336_10796# VDDD a_73964_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73908 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_n24652_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24091 y=7948 pfet_03v3
x Reset a_8988_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9548 y=7948 pfet_03v3
x a_n83256_n28014# a_n79400_n28246# a_n82012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-77475 y=-28245 nfet_03v3
x a_40208_n2082# a_46118_n1944# D_C_4 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50840 y=-1943 pfet_03v3
x Set a_n13716_n6052# a_n13716_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13155 y=-6051 pfet_03v3
x Set VSSD a_n51028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-51083 y=-28245 nfet_03v3
x a_n75760_12186# VDDD Bit_10 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-73425 y=12186 pfet_03v3
x a_n25892_11028# D_C_9 a_n24648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24703 y=12056 pfet_03v3
x CK1 VSSD a_76820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76764 y=-28245 nfet_03v3
x a_66744_n28014# CK2 a_67988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67932 y=-26985 pfet_03v3
x a_8208_n2082# a_14118_n1944# D_C_3 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18840 y=-1943 pfet_03v3
x CK5 a_66122_n2740# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=86696 y=-2969 nfet_03v3
x CK4 VSSD a_34624_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=34568 y=-28013 nfet_03v3
x a_n59612_11030# a_n43760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-42551 y=10892 nfet_03v3
x a_70108_7056# a_76018_7948# a_76204_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76148 y=7948 pfet_03v3
x a_n61878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n60602_n1950# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-59311 y=-3107 nfet_03v3
x a_68972_n28246# VSSD a_70600_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70544 y=-28245 nfet_03v3
x clks VDDD a_n74820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-74875 y=-26985 pfet_03v3
x clks VDDD a_75180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75124 y=-26985 pfet_03v3
x a_n23792_n2836# a_n23792_n2082# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11915 y=-2971 nfet_03v3
x CK9 VDDD a_n40376_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-40431 y=-27313 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=73548 y=6688 nfet_03v3
x a_n89892_7810# a_n90010_7948# a_n89824_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-89879 y=7948 pfet_03v3
x Set a_16820_n26986# a_16820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17380 y=-26985 pfet_03v3
x a_n83256_n28014# D a_n82012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-82067 y=-26985 pfet_03v3
x a_59056_n28246# a_60180_n26986# CK2 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=60740 y=-26985 pfet_03v3
x clks a_10600_n26986# a_10600_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11160 y=-26985 pfet_03v3
x clks a_38108_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=50804 y=6920 nfet_03v3
x CK6 VDDD a_1820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=1764 y=-26985 pfet_03v3
x a_n48480_n7312# a_n47356_n6052# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-46795 y=-6051 pfet_03v3
x a_n22012_n28246# a_n21028_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-20467 y=-28245 nfet_03v3
x a_n59612_11030# a_n43562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-42551 y=6650 nfet_03v3
x CK6 VDDD a_67496_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=67440 y=11730 pfet_03v3
x a_51744_n28014# a_53972_n28246# a_59056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=59000 y=-28245 nfet_03v3
x Reset a_44064_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=44624 y=-7311 nfet_03v3
x a_68388_11030# Bit_5 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=88002 y=12152 pfet_03v3
x a_n29878_n2740# a_n29878_n1986# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-10195 y=-2269 pfet_03v3
x a_n68256_n28014# a_n58180_n28246# a_n60944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56447 y=-26985 pfet_03v3
x a_n90712_11028# a_n87664_10796# a_n82580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-82635 y=12056 pfet_03v3
x a_44018_7948# a_42728_6688# a_47196_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47140 y=7948 pfet_03v3
x a_65924_n28014# a_76820_n28246# a_74056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=78552 y=-28245 nfet_03v3
x a_71388_n7080# a_82284_n7312# a_79520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=84016 y=-7311 nfet_03v3
x a_72208_n2836# a_72090_n1944# a_76828_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76772 y=-1943 pfet_03v3
x CK1 a_n61878_n2740# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-41303 y=-2969 nfet_03v3
x Valid VSSD a_65924_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=65868 y=-28013 nfet_03v3
x Valid VSSD a_n69076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-69131 y=-28013 nfet_03v3
x CK2 VDDD a_64624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=64568 y=-27313 pfet_03v3
x a_n84076_n28014# a_n81028_n28246# a_n75944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-75999 y=-26985 pfet_03v3
x a_6108_11028# a_16184_10796# a_13420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=17916 y=12056 pfet_03v3
x a_40208_n2836# a_40208_n2082# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52084 y=-2271 pfet_03v3
x Reset a_n22036_12056# a_n22036_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21475 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=71204 y=-2971 nfet_03v3
x a_n8256_n28014# CK7 a_n7012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-7067 y=-26985 pfet_03v3
x Reset a_73964_12056# a_73964_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74524 y=12056 pfet_03v3
x a_n19982_7948# a_n21272_6688# a_n16804_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16859 y=7948 pfet_03v3
x Set a_n21272_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16243 y=6688 nfet_03v3
x a_n55792_n2836# a_n49882_n1944# D_C_1 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45159 y=-3203 nfet_03v3
x a_n57892_7056# a_n57892_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-46015 y=6920 nfet_03v3
x a_n36028_n28246# VSSD a_n34400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-34455 y=-28245 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=78488 y=10796 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=39204 y=-2971 nfet_03v3
x a_3496_11030# a_20438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=21448 y=7910 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37104 y=7620 pfet_03v3
x a_n57892_7056# a_n51982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47259 y=6688 nfet_03v3
x a_n8256_n28014# a_1820_n28246# a_n944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3552 y=-26985 pfet_03v3
x a_n61878_n1986# a_n60602_n1950# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-58047 y=-1813 pfet_03v3
x a_n24612_n7080# a_n21564_n7312# a_n16480_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16535 y=-6051 pfet_03v3
x a_5924_n28014# VSSD a_6744_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6688 y=-28013 nfet_03v3
x clks VSSD CK10 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-59875 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD a_82284_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=82228 y=-7311 nfet_03v3
x a_5288_11028# a_8336_10796# a_13420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13364 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_41448_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42008 y=-1943 pfet_03v3
x Set VSSD a_53972_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=53916 y=-28245 nfet_03v3
x a_n57892_11028# a_n47816_10796# a_n50580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-46083 y=12056 pfet_03v3
x a_36388_11030# a_52240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=53448 y=10892 nfet_03v3
x CK2 a_n29878_n2740# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-9303 y=-2969 nfet_03v3
x Set a_n51172_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-46143 y=-3203 nfet_03v3
x a_10436_n7312# VDDD a_12064_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12008 y=-6051 pfet_03v3
x CK10 VDDD a_n58180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-58235 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-90895 y=7620 pfet_03v3
x clks VDDD a_n24612_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24667 y=-6379 pfet_03v3
x a_n69076_n28014# CK11 a_n67012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-67067 y=-28245 nfet_03v3
x a_n69076_n28014# a_n64400_n28246# a_n67012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-62475 y=-26985 pfet_03v3
x CK3 a_2122_n2740# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=22696 y=-2269 pfet_03v3
x Set VSSD a_n23724_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22607 y=-3203 nfet_03v3
x a_44056_n28246# CK3 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=45740 y=-28245 nfet_03v3
x a_4388_11030# VSSD a_5288_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=5232 y=11028 nfet_03v3
x a_69288_11028# VSSD a_70108_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=70052 y=11028 nfet_03v3
x a_8208_n2082# a_8090_n1944# a_8276_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8220 y=-1943 pfet_03v3
x a_73452_n7312# a_74436_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=74996 y=-7311 nfet_03v3
x a_34122_n2740# a_34122_n1986# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=53804 y=-2969 nfet_03v3
x CK2 VDDD a_61820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=61764 y=-26985 pfet_03v3
x a_50924_n28014# a_55600_n28246# a_52988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=57524 y=-26985 pfet_03v3
x a_8208_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_9452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9396 y=-6051 pfet_03v3
x a_39388_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_41452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=41396 y=-7311 nfet_03v3
x a_n92504_11030# a_n75562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-74551 y=7910 pfet_03v3
x Set a_n15816_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15255 y=10796 nfet_03v3
x a_37288_11028# VSSD a_38108_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38052 y=11028 nfet_03v3
x a_n51172_n3204# a_n48332_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47771 y=-1943 pfet_03v3
x a_n29878_n1986# a_n23792_n2836# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11095 y=-2271 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q a_39348_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39908 y=7948 pfet_03v3
x a_n39076_n28014# VSSD a_n38256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-38311 y=-28013 nfet_03v3
x a_40208_n7080# a_44064_n7312# a_41452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=45988 y=-7311 nfet_03v3
x Reset a_75088_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75648 y=-1943 pfet_03v3
x a_40336_10796# VSSD a_41964_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=41908 y=10796 nfet_03v3
x a_70108_11028# D_C_6 a_71352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71296 y=12056 pfet_03v3
x Reset VSSD a_76204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=77512 y=6688 nfet_03v3
x Set a_n28180_n26986# a_n28180_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27619 y=-26985 pfet_03v3
x Set VSSD a_42436_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=42380 y=-7311 nfet_03v3
x Reset a_n51796_6688# a_n50432_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-50487 y=7948 pfet_03v3
x Set a_n48804_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48243 y=7948 pfet_03v3
x Set a_76820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=77380 y=-28245 nfet_03v3
x a_n23910_n1944# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n20912_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-20967 y=-1943 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15411 y=-7311 nfet_03v3
x a_n91612_11030# VDDD a_n75760_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-75979 y=12186 pfet_03v3
x a_35924_n28014# a_38972_n28246# a_44056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44000 y=-26985 pfet_03v3
x a_38108_11028# D_C_7 a_39352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39296 y=12056 pfet_03v3
x a_n82580_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-80895 y=10796 nfet_03v3
x clks a_70600_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=71160 y=-28245 nfet_03v3
x CK11 VDDD a_n92504_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-92559 y=11730 pfet_03v3
x a_n23664_10796# VDDD a_n22036_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22091 y=12056 pfet_03v3
x a_69288_11028# a_73964_10796# a_71352_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=75888 y=12056 pfet_03v3
x a_n89892_7810# a_n83982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-79259 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53032 y=-6379 pfet_03v3
x a_51744_n28014# a_61820_n28246# a_59056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=63552 y=-26985 pfet_03v3
x a_n50580_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48895 y=10796 nfet_03v3
x Reset VSSD a_n17696_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16387 y=-3203 nfet_03v3
x Set VDDD a_72336_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72280 y=12056 pfet_03v3
x a_n25892_7056# a_n26010_7948# a_n21272_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21327 y=7948 pfet_03v3
x a_40090_n1944# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_43088_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43032 y=-1943 pfet_03v3
x a_40208_n2082# a_46118_n1944# a_46304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=46248 y=-3203 nfet_03v3
x a_65924_n28014# VSSD a_66744_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=66688 y=-28013 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-42967 y=-7079 nfet_03v3
x a_n26712_11028# VDDD a_n25892_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-25947 y=11728 pfet_03v3
x a_36388_11030# VDDD a_52240_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=52020 y=12186 pfet_03v3
x a_n53256_n28014# a_n49400_n28246# a_n52012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47475 y=-28245 nfet_03v3
x Set a_1820_n26986# a_1820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2380 y=-26985 pfet_03v3
x a_n69076_n28014# VDDD a_n68256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-68311 y=-27313 pfet_03v3
x a_n21272_6688# a_n19796_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17871 y=6688 nfet_03v3
x Set VSSD a_n21028_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21083 y=-28245 nfet_03v3
x Set a_16184_12056# a_16184_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=16744 y=12056 pfet_03v3
x a_6108_7056# a_5990_7948# a_10728_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10672 y=7948 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22451 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_6176_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=7908 y=6688 nfet_03v3
x a_36744_n28014# CK4 a_37988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37932 y=-26985 pfet_03v3
x a_n60944_n28246# a_n59820_n26986# CK10 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-59259 y=-26985 pfet_03v3
x CK3 VSSD a_46820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=46764 y=-28245 nfet_03v3
x a_40208_n2836# a_40090_n1944# a_40276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40220 y=-3203 nfet_03v3
x clks VDDD a_n44820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-44875 y=-26985 pfet_03v3
x Set VDDD a_n87664_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-87719 y=12056 pfet_03v3
x a_38972_n28246# VSSD a_40600_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40544 y=-28245 nfet_03v3
x clks VDDD a_45180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=45124 y=-26985 pfet_03v3
x a_70108_7810# a_76018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80740 y=7948 pfet_03v3
x a_67398_n1950# Bit_4 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=67398 y=-1813 pfet_03v3
x a_n57892_11028# a_n55664_10796# a_n50580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-50635 y=10796 nfet_03v3
x a_35496_11030# Bit_6 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=56002 y=10892 nfet_03v3
x CK7 VDDD a_n10376_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-10431 y=-27313 pfet_03v3
x a_n90712_11028# a_n86036_10796# a_n88648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-84111 y=12056 pfet_03v3
x clks a_n4400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-3839 y=-28245 nfet_03v3
x a_n53256_n28014# CK10 a_n52012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-52067 y=-26985 pfet_03v3
x a_29056_n28246# a_30180_n26986# CK4 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=30740 y=-26985 pfet_03v3
x Valid VDDD a_5924_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5868 y=-27313 pfet_03v3
x a_35352_n7430# VSSD Bit_3 VSSD s=38064,868 d=38064,868 l=220 w=312 x=35352 y=-7369 nfet_03v3
x CK8 VDDD a_3496_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3440 y=11730 pfet_03v3
x a_n25892_11028# a_n23664_10796# a_n18580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18635 y=10796 nfet_03v3
x Reset VDDD a_80644_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80588 y=-6051 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=37104 y=6920 nfet_03v3
x a_74728_6688# a_76204_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=78128 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n22552_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21991 y=-1943 pfet_03v3
x a_78118_n1944# a_76828_n3204# a_81296_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81240 y=-1943 pfet_03v3
x a_n89892_11028# D_C_11 a_n88648_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-88703 y=12056 pfet_03v3
x Set VDDD a_n53564_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53619 y=-6051 pfet_03v3
x a_n29878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n28648_n7430# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27311 y=-7349 nfet_03v3
x a_n56648_10796# a_n55664_12056# a_n55664_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55103 y=12056 pfet_03v3
x Reset a_41964_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=42524 y=10796 nfet_03v3
x Reset VDDD a_48644_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48588 y=-6051 pfet_03v3
x a_21744_n28014# a_23972_n28246# a_29056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=29000 y=-28245 nfet_03v3
x clks VSSD a_71388_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=71332 y=-7079 nfet_03v3
x a_n83982_7948# VSSD a_n85272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-80859 y=6688 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56795 y=-2271 pfet_03v3
x a_46118_n1944# a_44828_n3204# a_49296_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49240 y=-1943 pfet_03v3
x a_34122_n2740# VCM Bit_3 VSSD s=38064,868 d=38064,868 l=56 w=312 x=34134 y=-3107 nfet_03v3
x a_52988_n28246# a_53972_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=54532 y=-28245 nfet_03v3
x a_n38256_n28014# a_n28180_n28246# a_n30944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-26447 y=-26985 pfet_03v3
x a_n56612_n7080# a_n51936_n7312# a_n54548_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-50011 y=-6051 pfet_03v3
x Valid VSSD a_35924_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=35868 y=-28013 nfet_03v3
x a_35924_n28014# a_46820_n28246# a_44056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=48552 y=-28245 nfet_03v3
x clks VSSD a_39388_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=39332 y=-7079 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-90895 y=6920 nfet_03v3
x Valid VSSD a_n39076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-39131 y=-28013 nfet_03v3
x CK4 VDDD a_34624_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=34568 y=-27313 pfet_03v3
x a_n54076_n28014# a_n51028_n28246# a_n45944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45999 y=-26985 pfet_03v3
x a_70108_7056# a_70108_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81984 y=7620 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD a_n47816_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47871 y=12056 pfet_03v3
x a_n26712_11028# a_n15816_10796# a_n18580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14083 y=10796 nfet_03v3
x a_n24612_n7080# a_n19936_n7312# a_n22548_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18011 y=-6051 pfet_03v3
x a_n55792_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n54548_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-54603 y=-6051 pfet_03v3
x Set a_61820_n26986# a_61820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=62380 y=-26985 pfet_03v3
x a_n53272_6688# a_n50432_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-49871 y=7948 pfet_03v3
x a_n29878_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n28602_n1950# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-27311 y=-1847 pfet_03v3
x a_n22548_n7312# a_n21564_n6052# a_n21564_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-21003 y=-6051 pfet_03v3
x Reset a_n55012_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-54451 y=7948 pfet_03v3
x Reset VSSD a_n19796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18487 y=6688 nfet_03v3
x a_n26010_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23067 y=6688 nfet_03v3
x CK6 VSSD a_67496_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=67440 y=11030 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD a_80184_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=80128 y=10796 nfet_03v3
x Set VSSD a_n25824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24707 y=6688 nfet_03v3
x clks VSSD CK8 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-29875 y=-28245 nfet_03v3
x a_n57892_7810# a_n51982_7948# a_n51796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-51851 y=6688 nfet_03v3
x a_34122_n1986# a_40208_n2836# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52904 y=-2271 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD a_n13716_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13771 y=-6051 pfet_03v3
x Set VSSD a_23972_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=23916 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD a_48184_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=48128 y=10796 nfet_03v3
x clks a_n89892_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-77195 y=7620 pfet_03v3
x a_n39076_n28014# CK9 a_n37012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-37067 y=-28245 nfet_03v3
x CK8 VDDD a_n28180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-28235 y=-26985 pfet_03v3
x a_n39076_n28014# a_n34400_n28246# a_n37012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-32475 y=-26985 pfet_03v3
x a_14056_n28246# CK5 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15740 y=-28245 nfet_03v3
x Valid VDDD a_65924_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=65868 y=-27313 pfet_03v3
x a_40208_n7080# a_42436_n7312# a_47520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=47464 y=-7311 nfet_03v3
x a_71352_10796# a_72336_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=72896 y=10796 nfet_03v3
x Valid VDDD a_n69076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-69131 y=-27313 pfet_03v3
x Reset a_n86036_12056# a_n86036_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-85475 y=12056 pfet_03v3
x a_35496_11030# VDDD a_36388_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36332 y=11730 pfet_03v3
x a_20924_n28014# a_25600_n28246# a_22988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=27524 y=-26985 pfet_03v3
x CK4 VDDD a_31820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=31764 y=-26985 pfet_03v3
x a_38108_11028# a_41964_10796# a_39352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=43888 y=10796 nfet_03v3
x a_n49882_n1944# a_n51172_n3204# a_n46704_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-46759 y=-1943 pfet_03v3
x a_n23792_n7080# a_n13716_n7312# a_n16480_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11983 y=-6051 pfet_03v3
x a_69288_11028# a_72336_10796# a_77420_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77364 y=12056 pfet_03v3
x a_38108_7056# a_44018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=48740 y=6688 nfet_03v3
x a_52438_6650# Bit_6 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=54620 y=6630 nfet_03v3
x a_7352_10796# a_8336_12056# a_8336_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8896 y=12056 pfet_03v3
x a_n23792_n2082# a_n17882_n1944# D_C_2 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13159 y=-1943 pfet_03v3
x Reset a_n51936_n6052# a_n51936_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-51375 y=-6051 pfet_03v3
x a_74436_n7312# VDDD a_76064_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76008 y=-6051 pfet_03v3
x Set VSSD a_40336_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40280 y=10796 nfet_03v3
x a_8208_n2082# a_8090_n1944# a_12828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12772 y=-3203 nfet_03v3
x a_5924_n28014# VDDD a_6744_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6688 y=-27313 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50932 y=11728 pfet_03v3
x a_52240_12186# VDDD Bit_6 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=54574 y=12186 pfet_03v3
x CK5 a_66122_n2740# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=86696 y=-2269 pfet_03v3
x Set a_74728_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=79756 y=6688 nfet_03v3
x Set a_46820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=47380 y=-28245 nfet_03v3
x Reset a_n19936_n6052# a_n19936_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19375 y=-6051 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18932 y=11728 pfet_03v3
x a_70108_7810# a_69990_7948# a_70176_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=70120 y=7948 pfet_03v3
x a_n23792_n2836# a_n23792_n2082# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11915 y=-2271 pfet_03v3
x a_5924_n28014# a_8972_n28246# a_14056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14000 y=-26985 pfet_03v3
x a_15520_n7312# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17204 y=-7311 nfet_03v3
x a_n58010_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q a_n55012_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-55067 y=7948 pfet_03v3
x clks a_40600_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=41160 y=-28245 nfet_03v3
x a_21744_n28014# a_31820_n28246# a_29056_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=33552 y=-26985 pfet_03v3
x a_n944_n28246# a_180_n26986# CK6 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=740 y=-26985 pfet_03v3
x Set a_n79816_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-79255 y=10796 nfet_03v3
x Set a_n57824_6688# a_n56652_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-56707 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n89824_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-88091 y=6688 nfet_03v3
x Set a_n14704_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14143 y=-1943 pfet_03v3
x Set VSSD a_n55664_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55719 y=10796 nfet_03v3
x a_n89892_7056# a_n83982_7948# a_n83796_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-83851 y=7948 pfet_03v3
x a_n6028_n28246# VSSD a_n4400_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-4455 y=-28245 nfet_03v3
x a_35924_n28014# VSSD a_36744_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36688 y=-28013 nfet_03v3
x a_n84076_n28014# VSSD a_n83256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-83311 y=-28013 nfet_03v3
x a_n25892_7056# a_n25892_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14015 y=7620 pfet_03v3
x a_6108_7810# a_12018_7948# a_12204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12148 y=6688 nfet_03v3
x a_n23256_n28014# a_n19400_n28246# a_n22012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17475 y=-28245 nfet_03v3
x clks a_n79400_n26986# a_n79400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-78839 y=-26985 pfet_03v3
x a_n57892_11028# a_n54036_10796# a_n56648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-52111 y=10796 nfet_03v3
x a_n55792_n2836# a_n55910_n1944# a_n55724_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55779 y=-3203 nfet_03v3
x a_n39076_n28014# VDDD a_n38256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-38311 y=-27313 pfet_03v3
x a_45420_10796# a_46544_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=47104 y=12056 pfet_03v3
x a_37990_7948# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=40932 y=6688 nfet_03v3
x a_n30944_n28246# a_n29820_n26986# CK8 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-29259 y=-26985 pfet_03v3
x Set a_n73180_n26986# a_n73180_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-72619 y=-26985 pfet_03v3
x Set a_82284_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=82844 y=-7311 nfet_03v3
x a_n25892_7056# a_n26010_7948# a_n25824_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-25879 y=6688 nfet_03v3
x CK1 a_n61878_n2740# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-41303 y=-2269 pfet_03v3
x a_3398_n1950# Bit_2 VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=3398 y=-1813 pfet_03v3
x CK5 VSSD a_16820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=16764 y=-28245 nfet_03v3
x a_n58712_11028# D_C_10 a_n56648_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56703 y=10796 nfet_03v3
x Reset a_12064_n6052# a_12064_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12624 y=-6051 pfet_03v3
x a_n87664_10796# VDDD a_n86036_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-86091 y=12056 pfet_03v3
x a_n24648_10796# a_n23664_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23103 y=10796 nfet_03v3
x a_8972_n28246# VSSD a_10600_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10544 y=-28245 nfet_03v3
x clks VDDD a_n14820_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14875 y=-26985 pfet_03v3
x CK11 VSSD a_n92504_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-92559 y=11030 nfet_03v3
x a_40208_n7080# a_50284_n7312# a_47520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52016 y=-6051 pfet_03v3
x clks VDDD a_15180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15124 y=-26985 pfet_03v3
x a_70108_7056# a_70108_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=81984 y=6920 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71204 y=-2271 pfet_03v3
x a_34122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_35398_n1950# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36688 y=-3107 nfet_03v3
x a_3496_11030# VSSD a_20438_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=20218 y=6650 nfet_03v3
x a_n23256_n28014# CK8 a_n22012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22067 y=-26985 pfet_03v3
x a_n90712_11028# VDDD a_n89892_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-89947 y=11728 pfet_03v3
x a_n61878_n1986# VCM Bit_0 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-61865 y=-1847 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39204 y=-2271 pfet_03v3
x a_n26712_11028# VSSD a_n25892_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-25947 y=11028 nfet_03v3
x Reset a_n52912_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-52351 y=-1943 pfet_03v3
x a_n23792_n2082# a_n17882_n1944# a_n17696_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-17751 y=-3203 nfet_03v3
x Set a_n13716_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13155 y=-7311 nfet_03v3
x a_n9076_n28014# VSSD a_n8256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-8311 y=-28013 nfet_03v3
x a_65924_n28014# VDDD a_66744_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=66688 y=-27313 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD a_n15816_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15871 y=10796 nfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=11648 y=-3203 nfet_03v3
x Reset VSSD a_46304_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=47612 y=-3203 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-42967 y=-6379 pfet_03v3
x a_n29878_n1986# VCM Bit_1 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-29865 y=-1847 pfet_03v3
x a_39388_n7080# VSSD a_40208_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=40152 y=-7079 nfet_03v3
x CK2 a_n29878_n2740# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-9303 y=-2269 pfet_03v3
x a_5924_n28014# CK6 a_7988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=7932 y=-28245 nfet_03v3
x a_8208_n2836# a_14118_n1944# a_14304_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14248 y=-1943 pfet_03v3
x a_76828_n3204# a_79668_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80228 y=-1943 pfet_03v3
x a_22988_n28246# a_23972_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=24532 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD a_50284_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50228 y=-6051 pfet_03v3
x a_66122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_67352_n7430# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68688 y=-6089 pfet_03v3
x a_5924_n28014# a_16820_n28246# a_14056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=18552 y=-28245 nfet_03v3
x clks a_n89892_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-77195 y=6920 nfet_03v3
x a_n24612_n7080# VSSD a_n23792_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23847 y=-7079 nfet_03v3
x a_69288_11028# a_80184_10796# a_77420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=81916 y=10796 nfet_03v3
x a_n24076_n28014# a_n21028_n28246# a_n15944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15999 y=-26985 pfet_03v3
x a_44828_n3204# a_47668_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48228 y=-1943 pfet_03v3
x a_34122_n2740# a_34122_n1986# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53804 y=-2269 pfet_03v3
x a_38108_7056# a_44018_7948# a_44204_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44148 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD a_18284_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18228 y=-6051 pfet_03v3
x a_37288_11028# a_48184_10796# a_45420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=49916 y=10796 nfet_03v3
x Set a_70176_6688# a_71348_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71292 y=7948 pfet_03v3
x a_68388_11030# a_84438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=85448 y=6650 nfet_03v3
x Set a_31820_n26986# a_31820_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=32380 y=-26985 pfet_03v3
x Reset VDDD a_14544_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14488 y=12056 pfet_03v3
x CK8 VSSD a_3496_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3440 y=11030 nfet_03v3
x a_69990_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_72988_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72932 y=7948 pfet_03v3
x a_41452_n7312# a_42436_n6052# a_42436_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42996 y=-6051 pfet_03v3
x a_n48480_n7312# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-46795 y=-7311 nfet_03v3
x Reset a_n54036_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53475 y=10796 nfet_03v3
x a_n57892_7810# a_n58010_7948# a_n57824_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-57879 y=7948 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=41548 y=6688 nfet_03v3
x Set a_n58180_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-57619 y=-28245 nfet_03v3
x a_36388_11030# VDDD a_37288_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=37232 y=11728 pfet_03v3
x a_38108_7056# a_37990_7948# a_38176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=38120 y=6688 nfet_03v3
x Reset VDDD a_n17456_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17511 y=12056 pfet_03v3
x Set VSSD a_72276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=73392 y=-3203 nfet_03v3
x a_66744_n28014# a_68972_n28246# a_74056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74000 y=-28245 nfet_03v3
x clks VDDD a_71388_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=71332 y=-6379 pfet_03v3
x a_7388_n7080# a_12064_n7312# a_9452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13988 y=-6051 pfet_03v3
x a_n83256_n28014# a_n73180_n28246# a_n75944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-71447 y=-26985 pfet_03v3
x a_n27612_11030# a_n11562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-10551 y=6650 nfet_03v3
x a_n67012_n28246# a_n66028_n26986# a_n66028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-65467 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13067 y=11728 pfet_03v3
x a_n90712_11028# a_n79816_10796# a_n82580_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-78083 y=10796 nfet_03v3
x a_38108_11028# a_40336_10796# a_45420_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=45364 y=10796 nfet_03v3
x Set a_12828_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17856 y=-3203 nfet_03v3
x Valid VSSD a_n84076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-84131 y=-28013 nfet_03v3
x a_12018_7948# a_10728_6688# a_15196_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15140 y=7948 pfet_03v3
x Set VDDD a_10436_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10380 y=-6051 pfet_03v3
x clks VDDD a_39388_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=39332 y=-6379 pfet_03v3
x Valid VDDD a_35924_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35868 y=-27313 pfet_03v3
x Valid VDDD a_n39076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-39131 y=-27313 pfet_03v3
x a_n55792_n2836# a_n55910_n1944# a_n51172_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-51227 y=-1943 pfet_03v3
x a_8208_n2836# a_8208_n2082# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=20084 y=-2971 nfet_03v3
x a_40208_n2836# a_46118_n1944# D_C_4 VSSD s=38064,868 d=38064,868 l=56 w=312 x=50840 y=-3203 nfet_03v3
x a_65924_n28014# CK2 a_67988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=67932 y=-28245 nfet_03v3
x a_n23792_n2836# a_n23910_n1944# a_n19172_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19227 y=-1943 pfet_03v3
x a_8208_n2836# a_14118_n1944# D_C_3 VSSD s=38064,868 d=38064,868 l=56 w=312 x=18840 y=-3203 nfet_03v3
x a_n23792_n7080# a_n21564_n7312# a_n16480_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-16535 y=-7311 nfet_03v3
x a_n25892_7056# a_n25892_7810# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14015 y=6920 nfet_03v3
x clks VSSD CK11 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-74875 y=-28245 nfet_03v3
x a_66122_n1986# a_67398_n1950# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=69952 y=-1813 pfet_03v3
x clks VSSD CK1 VSSD s=38064,868 d=38064,868 l=56 w=312 x=75124 y=-28245 nfet_03v3
x a_n81028_n28246# VDDD a_n79400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-79455 y=-26985 pfet_03v3
x a_10436_n7312# VSSD a_12064_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12008 y=-7311 nfet_03v3
x a_n25892_7056# a_n19982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-15259 y=6688 nfet_03v3
x a_66122_n2740# a_67352_n7430# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=69754 y=-7349 nfet_03v3
x clks a_6108_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18804 y=7620 pfet_03v3
x a_n92504_11030# VSSD a_n75562_6650# VSSD s=38064,868 d=38064,868 l=220 w=312 x=-75781 y=6650 nfet_03v3
x Valid VSSD a_n9076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-9131 y=-28013 nfet_03v3
x Set a_16820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=17380 y=-28245 nfet_03v3
x a_n84076_n28014# D a_n82012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-82067 y=-28245 nfet_03v3
x CK11 VDDD a_n73180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-73235 y=-26985 pfet_03v3
x a_59056_n28246# CK2 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=60740 y=-28245 nfet_03v3
x a_13420_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15104 y=10796 nfet_03v3
x a_35496_11030# VSSD a_36388_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=36332 y=11030 nfet_03v3
x a_7388_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_9452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=9396 y=-7311 nfet_03v3
x Reset a_72988_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73548 y=7948 pfet_03v3
x a_n89892_7810# a_n90010_7948# a_n85272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-85327 y=6688 nfet_03v3
x CK6 VSSD a_1820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=1764 y=-28245 nfet_03v3
x clks a_10600_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=11160 y=-28245 nfet_03v3
x a_65924_n28014# a_70600_n28246# a_67988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72524 y=-26985 pfet_03v3
x a_n27612_11030# Bit_8 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-7997 y=12152 pfet_03v3
x a_n55664_10796# VSSD a_n54036_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-54091 y=10796 nfet_03v3
x a_70108_7810# a_69990_7948# a_74728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=74672 y=6688 nfet_03v3
x a_n69076_n28014# a_n58180_n28246# a_n60944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56447 y=-28245 nfet_03v3
x a_8336_10796# VSSD a_9964_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=9908 y=10796 nfet_03v3
x a_n60504_11030# a_n43562_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-42551 y=7910 pfet_03v3
x a_n29878_n2740# a_n28648_n7430# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-26245 y=-7349 nfet_03v3
x a_n54076_n28014# VSSD a_n53256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53311 y=-28013 nfet_03v3
x a_n75562_6650# Bit_10 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=-73379 y=6630 nfet_03v3
x a_72208_n2082# a_72090_n1944# a_76828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76772 y=-3203 nfet_03v3
x a_n83256_n28014# a_n81028_n28246# a_n75944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-75999 y=-28245 nfet_03v3
x clks a_n49400_n26986# a_n49400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48839 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=50932 y=11028 nfet_03v3
x Set a_80184_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=80744 y=10796 nfet_03v3
x Set VSSD a_38176_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=39292 y=6688 nfet_03v3
x a_n9076_n28014# a_n4400_n28246# a_n7012_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-2475 y=-26985 pfet_03v3
x Set a_n43180_n26986# a_n43180_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-42619 y=-26985 pfet_03v3
x a_n9076_n28014# CK7 a_n7012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-7067 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=18932 y=11028 nfet_03v3
x Set a_48184_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=48744 y=10796 nfet_03v3
x Reset VSSD a_44204_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=45512 y=6688 nfet_03v3
x a_n91612_11030# VDDD a_n90712_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-90767 y=11728 pfet_03v3
x Set a_n16804_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-16243 y=7948 pfet_03v3
x a_n9076_n28014# a_1820_n28246# a_n944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3552 y=-28245 nfet_03v3
x Set a_n55724_n3204# a_n54552_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-54607 y=-1943 pfet_03v3
x a_n59612_11030# VDDD a_n58712_11028# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-58767 y=11728 pfet_03v3
x a_n57892_7810# a_n51982_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47259 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q a_40276_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=42008 y=-3203 nfet_03v3
x a_35924_n28014# VDDD a_36744_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=36688 y=-27313 pfet_03v3
x a_2122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_3352_n7430# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4688 y=-6089 pfet_03v3
x CK10 VSSD a_n58180_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-58235 y=-28245 nfet_03v3
x a_n68256_n28014# a_n64400_n28246# a_n67012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-62475 y=-28245 nfet_03v3
x a_n84076_n28014# VDDD a_n83256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-83311 y=-27313 pfet_03v3
x a_n60504_11030# a_n43760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-42551 y=12152 pfet_03v3
x a_n75944_n28246# a_n74820_n26986# CK11 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-74259 y=-26985 pfet_03v3
x a_8208_n2836# a_8090_n1944# a_8276_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8220 y=-3203 nfet_03v3
x Reset a_76064_n6052# a_76064_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=76624 y=-6051 pfet_03v3
x a_51744_n28014# a_55600_n28246# a_52988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=57524 y=-28245 nfet_03v3
x a_51744_n28014# CK3 a_52988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=52932 y=-26985 pfet_03v3
x a_n53564_n7312# VDDD a_n51936_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-51991 y=-6051 pfet_03v3
x CK2 VSSD a_61820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=61764 y=-28245 nfet_03v3
x a_n88648_10796# a_n87664_10796# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-87103 y=10796 nfet_03v3
x Set VDDD a_n66028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-66083 y=-26985 pfet_03v3
x a_n51172_n3204# a_n49696_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-47771 y=-3203 nfet_03v3
x a_n23792_n2082# a_n23910_n1944# a_n23724_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23779 y=-1943 pfet_03v3
x a_n21564_n7312# VDDD a_n19936_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19991 y=-6051 pfet_03v3
x clks VDDD a_60180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=60124 y=-26985 pfet_03v3
x a_7388_n7080# a_10436_n7312# a_15520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15464 y=-6051 pfet_03v3
x a_n90712_11028# VSSD a_n89892_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-89947 y=11028 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=80588 y=-7311 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD a_n79816_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-79871 y=10796 nfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=75648 y=-3203 nfet_03v3
x Set VDDD a_8972_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8916 y=-26985 pfet_03v3
x Set VSSD a_n53564_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-53619 y=-7311 nfet_03v3
x Set a_n28180_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27619 y=-28245 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=48588 y=-7311 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5104 y=7620 pfet_03v3
x Reset a_n49696_n3204# a_n48332_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48387 y=-1943 pfet_03v3
x a_n23910_n1944# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-20967 y=-3203 nfet_03v3
x a_n9076_n28014# VDDD a_n8256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-8311 y=-27313 pfet_03v3
x Reset a_76204_6688# a_77568_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77512 y=7948 pfet_03v3
x a_72208_n2836# a_78118_n1944# a_78304_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78248 y=-1943 pfet_03v3
x a_42728_6688# a_44204_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=46128 y=6688 nfet_03v3
x a_39388_n7080# VDDD a_40208_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40152 y=-6379 pfet_03v3
x a_n55792_n7080# a_n51936_n7312# a_n54548_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-50011 y=-7311 nfet_03v3
x a_36744_n28014# a_38972_n28246# a_44056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=44000 y=-28245 nfet_03v3
x a_n92504_11030# VDDD a_n91612_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-91667 y=11730 pfet_03v3
x a_50924_n28014# a_61820_n28246# a_59056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=63552 y=-28245 nfet_03v3
x a_n37012_n28246# a_n36028_n26986# a_n36028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-35467 y=-26985 pfet_03v3
x a_n53256_n28014# a_n43180_n28246# a_n45944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-41447 y=-26985 pfet_03v3
x clks a_6108_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=18804 y=6920 nfet_03v3
x Reset a_14304_n3204# a_15668_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15612 y=-1943 pfet_03v3
x a_n23792_n7080# a_n19936_n7312# a_n22548_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-18011 y=-7311 nfet_03v3
x Valid VSSD a_50924_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=50868 y=-28013 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24795 y=-2971 nfet_03v3
x a_40090_n1944# VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=43032 y=-3203 nfet_03v3
x a_n24612_n7080# VDDD a_n23792_n7080# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23847 y=-6379 pfet_03v3
x a_n56612_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n54548_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-54603 y=-7311 nfet_03v3
x Valid VSSD a_n54076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-54131 y=-28013 nfet_03v3
x a_n69076_n28014# a_n66028_n28246# a_n60944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-60999 y=-26985 pfet_03v3
x a_n60504_11030# VDDD a_n59612_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-59667 y=11730 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=21032 y=-7079 nfet_03v3
x Reset VDDD a_78544_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78488 y=12056 pfet_03v3
x a_n22548_n7312# a_n21564_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21003 y=-7311 nfet_03v3
x a_72208_n2082# a_72090_n1944# a_72276_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72220 y=-1943 pfet_03v3
x Set a_1820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=2380 y=-28245 nfet_03v3
x a_72208_n7080# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_73452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=73396 y=-6051 pfet_03v3
x a_2122_n1986# a_3398_n1950# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=5952 y=-1813 pfet_03v3
x a_n60944_n28246# CK10 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-59259 y=-28245 nfet_03v3
x a_36388_11030# VSSD a_37288_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=37232 y=11028 nfet_03v3
x a_35924_n28014# CK4 a_37988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=37932 y=-28245 nfet_03v3
x a_2122_n2740# a_3352_n7430# VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=5754 y=-7349 nfet_03v3
x a_35496_11030# a_52240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=53448 y=12152 pfet_03v3
x a_n21272_6688# a_n18432_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-17871 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q a_7348_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7908 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VSSD a_n13716_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13771 y=-7311 nfet_03v3
x Reset a_n23012_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-22451 y=7948 pfet_03v3
x a_71388_n7080# a_76064_n7312# a_73452_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=77988 y=-6051 pfet_03v3
x clks VSSD CK9 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-44875 y=-28245 nfet_03v3
x a_n51028_n28246# VDDD a_n49400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-49455 y=-26985 pfet_03v3
x a_n61878_n2740# a_n61878_n1986# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-42195 y=-2969 nfet_03v3
x clks VSSD CK3 VSSD s=38064,868 d=38064,868 l=56 w=312 x=45124 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-77067 y=11728 pfet_03v3
x a_2122_n1986# a_8208_n2836# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=20904 y=-2971 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13067 y=11028 nfet_03v3
x Set VDDD a_74436_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=74380 y=-6051 pfet_03v3
x CK9 VDDD a_n43180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-43235 y=-26985 pfet_03v3
x a_n54076_n28014# CK10 a_n52012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-52067 y=-28245 nfet_03v3
x a_5288_11028# D_C_8 a_7352_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=7296 y=10796 nfet_03v3
x Set a_40276_n3204# a_41448_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41392 y=-1943 pfet_03v3
x a_72208_n2836# a_72208_n2082# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=84084 y=-2971 nfet_03v3
x Set a_50284_n6052# a_50284_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50844 y=-6051 pfet_03v3
x a_29056_n28246# CK4 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=30740 y=-28245 nfet_03v3
x Set VDDD a_68972_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68916 y=-26985 pfet_03v3
x Set a_n15816_12056# a_n15816_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15255 y=12056 pfet_03v3
x a_66122_n1986# VCM Bit_4 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=66134 y=-1847 pfet_03v3
x Reset VDDD a_n47356_n6052# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-47411 y=-6051 pfet_03v3
x Valid VDDD a_n84076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-84131 y=-27313 pfet_03v3
x clks a_n57892_7056# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-45195 y=7620 pfet_03v3
x a_35924_n28014# a_40600_n28246# a_37988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42524 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n23724_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-21991 y=-3203 nfet_03v3
x a_78118_n1944# VSSD a_76828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=81240 y=-3203 nfet_03v3
x Set a_18284_n6052# a_18284_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18844 y=-6051 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-58895 y=7620 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q a_70176_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=71908 y=6688 nfet_03v3
x a_74728_6688# a_77568_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=78128 y=7948 pfet_03v3
x a_n24612_n7080# a_n13716_n7312# a_n16480_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-11983 y=-7311 nfet_03v3
x a_40336_10796# VDDD a_41964_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=41908 y=12056 pfet_03v3
x a_46118_n1944# VSSD a_44828_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=49240 y=-3203 nfet_03v3
x Reset a_n51936_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-51375 y=-7311 nfet_03v3
x a_n24076_n28014# VSSD a_n23256_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-23311 y=-28013 nfet_03v3
x a_n39076_n28014# a_n28180_n28246# a_n30944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-26447 y=-28245 nfet_03v3
x a_74436_n7312# VSSD a_76064_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=76008 y=-7311 nfet_03v3
x Set VSSD a_8336_10796# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8280 y=10796 nfet_03v3
x clks a_n19400_n26986# a_n19400_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18839 y=-26985 pfet_03v3
x a_n83982_7948# a_n85272_6688# a_n80804_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-80859 y=7948 pfet_03v3
x Set a_n85272_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-80243 y=6688 nfet_03v3
x a_n53256_n28014# a_n51028_n28246# a_n45944_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45999 y=-28245 nfet_03v3
x a_n82580_10796# a_n81456_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-80895 y=12056 pfet_03v3
x a_n43760_12186# VDDD Bit_9 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-41425 y=12186 pfet_03v3
x Reset a_n19936_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19375 y=-7311 nfet_03v3
x Set a_n13180_n26986# a_n13180_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-12619 y=-26985 pfet_03v3
x a_77420_10796# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=79104 y=10796 nfet_03v3
x a_6108_7056# a_12018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=16740 y=6688 nfet_03v3
x a_20438_6650# Bit_7 VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=22620 y=6630 nfet_03v3
x Set a_61820_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=62380 y=-28245 nfet_03v3
x CK4 a_34122_n2740# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=54696 y=-2969 nfet_03v3
x a_n50580_10796# a_n49456_12056# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-48895 y=12056 pfet_03v3
x a_n27612_11030# a_n11760_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-10551 y=10892 nfet_03v3
x a_n29878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q a_n28602_n1950# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-27311 y=-3107 nfet_03v3
x Valid VDDD a_n9076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-9131 y=-27313 pfet_03v3
x Set a_42728_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=47756 y=6688 nfet_03v3
x Reset a_n19796_6688# a_n18432_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18487 y=7948 pfet_03v3
x a_n26010_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q a_n23012_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-23067 y=7948 pfet_03v3
x a_50924_n28014# VSSD a_51744_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=51688 y=-28013 nfet_03v3
x Set a_n25824_6688# a_n24652_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-24707 y=7948 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q a_n57824_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56091 y=6688 nfet_03v3
x a_n61878_n1986# a_n55792_n2836# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-43095 y=-2971 nfet_03v3
x a_7988_n28246# a_8972_n26986# a_8972_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9532 y=-26985 pfet_03v3
x a_n57892_7056# a_n51982_7948# a_n51796_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-51851 y=7948 pfet_03v3
x CK8 VSSD a_n28180_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-28235 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=5104 y=6920 nfet_03v3
x a_n38256_n28014# a_n34400_n28246# a_n37012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-32475 y=-28245 nfet_03v3
x a_n54076_n28014# VDDD a_n53256_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-53311 y=-27313 pfet_03v3
x a_n11760_12186# VDDD Bit_8 VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-9425 y=12186 pfet_03v3
x a_n16480_n7312# a_n15356_n6052# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14795 y=-6051 pfet_03v3
x CK7 VDDD a_35496_11030# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=35440 y=11730 pfet_03v3
x a_n61878_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q a_n60648_n7430# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-59311 y=-6089 pfet_03v3
x a_n45944_n28246# a_n44820_n26986# CK9 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-44259 y=-26985 pfet_03v3
x Reset a_12064_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=12624 y=-7311 nfet_03v3
x a_21744_n28014# a_25600_n28246# a_22988_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=27524 y=-28245 nfet_03v3
x CK4 VSSD a_31820_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=31764 y=-28245 nfet_03v3
x a_21744_n28014# CK5 a_22988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=22932 y=-26985 pfet_03v3
x a_n58712_11028# a_n55664_10796# a_n50580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-50635 y=12056 pfet_03v3
x a_36388_11030# Bit_6 VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=56002 y=12152 pfet_03v3
x Set VDDD a_n36028_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-36083 y=-26985 pfet_03v3
x a_39388_n7080# a_50284_n7312# a_47520_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=52016 y=-7311 nfet_03v3
x a_n91612_11030# VSSD a_n90712_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-90767 y=11028 nfet_03v3
x a_40208_n2836# a_40090_n1944# a_44828_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=44772 y=-1943 pfet_03v3
x a_n26712_11028# a_n23664_10796# a_n18580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-18635 y=12056 pfet_03v3
x a_8208_n2836# a_8208_n2082# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20084 y=-2271 pfet_03v3
x clks VDDD a_30180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=30124 y=-26985 pfet_03v3
x a_n59612_11030# VSSD a_n58712_11028# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-58767 y=11028 nfet_03v3
x a_n49882_n1944# VSSD a_n51172_n3204# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-46759 y=-3203 nfet_03v3
x a_n23792_n2836# a_n17882_n1944# D_C_2 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-13159 y=-3203 nfet_03v3
x a_53972_n28246# VDDD a_55600_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=55544 y=-26985 pfet_03v3
x Reset a_41964_12056# a_41964_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=42524 y=12056 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=46488 y=10796 nfet_03v3
x a_7388_n7080# VSSD a_8208_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8152 y=-7079 nfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-81511 y=10796 nfet_03v3
x a_38108_7810# a_44018_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48740 y=7948 pfet_03v3
x a_n29878_n1986# a_n28602_n1950# VDDD VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-26047 y=-1813 pfet_03v3
x a_66122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_67352_n7430# VSSD s=38064,868 d=38064,868 l=56 w=312 x=68688 y=-7349 nfet_03v3
x Set a_79196_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79756 y=7948 pfet_03v3
x a_76018_7948# VSSD a_74728_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=79140 y=6688 nfet_03v3
x clks VSSD a_n56612_n7080# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-56667 y=-7079 nfet_03v3
x a_6744_n28014# a_8972_n28246# a_14056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14000 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VSSD a_50284_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=50228 y=-7311 nfet_03v3
x a_n25892_11028# a_n15816_10796# a_n18580_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-14083 y=12056 pfet_03v3
x Reset VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=-49511 y=10796 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_9448_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10008 y=-1943 pfet_03v3
x a_n944_n28246# CK6 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=740 y=-28245 nfet_03v3
x a_n23256_n28014# a_n13180_n28246# a_n15944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-11447 y=-26985 pfet_03v3
x a_4388_11030# a_20240_12186# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=21448 y=10892 nfet_03v3
x Set a_n19172_n3204# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14143 y=-3203 nfet_03v3
x a_20924_n28014# a_31820_n28246# a_29056_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=33552 y=-28245 nfet_03v3
x Valid VSSD a_20924_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=20868 y=-28013 nfet_03v3
x Valid VSSD a_n24076_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-24131 y=-28013 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VSSD a_18284_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=18228 y=-7311 nfet_03v3
x a_n85272_6688# a_n83796_6688# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-81871 y=6688 nfet_03v3
x a_n39076_n28014# a_n36028_n28246# a_n30944_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-30999 y=-26985 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q a_n88652_7948# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-88091 y=7948 pfet_03v3
x a_71388_n7080# a_74436_n7312# a_79520_n7312# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79464 y=-6051 pfet_03v3
x a_67988_n28246# a_68972_n26986# a_68972_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=69532 y=-26985 pfet_03v3
x a_n51982_7948# VSSD a_n53272_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-48859 y=6688 nfet_03v3
x clks a_n57892_7056# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-45195 y=6920 nfet_03v3
x a_2122_n2740# a_2122_n1986# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=21804 y=-2969 nfet_03v3
x a_41452_n7312# a_42436_n7312# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=42996 y=-7311 nfet_03v3
x clks a_n79400_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-78839 y=-28245 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD a_80184_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=80128 y=12056 pfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-58895 y=6920 nfet_03v3
x a_6108_7056# a_12018_7948# a_12204_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12148 y=7948 pfet_03v3
x a_36388_11030# a_52438_6650# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=53448 y=6650 nfet_03v3
x a_n19172_n3204# a_n16332_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-15771 y=-1943 pfet_03v3
x a_66122_n2740# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q a_67398_n1950# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=68688 y=-1847 pfet_03v3
x a_n30944_n28246# CK8 VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-29259 y=-28245 nfet_03v3
x a_38108_7056# a_38108_7810# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=49984 y=7620 pfet_03v3
x Set a_n73180_n28246# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-72619 y=-28245 nfet_03v3
x a_n92504_11030# Bit_10 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=-71997 y=10892 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD a_48184_12056# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=48128 y=12056 pfet_03v3
x a_37990_7948# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q a_40988_7948# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=40932 y=7948 pfet_03v3
x a_8208_n7080# a_12064_n7312# a_9452_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=13988 y=-7311 nfet_03v3
x a_n92504_11030# VSSD a_n91612_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-91667 y=11030 nfet_03v3
x a_n25892_7810# a_n26010_7948# a_n25824_6688# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-25879 y=7948 pfet_03v3
x a_n55792_n2836# a_n49882_n1944# a_n49696_n3204# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-49751 y=-1943 pfet_03v3
x clks VSSD CK7 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-14875 y=-28245 nfet_03v3
x a_n21028_n28246# VDDD a_n19400_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-19455 y=-26985 pfet_03v3
x a_71352_10796# a_72336_12056# a_72336_10796# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=72896 y=12056 pfet_03v3
x a_n60504_11030# Bit_9 VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=-39997 y=10892 nfet_03v3
x Reset a_43088_n1944# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=43648 y=-1943 pfet_03v3
x Reset a_78304_n3204# a_79668_n1944# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=79612 y=-1943 pfet_03v3
x clks VSSD CK5 VSSD s=38064,868 d=38064,868 l=56 w=312 x=15124 y=-28245 nfet_03v3
x a_2122_n1986# VCM Bit_2 VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2134 y=-1847 pfet_03v3
x a_n82012_n28246# a_n81028_n26986# a_n81028_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-80467 y=-26985 pfet_03v3
x Set VSSD a_10436_n7312# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10380 y=-7311 nfet_03v3
x a_n60504_11030# VSSD a_n59612_11030# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-59667 y=11030 nfet_03v3
x a_79520_n7312# a_80644_n6052# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=81204 y=-6051 pfet_03v3
x CK7 VDDD a_n13180_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-13235 y=-26985 pfet_03v3
x a_n24076_n28014# CK8 a_n22012_n28246# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-22067 y=-28245 nfet_03v3
x CK10 VSSD a_n55376_n28014# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-55431 y=-28013 nfet_03v3
x SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VSSD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=85032 y=-7079 nfet_03v3
x a_n59612_11030# VDDD a_n43760_12186# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=-43979 y=12186 pfet_03v3
x a_n25892_7810# a_n19982_7948# a_n19796_6688# VSSD s=38064,868 d=38064,868 l=56 w=312 x=-19851 y=6688 nfet_03v3
x a_n61878_n2740# VCM Bit_0 VSSD s=38064,868 d=38064,868 l=56 w=312 x=-61865 y=-3107 nfet_03v3
x Valid VDDD a_50924_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=50868 y=-27313 pfet_03v3
x Set VDDD a_38972_n26986# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=38916 y=-26985 pfet_03v3
x Valid VDDD a_n54076_n28014# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=-54131 y=-27313 pfet_03v3
x Reset SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=-52351 y=-3203 nfet_03v3
x a_5924_n28014# a_10600_n28246# a_7988_n28246# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12524 y=-26985 pfet_03v3
C VDDD a_n28180_n28246# 3.0
C a_n28504_11030# Reset 3.1
C a_44204_6688# VDDD 3.0
C Set a_n16480_n7312# 2.4
C a_8208_n2836# a_8208_n2082# 4.2
C VDDD Valid 3.2
C Bit_4 D_C_6 4.4
C clks CK8 6.7
C a_12064_n7312# VDDD 3.0
C a_39352_10796# Set 2.6
C clks Set 7.5
C Bit_0 D_C_10 4.4
C VDDD a_68972_n28246# 4.9
C VDDD CK11 12.9
C a_n88648_10796# Set 2.6
C a_72208_n2082# VDDD 4.3
C a_n27612_11030# Set 2.5
C a_40208_n7080# VDDD 4.3
C a_8208_n2836# VDDD 3.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q a_n91612_11030# 2.1
C clks a_n36028_n28246# 2.4
C a_n85272_6688# VDDD 4.9
C Bit_9 out_1 2.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q a_68388_11030# 2.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q a_n59612_11030# 2.1
C a_n24648_10796# Set 2.6
C a_46304_n3204# VDDD 3.1
C a_2122_n2740# VDDD 6.7
C a_66122_n1986# Set 2.5
C VDDD a_65924_n28014# 3.4
C a_n57892_7810# VDDD 4.3
C CK7 CK4 2.6
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q VDDD 4.9
C D_C_1 VDDD 3.5
C Bit_5 out_5 2.1
C Bit_3 VCM 2.3
C a_70108_11028# a_69288_11028# 4.2
C a_n89892_7056# VDDD 3.4
C a_n51982_7948# Set 2.8
C clks CK5 4.6
C a_38108_7810# a_38108_7056# 4.2
C a_n55792_n2836# a_n55792_n2082# 4.2
C a_37990_7948# Set 2.4
C a_3398_n1950# VDDD 2.9
C VDDD a_n34400_n28246# 3.0
C a_70108_7810# VDDD 4.3
C a_n23792_n7080# VDDD 4.3
C a_8208_n7080# VDDD 4.3
C a_n26712_11028# VDDD 3.4
C a_82284_n7312# VDDD 3.0
C a_39352_10796# VDDD 2.0
C clks VDDD 122.7
C VDDD a_n19936_n7312# 3.0
C a_n25892_7056# a_n25892_7810# 4.2
C a_n88648_10796# VDDD 2.0
C VDDD a_n13180_n28246# 3.0
C a_n24612_n7080# VDDD 3.4
C a_14304_n3204# VDDD 3.1
C a_72276_n3204# VDDD 3.0
C a_n27612_11030# VDDD 4.1
C Bit_7 VDDD 4.8
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q VDDD 9.5
C VDDD a_74728_6688# 4.9
C a_38108_11028# VDDD 4.3
C a_n51796_6688# VDDD 3.0
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q VDDD 9.5
C a_n24648_10796# VDDD 2.0
C a_38176_6688# VDDD 3.0
C a_66122_n1986# VDDD 4.1
C a_n51936_n7312# VDDD 3.0
C a_n53564_n7312# VDDD 4.9
C CK7 CK6 2.4
C a_42436_n7312# Reset 2.4
C a_34122_n2740# VDDD 6.7
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q VDDD 4.9
C Bit_9 VDDD 4.9
C Bit_1 VDDD 4.4
C VDDD a_70108_7056# 3.4
C D_C_3 VDDD 3.5
C a_16184_10796# VDDD 3.0
C a_n8256_n28014# a_n9076_n28014# 4.2
C a_n58010_7948# Set 2.4
C a_n17882_n1944# Set 2.6
C a_n25892_11028# VDDD 4.3
C clks a_38972_n28246# 2.4
C VDDD a_1820_n28246# 3.0
C a_72208_n7080# VDDD 4.3
C a_36388_11030# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 2.1
C Set a_37988_n28246# 2.6
C a_n48480_n7312# Set 2.4
C a_n59612_11030# Set 2.5
C clks a_n21028_n28246# 2.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q VDDD 9.5
C a_n28504_11030# a_n27612_11030# 6.8
C a_35398_n1950# VDDD 2.9
C a_72336_10796# Reset 2.4
C a_74436_n7312# Reset 2.4
C a_34122_n1986# a_34122_n2740# 6.8
C a_n25892_7810# VDDD 4.3
C a_71388_n7080# VDDD 3.4
C VDDD a_46820_n28246# 3.0
C a_50284_n7312# VDDD 3.0
C a_2122_n1986# Set 2.5
C VDDD a_40600_n28246# 3.0
C a_n79816_10796# VDDD 3.0
C VDDD a_n19400_n28246# 3.0
C a_n60504_11030# VDDD 6.7
C D_C_7 VDDD 5.4
C a_8336_10796# Reset 2.4
C a_n47816_10796# VDDD 3.0
C a_n29878_n2740# a_n29878_n1986# 6.8
C a_n57824_6688# VDDD 3.0
C Bit_7 out_3 2.1
C clks CK1 5.4
C a_n58712_11028# VDDD 3.4
C a_n22548_n7312# Set 2.8
C a_5288_11028# a_6108_11028# 4.2
C D_C_9 VDDD 5.3
C CK9 CK11 3.6
C Bit_3 VDDD 4.4
C VDDD a_8972_n28246# 4.9
C a_76828_n3204# Reset 2.4
C a_n17882_n1944# VDDD 2.0
C VDDD a_37988_n28246# 2.0
C a_n59612_11030# VDDD 4.1
C a_n21564_n7312# VDDD 4.9
C a_n53272_6688# VDDD 4.9
C a_66122_n2740# VDDD 6.7
C a_n19172_n3204# VDDD 4.9
C a_72208_n2836# VDDD 3.4
C VDDD a_36744_n28014# 4.3
C a_2122_n1986# VDDD 4.1
C clks CK7 9.7
C VDDD a_n66028_n28246# 4.9
C a_n92504_11030# Reset 3.1
C a_n57892_7056# VDDD 3.4
C a_42728_6688# Reset 2.4
C a_10436_n7312# Reset 2.4
C a_4388_11030# Set 2.5
C clks a_n6028_n28246# 2.7
C a_67398_n1950# VDDD 2.9
C a_80184_10796# VDDD 3.0
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q VDDD 4.9
C a_66122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q 2.1
C a_36388_11030# Set 2.5
C clks CK9 3.0
C clks CK3 2.6
C a_n19982_7948# Set 2.8
C a_n83982_7948# Set 2.8
C a_n29878_n2740# Reset 3.1
C a_66744_n28014# a_65924_n28014# 4.2
C VDDD a_n4400_n28246# 3.0
C VCM Set 13.8
C a_44064_n7312# VDDD 3.0
C a_5288_11028# VDDD 3.4
C a_n86036_10796# VDDD 3.1
C Bit_6 VCM 2.5
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q VDDD 4.9
C VDDD a_23972_n28246# 4.9
C a_7352_10796# Set 2.6
C a_5990_7948# Set 2.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q VDDD 9.5
C a_37288_11028# VDDD 3.4
C a_n55664_10796# Reset 2.4
C a_n19796_6688# VDDD 3.0
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q VDDD 4.9
C a_n26010_7948# Set 2.4
C a_36744_n28014# a_35924_n28014# 4.2
C Bit_2 D_C_8 4.4
C a_n83796_6688# VDDD 3.0
C a_4388_11030# VDDD 4.1
C CK2 VDDD 11.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q VDDD 9.5
C a_n57892_11028# a_n58712_11028# 4.2
C a_n23792_n2082# VDDD 4.3
C a_36388_11030# VDDD 4.1
C VDDD a_20924_n28014# 3.4
C a_n13716_n7312# VDDD 3.0
C a_39388_n7080# VDDD 3.4
C VDDD a_n73180_n28246# 3.0
C a_3496_11030# a_4388_11030# 6.8
C VDDD a_n51028_n28246# 4.9
C VDDD a_n81028_n28246# 4.9
C a_n49882_n1944# Set 2.6
C a_6176_6688# VDDD 3.0
C VCM VDDD 33.4
C a_35496_11030# Reset 3.1
C a_n91612_11030# Set 2.5
C a_n25824_6688# VDDD 3.0
C a_n23664_10796# Reset 2.4
C D_C_4 VDDD 3.4
C a_n84076_n28014# VDDD 3.4
C a_n54036_10796# VDDD 3.1
C a_7352_10796# VDDD 2.0
C Set a_n67012_n28246# 2.6
C clks a_53972_n28246# 2.4
C Set a_52988_n28246# 2.6
C a_40336_10796# VDDD 4.9
C clks D_C_2 5.5
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q Reset 2.2
C a_n89892_7810# a_n89892_7056# 4.2
C a_6108_11028# VDDD 4.3
C a_n87664_10796# Reset 2.4
C a_n21272_6688# VDDD 4.9
C VDDD a_61820_n28246# 3.0
C a_44828_n3204# Reset 2.4
C CK8 VDDD 12.9
C VDDD a_55600_n28246# 3.0
C Bit_5 VCM 2.5
C a_14118_n1944# Set 2.6
C a_n49882_n1944# VDDD 2.0
C D_C_11 CK11 2.3
C Set VDDD 88.6
C a_n25892_7056# VDDD 3.4
C a_n90010_7948# Set 2.4
C a_n91612_11030# VDDD 4.1
C a_n61878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 2.1
C Bit_6 VDDD 4.8
C VDDD a_n54076_n28014# 3.4
C a_n51172_n3204# VDDD 4.9
C a_12018_7948# Set 2.8
C a_n61878_n2740# VDDD 6.7
C VDDD a_n67012_n28246# 2.0
C VDDD a_n36028_n28246# 4.9
C a_n84076_n28014# a_n83256_n28014# 4.2
C a_n49696_n3204# VDDD 3.1
C VDDD a_52988_n28246# 2.0
C a_10728_6688# VDDD 4.9
C a_8208_n2082# VDDD 4.3
C clks Bit_2 4.4
C a_34122_n1986# Set 2.5
C a_8276_n3204# VDDD 3.0
C a_n60602_n1950# VDDD 2.9
C VDDD a_n68256_n28014# 4.3
C VDDD CK5 23.0
C clks Bit_8 6.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q VDDD 4.9
C a_n89824_6688# VDDD 3.0
C VDDD a_51744_n28014# 4.3
C a_6108_7056# VDDD 3.4
C Set a_n52012_n28246# 2.6
C out_2 Bit_8 2.1
C Set a_n82012_n28246# 2.6
C a_67496_11030# VDDD 6.7
C a_14118_n1944# VDDD 2.0
C Bit_0 VCM 2.3
C a_12204_6688# VDDD 3.0
C a_9964_10796# VDDD 3.1
C clks CK4 5.2
C a_41964_10796# VDDD 3.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q VDDD 4.9
C a_52240_12186# VDDD 2.9
C a_12828_n3204# VDDD 4.9
C D_C_6 VDDD 5.3
C a_n85272_6688# Reset 2.4
C a_3496_11030# VDDD 6.7
C a_2122_n2740# Reset 3.1
C a_n53256_n28014# a_n54076_n28014# 4.2
C a_84240_12186# VDDD 2.9
C a_34122_n1986# VDDD 4.1
C a_n28504_11030# VDDD 6.7
C a_n56648_10796# Set 2.6
C a_6108_7810# a_6108_7056# 4.2
C a_n11760_12186# VDDD 2.9
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q a_4388_11030# 2.1
C clks D_C_8 5.1
C VDDD a_n39076_n28014# 3.4
C VDDD a_38972_n28246# 4.9
C VDDD a_n52012_n28246# 2.0
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q VDDD 9.5
C VDDD a_n21028_n28246# 4.9
C VDDD a_n82012_n28246# 2.0
C a_6108_7810# VDDD 4.3
C Bit_5 VDDD 4.6
C clks Reset 3.2
C a_n43760_12186# VDDD 2.9
C a_n56612_n7080# VDDD 3.4
C a_n54548_n7312# Set 2.8
C VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 9.5
C Set a_7988_n28246# 2.6
C VDDD a_n53256_n28014# 4.3
C a_68388_11030# Set 2.5
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q a_2122_n1986# 2.1
C clks CK6 6.0
C VDDD a_35924_n28014# 3.4
C VDDD a_n83256_n28014# 4.3
C Reset a_74728_6688# 2.4
C Set a_n37012_n28246# 2.6
C a_7388_n7080# a_8208_n7080# 4.2
C a_34122_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 2.1
C a_n53564_n7312# Reset 2.4
C Bit_6 out_4 2.1
C a_34122_n2740# Reset 3.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q Reset 2.2
C a_15520_n7312# Set 2.4
C CK1 VDDD 50.0
C CK9 Set 2.4
C a_n55792_n2082# VDDD 4.3
C a_n56648_10796# VDDD 2.0
C a_n23792_n2836# a_n23792_n2082# 4.2
C a_69288_11028# VDDD 3.4
C clks a_68972_n28246# 2.4
C Bit_0 VDDD 4.4
C Set a_67988_n28246# 2.6
C a_n57892_11028# VDDD 4.3
C a_n15816_10796# VDDD 3.0
C a_n17696_n3204# VDDD 3.1
C a_67496_11030# a_68388_11030# 6.8
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q VDDD 9.5
C VDDD a_7988_n28246# 2.0
C a_68388_11030# VDDD 4.1
C CK10 VDDD 12.1
C a_n60504_11030# Reset 3.1
C CK7 VDDD 19.7
C CK3 CK5 2.1
C VDDD a_n24076_n28014# 3.4
C VDDD a_76820_n28246# 3.0
C a_n55792_n7080# VDDD 4.3
C VDDD a_n37012_n28246# 2.0
C VDDD a_n6028_n28246# 4.9
C VDDD a_70600_n28246# 3.0
C a_40208_n2082# VDDD 4.3
C clks D_C_1 2.1
C VDDD a_6744_n28014# 4.3
C a_42436_n7312# VDDD 4.9
C CK9 VDDD 11.5
C CK3 VDDD 25.0
C VDDD a_n38256_n28014# 4.3
C a_n89892_11028# VDDD 4.3
C Bit_10 VCM 2.9
C a_72336_10796# VDDD 4.9
C VDDD a_16820_n28246# 3.0
C Set a_n22012_n28246# 2.6
C VDDD a_n23724_n3204# 3.0
C a_74436_n7312# VDDD 4.9
C a_n21564_n7312# Reset 2.4
C a_n53272_6688# Reset 2.4
C a_n24612_n7080# a_n23792_n7080# 4.2
C a_66122_n2740# Reset 3.1
C a_n19172_n3204# Reset 2.4
C VDDD a_67988_n28246# 2.0
C a_n90712_11028# VDDD 3.4
C a_n61878_n1986# Set 2.5
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q VDDD 9.5
C a_n92504_11030# a_n91612_11030# 6.8
C a_8336_10796# VDDD 4.9
C a_n56612_n7080# a_n55792_n7080# 4.2
C VDDD a_66744_n28014# 4.3
C a_70108_7810# a_70108_7056# 4.2
C Bit_2 VCM 2.3
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q Reset 2.2
C a_79520_n7312# Set 2.4
C a_n38256_n28014# a_n39076_n28014# 4.2
C a_36388_11030# a_35496_11030# 6.8
C clks D_C_3 2.3
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q a_n27612_11030# 2.1
C a_n25892_11028# a_n26712_11028# 4.2
C a_73964_10796# VDDD 3.1
C a_n61878_n1986# a_n61878_n2740# 6.8
C Bit_8 VCM 2.5
C CK2 CK4 2.1
C a_76828_n3204# VDDD 4.9
C a_48184_10796# VDDD 3.0
C a_n22036_10796# VDDD 3.1
C a_40276_n3204# VDDD 3.0
C a_n55724_n3204# VDDD 3.0
C VDDD a_n9076_n28014# 3.4
C VDDD a_n22012_n28246# 2.0
C a_38108_7810# VDDD 4.3
C a_78118_n1944# Set 2.6
C CK3 CK1 3.0
C a_76018_7948# Set 2.8
C a_72208_n2836# a_72208_n2082# 4.2
C VDDD a_n23256_n28014# 4.3
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q VDDD 4.9
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q Reset 2.2
C a_n23792_n2836# VDDD 3.4
C a_n92504_11030# VDDD 6.7
C a_42728_6688# VDDD 4.9
C a_n61878_n1986# VDDD 4.1
C a_10436_n7312# VDDD 4.9
C a_n45716_n7312# VDDD 3.0
C VDDD a_53972_n28246# 4.9
C Set a_n7012_n28246# 2.6
C D_C_2 VDDD 3.4
C VDDD a_5924_n28014# 3.4
C VDDD a_n58180_n28246# 3.0
C a_51744_n28014# a_50924_n28014# 4.2
C a_2122_n1986# a_2122_n2740# 6.8
C a_n29878_n1986# Set 2.5
C clks a_8972_n28246# 2.4
C a_38108_7056# VDDD 3.4
C a_n29878_n2740# VDDD 6.7
C a_n57892_7810# a_n57892_7056# 4.2
C a_78304_n3204# VDDD 3.1
C VDDD a_50924_n28014# 3.4
C a_76064_n7312# VDDD 3.0
C a_71388_n7080# a_72208_n7080# 4.2
C a_n89892_7810# VDDD 4.3
C Bit_10 VDDD 5.0
C a_76204_6688# VDDD 3.0
C VCM Reset 18.5
C VDDD D_C_5 3.3
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q VDDD 9.5
C a_n28602_n1950# VDDD 2.9
C VDDD a_10600_n28246# 3.0
C a_40208_n2836# VDDD 3.4
C a_21744_n28014# a_20924_n28014# 4.2
C a_78118_n1944# VDDD 2.0
C Bit_1 D_C_9 4.5
C clks a_n66028_n28246# 2.4
C a_18284_n7312# VDDD 3.0
C a_n55664_10796# VDDD 4.9
C VDDD SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 4.9
C a_71352_10796# Set 2.6
C Bit_4 VCM 2.3
C a_40336_10796# Reset 2.4
C a_n75760_12186# VDDD 2.9
C a_46118_n1944# Set 2.6
C VDDD a_n7012_n28246# 2.0
C a_66122_n1986# a_66122_n2740# 6.8
C Bit_2 VDDD 4.2
C a_n29878_n1986# VDDD 4.1
C VDDD a_n64400_n28246# 3.0
C a_n21272_6688# Reset 2.4
C Bit_8 VDDD 4.5
C VDDD a_n8256_n28014# 4.3
C a_n90712_11028# a_n89892_11028# 4.2
C a_39388_n7080# a_40208_n7080# 4.2
C CK4 CK5 3.0
C Bit_3 D_C_7 4.4
C D_C_11 VDDD 5.0
C D_C_10 VDDD 5.4
C Set Reset 22.5
C a_35496_11030# VDDD 6.7
C VDDD a_n43180_n28246# 3.0
C a_n60504_11030# a_n59612_11030# 6.8
C a_n23664_10796# VDDD 4.9
C clks a_23972_n28246# 2.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q VDDD 9.5
C Set a_22988_n28246# 2.6
C CK4 VDDD 10.4
C a_n51172_n3204# Reset 2.4
C a_n61878_n2740# Reset 3.1
C a_20240_12186# VDDD 2.9
C a_71352_10796# VDDD 2.0
C a_47520_n7312# Set 2.4
C a_10728_6688# Reset 2.4
C clks CK2 7.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q VDDD 4.9
C a_46118_n1944# VDDD 2.0
C VDDD a_31820_n28246# 3.0
C a_37288_11028# a_38108_11028# 4.2
C a_n23256_n28014# a_n24076_n28014# 4.2
C VDDD a_25600_n28246# 3.0
C a_n87664_10796# VDDD 4.9
C Set Valid 29.4
C a_n29878_n1986# SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 2.1
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q Reset 2.2
C Set a_69990_7948# 2.4
C a_70108_11028# VDDD 4.3
C clks a_n51028_n28246# 2.4
C a_44828_n3204# VDDD 4.9
C clks a_n81028_n28246# 2.4
C D_C_8 VDDD 5.3
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q VDDD 4.9
C a_41452_n7312# Set 2.8
C a_67496_11030# Reset 3.1
C a_44018_7948# Set 2.8
C a_6744_n28014# a_5924_n28014# 4.2
C Set CK11 2.3
C Reset VDDD 164.1
C a_n68256_n28014# a_n69076_n28014# 4.2
C a_n55792_n2836# VDDD 3.4
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q Reset 2.2
C Bit_7 VCM 2.5
C VDDD a_n49400_n28246# 3.0
C a_12828_n3204# Reset 2.4
C VDDD a_22988_n28246# 2.0
C CK6 VDDD 15.7
C VDDD a_n79400_n28246# 3.0
C a_3496_11030# Reset 3.1
C VDDD a_70176_6688# 3.0
C VDDD a_n69076_n28014# 3.4
C Bit_4 VDDD 4.4
C Bit_9 VCM 2.5
C a_7388_n7080# VDDD 3.4
C a_73452_n7312# Set 2.8
C Bit_1 VCM 2.3
C a_9452_n7312# Set 2.8
C a_40208_n2836# a_40208_n2082# 4.2
C VDDD a_21744_n28014# 4.3
C out_50 3.6
C out_60 2.1
C out_40 3.6
C out_70 2.1
C out_30 3.6
C out_80 2.1
C out_20 3.6
C out_90 2.1
C out_10 3.6
C out_100 2.1
C D0 5.5
R D 69
C Valid0 61.3
R Valid 2572
C CK50 64.9
R CK5 944
C D_C_50 13.8
R D_C_5 85
C Bit_40 10.6
R Bit_4 179
C CK40 65.3
R CK4 947
= CK4 SAR_Logic_0.CK4
C D_C_40 13.1
R D_C_4 85
C Bit_30 10.6
R Bit_3 179
C CK30 49.1
R CK3 942
C D_C_30 13.5
R D_C_3 85
C Bit_20 9.4
R Bit_2 179
C CK20 55.6
R CK2 942
C D_C_20 12.8
R D_C_2 85
C Bit_10 10.7
R Bit_1 179
C CK10 25.9
R CK1 845
C D_C_10 13.3
R D_C_1 85
C Bit_00 10.7
R Bit_0 179
C clks0 434.2
R clks 7837
C Bit_50 16.5
R Bit_5 186
C D_C_60 16.7
R D_C_6 91
C CK60 79.9
R CK6 947
C Bit_60 14.7
R Bit_6 186
C D_C_70 17.1
R D_C_7 91
C CK70 75.3
R CK7 947
C Bit_70 14.8
R Bit_7 186
C D_C_80 16.2
R D_C_8 91
C CK80 76.4
R CK8 945
C Bit_80 13.0
R Bit_8 186
C D_C_90 16.9
R D_C_9 91
C CK90 63.7
R CK9 939
C Bit_90 14.7
R Bit_9 186
C D_C_100 17.1
R D_C_10 91
C VCM0 194.7
R VCM 1069
C Bit_100 16.6
R Bit_10 186
C Reset0 198.2
R Reset 10433
C Set0 423.6
R Set 15760
C D_C_110 18.8
R D_C_11 91
C CK110 79.7
R CK11 936
C VDDD0 4409.3
R VDDD 643873
R VSSD 108756
C out_110 2.4
R a_79624_n28014# 60
R a_76820_n28246# 202
R a_76820_n26986# 100
R a_75180_n26986# 100
C a_74056_n28246#0 5.3
R a_74056_n28246# 381
R a_70600_n28246# 202
R a_70600_n26986# 100
C a_68972_n28246#0 2.4
R a_68972_n28246# 423
R a_68972_n26986# 100
C a_67988_n28246#0 3.6
R a_67988_n28246# 379
C a_66744_n28014#0 3.4
R a_66744_n28014# 520
R a_64624_n28014# 60
C a_65924_n28014#0 5.3
R a_65924_n28014# 748
R a_61820_n28246# 202
R a_61820_n26986# 100
R a_60180_n26986# 100
C a_59056_n28246#0 4.7
R a_59056_n28246# 381
R a_55600_n28246# 202
R a_55600_n26986# 100
C a_53972_n28246#0 2.4
R a_53972_n28246# 423
R a_53972_n26986# 100
C a_52988_n28246#0 3.6
R a_52988_n28246# 379
C a_51744_n28014#0 3.3
R a_51744_n28014# 520
R a_49624_n28014# 60
C a_50924_n28014#0 5.3
R a_50924_n28014# 748
R a_46820_n28246# 202
R a_46820_n26986# 100
R a_45180_n26986# 100
C a_44056_n28246#0 4.7
R a_44056_n28246# 381
R a_40600_n28246# 202
R a_40600_n26986# 100
C a_38972_n28246#0 2.4
R a_38972_n28246# 423
R a_38972_n26986# 100
C a_37988_n28246#0 3.6
R a_37988_n28246# 379
C a_36744_n28014#0 3.3
R a_36744_n28014# 520
R a_34624_n28014# 60
C a_35924_n28014#0 5.3
R a_35924_n28014# 748
R a_31820_n28246# 202
R a_31820_n26986# 100
R a_30180_n26986# 100
C a_29056_n28246#0 4.7
R a_29056_n28246# 381
R a_25600_n28246# 202
R a_25600_n26986# 100
C a_23972_n28246#0 2.4
R a_23972_n28246# 423
R a_23972_n26986# 100
C a_22988_n28246#0 3.6
R a_22988_n28246# 379
C a_21744_n28014#0 3.3
R a_21744_n28014# 520
R a_19624_n28014# 60
C a_20924_n28014#0 5.3
R a_20924_n28014# 748
R a_16820_n28246# 202
R a_16820_n26986# 100
R a_15180_n26986# 100
C a_14056_n28246#0 4.7
R a_14056_n28246# 381
R a_10600_n28246# 202
R a_10600_n26986# 100
C a_8972_n28246#0 2.4
R a_8972_n28246# 423
R a_8972_n26986# 100
C a_7988_n28246#0 3.6
R a_7988_n28246# 379
C a_6744_n28014#0 3.3
R a_6744_n28014# 520
R a_4624_n28014# 60
C a_5924_n28014#0 5.3
R a_5924_n28014# 748
R a_1820_n28246# 202
R a_1820_n26986# 100
R a_180_n26986# 100
C a_n944_n28246#0 4.7
R a_n944_n28246# 381
R a_n4400_n28246# 202
R a_n4400_n26986# 100
C a_n6028_n28246#0 2.4
R a_n6028_n28246# 423
R a_n6028_n26986# 100
C a_n7012_n28246#0 3.6
R a_n7012_n28246# 379
C a_n8256_n28014#0 3.3
R a_n8256_n28014# 520
R a_n10376_n28014# 60
C a_n9076_n28014#0 5.3
R a_n9076_n28014# 748
R a_n13180_n28246# 202
R a_n13180_n26986# 100
R a_n14820_n26986# 100
C a_n15944_n28246#0 4.7
R a_n15944_n28246# 381
R a_n19400_n28246# 202
R a_n19400_n26986# 100
C a_n21028_n28246#0 2.4
R a_n21028_n28246# 423
R a_n21028_n26986# 100
C a_n22012_n28246#0 3.6
R a_n22012_n28246# 379
C a_n23256_n28014#0 3.3
R a_n23256_n28014# 520
R a_n25376_n28014# 60
C a_n24076_n28014#0 5.3
R a_n24076_n28014# 748
R a_n28180_n28246# 202
R a_n28180_n26986# 100
R a_n29820_n26986# 100
C a_n30944_n28246#0 4.7
R a_n30944_n28246# 381
R a_n34400_n28246# 202
R a_n34400_n26986# 100
C a_n36028_n28246#0 2.4
R a_n36028_n28246# 423
R a_n36028_n26986# 100
C a_n37012_n28246#0 3.6
R a_n37012_n28246# 379
C a_n38256_n28014#0 3.3
R a_n38256_n28014# 520
R a_n40376_n28014# 60
C a_n39076_n28014#0 5.3
R a_n39076_n28014# 748
R a_n43180_n28246# 202
R a_n43180_n26986# 100
R a_n44820_n26986# 100
C a_n45944_n28246#0 4.7
R a_n45944_n28246# 381
R a_n49400_n28246# 202
R a_n49400_n26986# 100
C a_n51028_n28246#0 2.4
R a_n51028_n28246# 423
R a_n51028_n26986# 100
C a_n52012_n28246#0 3.6
R a_n52012_n28246# 379
C a_n53256_n28014#0 3.3
R a_n53256_n28014# 520
R a_n55376_n28014# 60
C a_n54076_n28014#0 5.3
R a_n54076_n28014# 748
R a_n58180_n28246# 202
R a_n58180_n26986# 100
R a_n59820_n26986# 100
C a_n60944_n28246#0 4.7
R a_n60944_n28246# 381
R a_n64400_n28246# 202
R a_n64400_n26986# 100
C a_n66028_n28246#0 2.4
R a_n66028_n28246# 423
R a_n66028_n26986# 100
C a_n67012_n28246#0 3.6
R a_n67012_n28246# 379
C a_n68256_n28014#0 3.3
R a_n68256_n28014# 520
R a_n70376_n28014# 60
C a_n69076_n28014#0 5.3
R a_n69076_n28014# 748
R a_n73180_n28246# 202
R a_n73180_n26986# 100
R a_n74820_n26986# 100
C a_n75944_n28246#0 4.7
R a_n75944_n28246# 381
R a_n79400_n28246# 202
R a_n79400_n26986# 100
C a_n81028_n28246#0 2.4
R a_n81028_n28246# 423
R a_n81028_n26986# 100
C a_n82012_n28246#0 3.6
R a_n82012_n28246# 379
C a_n83256_n28014#0 3.3
R a_n83256_n28014# 520
C a_n84076_n28014#0 5.3
R a_n84076_n28014# 748
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.nQ 60
R a_82284_n7312# 202
R a_82284_n6052# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_0.Q 559
R a_80644_n6052# 100
C a_79520_n7312#0 5.1
R a_79520_n7312# 381
R a_76064_n7312# 202
R a_76064_n6052# 100
C a_74436_n7312#0 2.4
R a_74436_n7312# 423
R a_74436_n6052# 100
C a_73452_n7312#0 3.5
R a_73452_n7312# 379
C a_72208_n7080#0 3.2
R a_72208_n7080# 520
C a_71388_n7080#0 5.2
R a_71388_n7080# 748
C a_67352_n7430#0 2.5
R a_67352_n7430# 116
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.nQ 60
R a_50284_n7312# 202
R a_50284_n6052# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_0.Q 559
R a_48644_n6052# 100
C a_47520_n7312#0 5.1
R a_47520_n7312# 381
R a_44064_n7312# 202
R a_44064_n6052# 100
C a_42436_n7312#0 2.4
R a_42436_n7312# 423
R a_42436_n6052# 100
C a_41452_n7312#0 3.5
R a_41452_n7312# 379
C a_40208_n7080#0 3.2
R a_40208_n7080# 520
C a_39388_n7080#0 5.2
R a_39388_n7080# 748
C a_35352_n7430#0 2.5
R a_35352_n7430# 116
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.nQ 60
R a_18284_n7312# 202
R a_18284_n6052# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_0.Q 559
R a_16644_n6052# 100
C a_15520_n7312#0 5.1
R a_15520_n7312# 381
R a_12064_n7312# 202
R a_12064_n6052# 100
C a_10436_n7312#0 2.4
R a_10436_n7312# 423
R a_10436_n6052# 100
C a_9452_n7312#0 3.5
R a_9452_n7312# 379
C a_8208_n7080#0 3.2
R a_8208_n7080# 520
C a_7388_n7080#0 5.2
R a_7388_n7080# 748
C a_3352_n7430#0 2.5
R a_3352_n7430# 116
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.nQ 60
R a_n13716_n7312# 202
R a_n13716_n6052# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_0.Q 559
R a_n15356_n6052# 100
C a_n16480_n7312#0 5.1
R a_n16480_n7312# 381
R a_n19936_n7312# 202
R a_n19936_n6052# 100
C a_n21564_n7312#0 2.4
R a_n21564_n7312# 423
R a_n21564_n6052# 100
C a_n22548_n7312#0 3.5
R a_n22548_n7312# 379
C a_n23792_n7080#0 3.2
R a_n23792_n7080# 520
C a_n24612_n7080#0 5.2
R a_n24612_n7080# 748
C a_n28648_n7430#0 2.5
R a_n28648_n7430# 116
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.nQ 60
R a_n45716_n7312# 202
R a_n45716_n6052# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q0 5.1
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_0.Q 559
R a_n47356_n6052# 100
C a_n48480_n7312#0 5.1
R a_n48480_n7312# 381
R a_n51936_n7312# 202
R a_n51936_n6052# 100
C a_n53564_n7312#0 2.4
R a_n53564_n7312# 423
R a_n53564_n6052# 100
C a_n54548_n7312#0 3.5
R a_n54548_n7312# 379
C a_n55792_n7080#0 3.2
R a_n55792_n7080# 520
C a_n56612_n7080#0 5.2
R a_n56612_n7080# 748
C a_n60648_n7430#0 2.5
R a_n60648_n7430# 116
R a_81296_n1944# 100
R a_79668_n1944# 100
R a_78304_n3204# 202
C a_78118_n1944#0 3.5
R a_78118_n1944# 379
C a_76828_n3204#0 2.4
R a_76828_n3204# 423
C a_72208_n2836#0 5.2
R a_72208_n2836# 748
R a_75088_n1944# 100
R a_73448_n1944# 100
R a_72276_n3204# 202
C a_72090_n1944#0 4.4
R a_72090_n1944# 381
C a_72208_n2082#0 3.3
R a_72208_n2082# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_9/D_reset_FF_1.Q 848
C a_66122_n2740#0 7.7
R a_66122_n2740# 614
R a_67398_n1950# 157
C a_66122_n1986#0 10.5
R a_66122_n1986# 514
R a_49296_n1944# 100
R a_47668_n1944# 100
R a_46304_n3204# 202
C a_46118_n1944#0 3.5
R a_46118_n1944# 379
C a_44828_n3204#0 2.4
R a_44828_n3204# 423
C a_40208_n2836#0 5.2
R a_40208_n2836# 748
R a_43088_n1944# 100
R a_41448_n1944# 100
R a_40276_n3204# 202
C a_40090_n1944#0 4.4
R a_40090_n1944# 381
C a_40208_n2082#0 3.3
R a_40208_n2082# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_7/D_reset_FF_1.Q 848
C a_34122_n2740#0 7.7
R a_34122_n2740# 614
R a_35398_n1950# 157
C a_34122_n1986#0 10.5
R a_34122_n1986# 514
R a_17296_n1944# 100
R a_15668_n1944# 100
R a_14304_n3204# 202
C a_14118_n1944#0 3.5
R a_14118_n1944# 379
C a_12828_n3204#0 2.4
R a_12828_n3204# 423
C a_8208_n2836#0 5.2
R a_8208_n2836# 748
R a_11088_n1944# 100
R a_9448_n1944# 100
R a_8276_n3204# 202
C a_8090_n1944#0 4.4
R a_8090_n1944# 381
C a_8208_n2082#0 3.3
R a_8208_n2082# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_10/D_reset_FF_1.Q 848
C a_2122_n2740#0 7.7
R a_2122_n2740# 614
R a_3398_n1950# 157
C a_2122_n1986#0 10.5
R a_2122_n1986# 514
R a_n14704_n1944# 100
R a_n16332_n1944# 100
R a_n17696_n3204# 202
C a_n17882_n1944#0 3.5
R a_n17882_n1944# 379
C a_n19172_n3204#0 2.4
R a_n19172_n3204# 423
C a_n23792_n2836#0 5.2
R a_n23792_n2836# 748
R a_n20912_n1944# 100
R a_n22552_n1944# 100
R a_n23724_n3204# 202
C a_n23910_n1944#0 4.4
R a_n23910_n1944# 381
C a_n23792_n2082#0 3.3
R a_n23792_n2082# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_4/D_reset_FF_1.Q 848
C a_n29878_n2740#0 7.7
R a_n29878_n2740# 614
R a_n28602_n1950# 157
C a_n29878_n1986#0 10.5
R a_n29878_n1986# 514
R a_n46704_n1944# 100
R a_n48332_n1944# 100
R a_n49696_n3204# 202
C a_n49882_n1944#0 3.5
R a_n49882_n1944# 379
C a_n51172_n3204#0 2.4
R a_n51172_n3204# 423
C a_n55792_n2836#0 5.2
R a_n55792_n2836# 748
R a_n52912_n1944# 100
R a_n54552_n1944# 100
R a_n55724_n3204# 202
C a_n55910_n1944#0 4.4
R a_n55910_n1944# 381
C a_n55792_n2082#0 3.3
R a_n55792_n2082# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_3/D_reset_FF_1.Q 848
C a_n61878_n2740#0 7.7
R a_n61878_n2740# 614
R a_n60602_n1950# 157
C a_n61878_n1986#0 10.5
R a_n61878_n1986# 514
C a_84438_6650#0 2.5
R a_84438_6650# 116
R a_79196_7948# 100
R a_77568_7948# 100
R a_76204_6688# 202
C a_76018_7948#0 3.5
R a_76018_7948# 379
C a_74728_6688#0 2.4
R a_74728_6688# 423
C a_70108_7056#0 5.2
R a_70108_7056# 748
R a_72988_7948# 100
R a_71348_7948# 100
R a_70176_6688# 202
C a_69990_7948#0 5.1
R a_69990_7948# 381
C a_70108_7810#0 3.2
R a_70108_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_0.Q 559
C a_52438_6650#0 2.5
R a_52438_6650# 116
R a_47196_7948# 100
R a_45568_7948# 100
R a_44204_6688# 202
C a_44018_7948#0 3.5
R a_44018_7948# 379
C a_42728_6688#0 2.4
R a_42728_6688# 423
C a_38108_7056#0 5.2
R a_38108_7056# 748
R a_40988_7948# 100
R a_39348_7948# 100
R a_38176_6688# 202
C a_37990_7948#0 5.1
R a_37990_7948# 381
C a_38108_7810#0 3.2
R a_38108_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_0.Q 559
C a_20438_6650#0 2.5
R a_20438_6650# 116
R a_15196_7948# 100
R a_13568_7948# 100
R a_12204_6688# 202
C a_12018_7948#0 3.5
R a_12018_7948# 379
C a_10728_6688#0 2.4
R a_10728_6688# 423
C a_6108_7056#0 5.2
R a_6108_7056# 748
R a_8988_7948# 100
R a_7348_7948# 100
R a_6176_6688# 202
C a_5990_7948#0 5.1
R a_5990_7948# 381
C a_6108_7810#0 3.2
R a_6108_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_0.Q 559
C a_n11562_6650#0 2.5
R a_n11562_6650# 116
R a_n16804_7948# 100
R a_n18432_7948# 100
R a_n19796_6688# 202
C a_n19982_7948#0 3.5
R a_n19982_7948# 379
C a_n21272_6688#0 2.4
R a_n21272_6688# 423
C a_n25892_7056#0 5.2
R a_n25892_7056# 748
R a_n23012_7948# 100
R a_n24652_7948# 100
R a_n25824_6688# 202
C a_n26010_7948#0 5.1
R a_n26010_7948# 381
C a_n25892_7810#0 3.2
R a_n25892_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_0.Q 559
C a_n43562_6650#0 2.5
R a_n43562_6650# 116
R a_n48804_7948# 100
R a_n50432_7948# 100
R a_n51796_6688# 202
C a_n51982_7948#0 3.5
R a_n51982_7948# 379
C a_n53272_6688#0 2.4
R a_n53272_6688# 423
C a_n57892_7056#0 5.2
R a_n57892_7056# 748
R a_n55012_7948# 100
R a_n56652_7948# 100
R a_n57824_6688# 202
C a_n58010_7948#0 5.1
R a_n58010_7948# 381
C a_n57892_7810#0 3.2
R a_n57892_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_0.Q 559
C a_n75562_6650#0 2.5
R a_n75562_6650# 116
R a_n80804_7948# 100
R a_n82432_7948# 100
R a_n83796_6688# 202
C a_n83982_7948#0 3.5
R a_n83982_7948# 379
C a_n85272_6688#0 2.4
R a_n85272_6688# 423
C a_n89892_7056#0 5.2
R a_n89892_7056# 748
R a_n87012_7948# 100
R a_n88652_7948# 100
R a_n89824_6688# 202
C a_n90010_7948#0 5.1
R a_n90010_7948# 381
C a_n89892_7810#0 3.2
R a_n89892_7810# 520
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.nQ 60
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q0 5.0
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_0.Q 559
R a_84240_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.nQ 60
R a_80184_10796# 202
R a_80184_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_6/D_reset_FF_1.Q 848
R a_78544_12056# 100
C a_77420_10796#0 4.4
R a_77420_10796# 381
R a_73964_10796# 202
R a_73964_12056# 100
C a_72336_10796#0 2.4
R a_72336_10796# 423
R a_72336_12056# 100
C a_71352_10796#0 3.5
R a_71352_10796# 379
C a_70108_11028#0 3.3
R a_70108_11028# 520
C a_69288_11028#0 5.2
R a_69288_11028# 748
C a_68388_11030#0 10.5
R a_68388_11030# 514
C a_67496_11030#0 7.7
R a_67496_11030# 614
R a_52240_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.nQ 60
R a_48184_10796# 202
R a_48184_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_8/D_reset_FF_1.Q 848
R a_46544_12056# 100
C a_45420_10796#0 4.4
R a_45420_10796# 381
R a_41964_10796# 202
R a_41964_12056# 100
C a_40336_10796#0 2.4
R a_40336_10796# 423
R a_40336_12056# 100
C a_39352_10796#0 3.5
R a_39352_10796# 379
C a_38108_11028#0 3.3
R a_38108_11028# 520
C a_37288_11028#0 5.2
R a_37288_11028# 748
C a_36388_11030#0 10.5
R a_36388_11030# 514
C a_35496_11030#0 7.7
R a_35496_11030# 614
R a_20240_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.nQ 60
R a_16184_10796# 202
R a_16184_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_5/D_reset_FF_1.Q 848
R a_14544_12056# 100
C a_13420_10796#0 4.4
R a_13420_10796# 381
R a_9964_10796# 202
R a_9964_12056# 100
C a_8336_10796#0 2.4
R a_8336_10796# 423
R a_8336_12056# 100
C a_7352_10796#0 3.5
R a_7352_10796# 379
C a_6108_11028#0 3.3
R a_6108_11028# 520
C a_5288_11028#0 5.2
R a_5288_11028# 748
C a_4388_11030#0 10.5
R a_4388_11030# 514
C a_3496_11030#0 7.7
R a_3496_11030# 614
R a_n11760_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.nQ 60
R a_n15816_10796# 202
R a_n15816_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_1/D_reset_FF_1.Q 848
R a_n17456_12056# 100
C a_n18580_10796#0 4.4
R a_n18580_10796# 381
R a_n22036_10796# 202
R a_n22036_12056# 100
C a_n23664_10796#0 2.4
R a_n23664_10796# 423
R a_n23664_12056# 100
C a_n24648_10796#0 3.5
R a_n24648_10796# 379
C a_n25892_11028#0 3.3
R a_n25892_11028# 520
C a_n26712_11028#0 5.2
R a_n26712_11028# 748
C a_n27612_11030#0 10.5
R a_n27612_11030# 514
C a_n28504_11030#0 7.7
R a_n28504_11030# 614
R a_n43760_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.nQ 60
R a_n47816_10796# 202
R a_n47816_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_2/D_reset_FF_1.Q 848
R a_n49456_12056# 100
C a_n50580_10796#0 4.4
R a_n50580_10796# 381
R a_n54036_10796# 202
R a_n54036_12056# 100
C a_n55664_10796#0 2.4
R a_n55664_10796# 423
R a_n55664_12056# 100
C a_n56648_10796#0 3.5
R a_n56648_10796# 379
C a_n57892_11028#0 3.3
R a_n57892_11028# 520
C a_n58712_11028#0 5.2
R a_n58712_11028# 748
C a_n59612_11030#0 10.5
R a_n59612_11030# 514
C a_n60504_11030#0 7.7
R a_n60504_11030# 614
C CK100 36.5
R CK10 912
R a_n75760_12186# 157
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.nQ 60
R a_n79816_10796# 202
R a_n79816_12056# 100
C SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q0 7.9
R SAR_Asynchronous_Logic_integration_0/SAR_Asynchronous_Logic_0/D_reset_FF_1.Q 848
R a_n81456_12056# 100
C a_n82580_10796#0 4.4
R a_n82580_10796# 381
R a_n86036_10796# 202
R a_n86036_12056# 100
C a_n87664_10796#0 2.4
R a_n87664_10796# 423
R a_n87664_12056# 100
C a_n88648_10796#0 3.5
R a_n88648_10796# 379
C a_n89892_11028#0 3.3
R a_n89892_11028# 520
C a_n90712_11028#0 5.2
R a_n90712_11028# 748
C a_n91612_11030#0 10.5
R a_n91612_11030# 514
C a_n92504_11030#0 7.7
R a_n92504_11030# 614
