#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Feb  8 15:30:12 2024
# Process ID: 27584
# Current directory: D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1
# Command line: vivado.exe -log design_1_pwm_wrapper_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pwm_wrapper_0_0.tcl
# Log file: D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/design_1_pwm_wrapper_0_0.vds
# Journal file: D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1\vivado.jou
# Running On: DESKTOP-M1PCUD5, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16868 MB
#-----------------------------------------------------------
source design_1_pwm_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 590.605 ; gain = 216.645
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top design_1_pwm_wrapper_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty-s7-50:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.914 ; gain = 438.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pwm_wrapper_0_0' [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/bd/design_1/ip/design_1_pwm_wrapper_0_0/synth/design_1_pwm_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pwm_wrapper' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'PWM' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_speed' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'pwm_speed' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:15]
INFO: [Synth 8-6157] synthesizing module 'pwm_dir' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_direction.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'pwm_dir' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_direction.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/.Xil/Vivado-27584-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/.Xil/Vivado-27584-DESKTOP-M1PCUD5/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.srcs/sources_1/new/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.srcs/sources_1/new/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/.Xil/Vivado-27584-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/.Xil/Vivado-27584-DESKTOP-M1PCUD5/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'douta' does not match port width (16) of module 'blk_mem_gen_0' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:57]
WARNING: [Synth 8-7071] port 'ena' of module 'blk_mem_gen_0' is unconnected for instance 'blk_mem' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:54]
WARNING: [Synth 8-7071] port 'wea' of module 'blk_mem_gen_0' is unconnected for instance 'blk_mem' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:54]
WARNING: [Synth 8-7071] port 'dina' of module 'blk_mem_gen_0' is unconnected for instance 'blk_mem' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:54]
WARNING: [Synth 8-7023] instance 'blk_mem' of module 'blk_mem_gen_0' has 6 connections declared, but only 3 given [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [D:/CMPE_Capstone/CODE/hdl/pc/src/pc.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'addrout' does not match port width (8) of module 'pc' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pwm_wrapper' (0#1) [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_wrapper.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pwm_wrapper_0_0' (0#1) [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/bd/design_1/ip/design_1_pwm_wrapper_0_0/synth/design_1_pwm_wrapper_0_0.v:53]
WARNING: [Synth 8-87] always_comb on 'counter_reg' did not result in combinational logic [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:62]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.srcs/sources_1/new/clk_div.sv:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1540.176 ; gain = 550.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1540.176 ; gain = 550.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1540.176 ; gain = 550.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1540.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst/wiz'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst/wiz'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst/blk_mem'
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'inst/blk_mem'
Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/bd/design_1/ip/design_1_pwm_wrapper_0_0/design_1_pwm_wrapper_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/bd/design_1/ip/design_1_pwm_wrapper_0_0/design_1_pwm_wrapper_0_0_ooc.xdc:55]
Finished Parsing XDC File [d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/bd/design_1/ip/design_1_pwm_wrapper_0_0/design_1_pwm_wrapper_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1651.941 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/dont_touch.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst/wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/blk_mem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'counter_reg' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[9]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[8]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[7]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[6]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[5]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[4]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[3]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[2]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[1]) is unused and will be removed from module pwm_wrapper.
WARNING: [Synth 8-3332] Sequential element (u_inst_pwm/u_inst_pwm_spd/counter_reg[0]) is unused and will be removed from module pwm_wrapper.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[9]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[8]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[7]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[6]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[5]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[4]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[3]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[2]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[1]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'inst/u_inst_pwm/u_inst_pwm_spd/counter_reg[0]__0/Q' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/CMPE_Capstone/CODE/hdl/PWM/src/pwm_speed.sv:42]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin ena
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |clk_wiz     |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1651.941 ; gain = 662.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1651.941 ; gain = 550.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1651.941 ; gain = 662.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5a62a3e5
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 1651.941 ; gain = 1051.367
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/CMPE_Capstone/CODE/hdl/PWM/pwm_proj/pwm_proj.runs/design_1_pwm_wrapper_0_0_synth_1/design_1_pwm_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pwm_wrapper_0_0_utilization_synth.rpt -pb design_1_pwm_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 15:31:02 2024...
