// Seed: 3604902952
module module_0 (
    input wor id_0
    , id_12,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6,
    input supply0 id_7,
    output wand id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    output tri id_7,
    output uwire id_8,
    output wand id_9,
    input tri1 id_10,
    output wor id_11,
    output uwire id_12,
    output supply1 id_13,
    input tri id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply0 id_22,
    input tri1 id_23,
    output supply1 id_24,
    input tri1 id_25
);
  assign id_12 = {id_16{1}} & id_18;
  module_0(
      id_5, id_10, id_8, id_5, id_1, id_18, id_24, id_16, id_19, id_22, id_24
  );
endmodule
