

================================================================
== Vitis HLS Report for 'muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:43:55 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.857 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       32|       33|  0.128 us|  0.132 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- MUX_STREAMING_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0229, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0228, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0227, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0226, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0225, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0224, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0223, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0115, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0114, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0113, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0112, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0111, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0110, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %p_inWideStream_0_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %l_rowProcOutStream, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln54 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:54]   --->   Operation 37 'br' 'br_ln54' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split5, i1 1, void"   --->   Operation 38 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%outStreamPtr2 = phi i1 0, void, i1 %outStreamPtr, void %.split5, i1 0, void"   --->   Operation 39 'phi' 'outStreamPtr2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%iter1 = phi i5 0, void, i5 %iter, void %.split5, i5 0, void"   --->   Operation 40 'phi' 'iter1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inWideStream_0_0_1_0_0_0, i27 %p_inWideStream_0_0_1_0_0_016, i27 %p_inWideStream_0_0_1_0_0_017, i27 %p_inWideStream_0_0_1_0_0_018, i27 %p_inWideStream_0_0_1_0_0_019, i27 %p_inWideStream_0_0_1_0_0_020, i27 %p_inWideStream_0_0_1_0_0_021, i27 %p_inWideStream_0_0_1_0_0_022, i27 %p_inWideStream_0_0_1_0_0_02, i27 %p_inWideStream_0_0_1_0_0_0223, i27 %p_inWideStream_0_0_1_0_0_0224, i27 %p_inWideStream_0_0_1_0_0_0225, i27 %p_inWideStream_0_0_1_0_0_0226, i27 %p_inWideStream_0_0_1_0_0_0227, i27 %p_inWideStream_0_0_1_0_0_0228, i27 %p_inWideStream_0_0_1_0_0_0229, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i27 %p_inWideStream_0_0_0_0_0_0, i27 %p_inWideStream_0_0_0_0_0_01, i27 %p_inWideStream_0_0_0_0_0_02, i27 %p_inWideStream_0_0_0_0_0_03, i27 %p_inWideStream_0_0_0_0_0_04, i27 %p_inWideStream_0_0_0_0_0_05, i27 %p_inWideStream_0_0_0_0_0_06, i27 %p_inWideStream_0_0_0_0_0_07, i27 %p_inWideStream_0_0_0_0_0_018, i27 %p_inWideStream_0_0_0_0_0_019, i27 %p_inWideStream_0_0_0_0_0_0110, i27 %p_inWideStream_0_0_0_0_0_0111, i27 %p_inWideStream_0_0_0_0_0_0112, i27 %p_inWideStream_0_0_0_0_0_0113, i27 %p_inWideStream_0_0_0_0_0_0114, i27 %p_inWideStream_0_0_0_0_0_0115, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %l_rowProcOutStream, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln54 = br void %.split" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:54]   --->   Operation 45 'br' 'br_ln54' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:51]   --->   Operation 47 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:51]   --->   Operation 48 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%iter = add i5 %iter1, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:54]   --->   Operation 49 'add' 'iter' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %outStreamPtr2, void %branch0, void %branch1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%outStreamPtr = xor i1 %outStreamPtr2, i1 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:63]   --->   Operation 51 'xor' 'outStreamPtr' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.63ns)   --->   "%icmp_ln54 = icmp_eq  i5 %iter1, i5 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:54]   --->   Operation 52 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %rewind_header, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:54]   --->   Operation 53 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln65 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:65]   --->   Operation 54 'br' 'br_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 55 [1/1] (1.32ns)   --->   "%empty_239 = read i432 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A, i27 %p_inWideStream_0_0_0_0_0_0, i27 %p_inWideStream_0_0_0_0_0_01, i27 %p_inWideStream_0_0_0_0_0_02, i27 %p_inWideStream_0_0_0_0_0_03, i27 %p_inWideStream_0_0_0_0_0_04, i27 %p_inWideStream_0_0_0_0_0_05, i27 %p_inWideStream_0_0_0_0_0_06, i27 %p_inWideStream_0_0_0_0_0_07, i27 %p_inWideStream_0_0_1_0_0_0, i27 %p_inWideStream_0_0_1_0_0_016, i27 %p_inWideStream_0_0_1_0_0_017, i27 %p_inWideStream_0_0_1_0_0_018, i27 %p_inWideStream_0_0_1_0_0_019, i27 %p_inWideStream_0_0_1_0_0_020, i27 %p_inWideStream_0_0_1_0_0_021, i27 %p_inWideStream_0_0_1_0_0_022" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'read' 'empty_239' <Predicate = (!outStreamPtr2)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'extractvalue' 'p_inWideStream_0_0_0_0_0_0_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_01_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'extractvalue' 'p_inWideStream_0_0_0_0_0_01_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_02_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'extractvalue' 'p_inWideStream_0_0_0_0_0_02_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_03_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'p_inWideStream_0_0_0_0_0_03_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_04_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'p_inWideStream_0_0_0_0_0_04_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_05_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'p_inWideStream_0_0_0_0_0_05_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_06_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'extractvalue' 'p_inWideStream_0_0_0_0_0_06_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_07_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'extractvalue' 'p_inWideStream_0_0_0_0_0_07_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'p_inWideStream_0_0_1_0_0_0_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_016_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'p_inWideStream_0_0_1_0_0_016_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_017_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'p_inWideStream_0_0_1_0_0_017_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_018_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'extractvalue' 'p_inWideStream_0_0_1_0_0_018_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_019_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'extractvalue' 'p_inWideStream_0_0_1_0_0_019_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_020_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'extractvalue' 'p_inWideStream_0_0_1_0_0_020_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_021_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'extractvalue' 'p_inWideStream_0_0_1_0_0_021_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_022_val = extractvalue i432 %empty_239" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'extractvalue' 'p_inWideStream_0_0_1_0_0_022_val' <Predicate = (!outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'br' 'br_ln145' <Predicate = (!outStreamPtr2)> <Delay = 0.38>
ST_3 : Operation 73 [1/1] (1.32ns)   --->   "%empty_240 = read i432 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A, i27 %p_inWideStream_0_0_0_0_0_018, i27 %p_inWideStream_0_0_0_0_0_019, i27 %p_inWideStream_0_0_0_0_0_0110, i27 %p_inWideStream_0_0_0_0_0_0111, i27 %p_inWideStream_0_0_0_0_0_0112, i27 %p_inWideStream_0_0_0_0_0_0113, i27 %p_inWideStream_0_0_0_0_0_0114, i27 %p_inWideStream_0_0_0_0_0_0115, i27 %p_inWideStream_0_0_1_0_0_02, i27 %p_inWideStream_0_0_1_0_0_0223, i27 %p_inWideStream_0_0_1_0_0_0224, i27 %p_inWideStream_0_0_1_0_0_0225, i27 %p_inWideStream_0_0_1_0_0_0226, i27 %p_inWideStream_0_0_1_0_0_0227, i27 %p_inWideStream_0_0_1_0_0_0228, i27 %p_inWideStream_0_0_1_0_0_0229" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'empty_240' <Predicate = (outStreamPtr2)> <Delay = 1.32> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_018_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'extractvalue' 'p_inWideStream_0_0_0_0_0_018_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_019_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'extractvalue' 'p_inWideStream_0_0_0_0_0_019_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0110_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'extractvalue' 'p_inWideStream_0_0_0_0_0_0110_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0111_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'extractvalue' 'p_inWideStream_0_0_0_0_0_0111_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0112_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'extractvalue' 'p_inWideStream_0_0_0_0_0_0112_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0113_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'extractvalue' 'p_inWideStream_0_0_0_0_0_0113_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0114_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'extractvalue' 'p_inWideStream_0_0_0_0_0_0114_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_0_0_0_0115_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'extractvalue' 'p_inWideStream_0_0_0_0_0_0115_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_02_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'extractvalue' 'p_inWideStream_0_0_1_0_0_02_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0223_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'extractvalue' 'p_inWideStream_0_0_1_0_0_0223_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0224_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'extractvalue' 'p_inWideStream_0_0_1_0_0_0224_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0225_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'extractvalue' 'p_inWideStream_0_0_1_0_0_0225_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0226_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'extractvalue' 'p_inWideStream_0_0_1_0_0_0226_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0227_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'extractvalue' 'p_inWideStream_0_0_1_0_0_0227_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0228_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'extractvalue' 'p_inWideStream_0_0_1_0_0_0228_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_inWideStream_0_0_1_0_0_0229_val = extractvalue i432 %empty_240" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'extractvalue' 'p_inWideStream_0_0_1_0_0_0229_val' <Predicate = (outStreamPtr2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'br' 'br_ln145' <Predicate = (outStreamPtr2)> <Delay = 0.38>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_7_0 = phi i27 %p_inWideStream_0_0_1_0_0_0229_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_022_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'phi' 'p_0_12_0_0_0_7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_6_0 = phi i27 %p_inWideStream_0_0_1_0_0_0228_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_021_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'phi' 'p_0_12_0_0_0_6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_5_0 = phi i27 %p_inWideStream_0_0_1_0_0_0227_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_020_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'phi' 'p_0_12_0_0_0_5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_4_0 = phi i27 %p_inWideStream_0_0_1_0_0_0226_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_019_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'phi' 'p_0_12_0_0_0_4_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_3_0 = phi i27 %p_inWideStream_0_0_1_0_0_0225_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_018_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'phi' 'p_0_12_0_0_0_3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_2_0 = phi i27 %p_inWideStream_0_0_1_0_0_0224_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_017_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'phi' 'p_0_12_0_0_0_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_1_0 = phi i27 %p_inWideStream_0_0_1_0_0_0223_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_016_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'phi' 'p_0_12_0_0_0_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0_0_0 = phi i27 %p_inWideStream_0_0_1_0_0_02_val, void %branch1, i27 %p_inWideStream_0_0_1_0_0_0_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'phi' 'p_0_12_0_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_7_0 = phi i27 %p_inWideStream_0_0_0_0_0_0115_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_07_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'phi' 'p_0_01_0_0_0_7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_6_0 = phi i27 %p_inWideStream_0_0_0_0_0_0114_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_06_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'phi' 'p_0_01_0_0_0_6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_5_0 = phi i27 %p_inWideStream_0_0_0_0_0_0113_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_05_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'phi' 'p_0_01_0_0_0_5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_4_0 = phi i27 %p_inWideStream_0_0_0_0_0_0112_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_04_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'phi' 'p_0_01_0_0_0_4_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_3_0 = phi i27 %p_inWideStream_0_0_0_0_0_0111_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_03_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'phi' 'p_0_01_0_0_0_3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_2_0 = phi i27 %p_inWideStream_0_0_0_0_0_0110_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_02_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'phi' 'p_0_01_0_0_0_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_1_0 = phi i27 %p_inWideStream_0_0_0_0_0_019_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_01_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_0_01_0_0_0_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_01_0_0_0_0_0 = phi i27 %p_inWideStream_0_0_0_0_0_018_val, void %branch1, i27 %p_inWideStream_0_0_0_0_0_0_val, void %branch0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'phi' 'p_0_01_0_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i507 @_ssdm_op_BitConcatenate.i507.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i27 %p_0_12_0_0_0_7_0, i5 0, i27 %p_0_01_0_0_0_7_0, i5 0, i27 %p_0_12_0_0_0_6_0, i5 0, i27 %p_0_01_0_0_0_6_0, i5 0, i27 %p_0_12_0_0_0_5_0, i5 0, i27 %p_0_01_0_0_0_5_0, i5 0, i27 %p_0_12_0_0_0_4_0, i5 0, i27 %p_0_01_0_0_0_4_0, i5 0, i27 %p_0_12_0_0_0_3_0, i5 0, i27 %p_0_01_0_0_0_3_0, i5 0, i27 %p_0_12_0_0_0_2_0, i5 0, i27 %p_0_01_0_0_0_2_0, i5 0, i27 %p_0_12_0_0_0_1_0, i5 0, i27 %p_0_01_0_0_0_1_0, i5 0, i27 %p_0_12_0_0_0_0_0, i5 0, i27 %p_0_01_0_0_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i507 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %l_rowProcOutStream, i512 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%return_ln65 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_mux.hpp:65]   --->   Operation 110 'return' 'return_ln65' <Predicate = (icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inWideStream_0_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_0_0_0_0115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0223]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0224]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0225]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0226]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0227]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inWideStream_0_0_1_0_0_0229]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_rowProcOutStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
br_ln54                           (br               ) [ 0111]
do_init                           (phi              ) [ 0011]
outStreamPtr2                     (phi              ) [ 0011]
iter1                             (phi              ) [ 0011]
br_ln0                            (br               ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
br_ln54                           (br               ) [ 0000]
empty                             (speclooptripcount) [ 0000]
specpipeline_ln51                 (specpipeline     ) [ 0000]
specloopname_ln51                 (specloopname     ) [ 0000]
iter                              (add              ) [ 0111]
br_ln145                          (br               ) [ 0000]
outStreamPtr                      (xor              ) [ 0111]
icmp_ln54                         (icmp             ) [ 0011]
br_ln54                           (br               ) [ 0111]
br_ln65                           (br               ) [ 0111]
empty_239                         (read             ) [ 0000]
p_inWideStream_0_0_0_0_0_0_val    (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_01_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_02_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_03_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_04_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_05_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_06_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_07_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0_val    (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_016_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_017_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_018_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_019_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_020_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_021_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_022_val  (extractvalue     ) [ 0000]
br_ln145                          (br               ) [ 0000]
empty_240                         (read             ) [ 0000]
p_inWideStream_0_0_0_0_0_018_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_019_val  (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0110_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0111_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0112_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0113_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0114_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_0_0_0_0115_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_02_val   (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0223_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0224_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0225_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0226_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0227_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0228_val (extractvalue     ) [ 0000]
p_inWideStream_0_0_1_0_0_0229_val (extractvalue     ) [ 0000]
br_ln145                          (br               ) [ 0000]
p_0_12_0_0_0_7_0                  (phi              ) [ 0000]
p_0_12_0_0_0_6_0                  (phi              ) [ 0000]
p_0_12_0_0_0_5_0                  (phi              ) [ 0000]
p_0_12_0_0_0_4_0                  (phi              ) [ 0000]
p_0_12_0_0_0_3_0                  (phi              ) [ 0000]
p_0_12_0_0_0_2_0                  (phi              ) [ 0000]
p_0_12_0_0_0_1_0                  (phi              ) [ 0000]
p_0_12_0_0_0_0_0                  (phi              ) [ 0000]
p_0_01_0_0_0_7_0                  (phi              ) [ 0000]
p_0_01_0_0_0_6_0                  (phi              ) [ 0000]
p_0_01_0_0_0_5_0                  (phi              ) [ 0000]
p_0_01_0_0_0_4_0                  (phi              ) [ 0000]
p_0_01_0_0_0_3_0                  (phi              ) [ 0000]
p_0_01_0_0_0_2_0                  (phi              ) [ 0000]
p_0_01_0_0_0_1_0                  (phi              ) [ 0000]
p_0_01_0_0_0_0_0                  (phi              ) [ 0000]
tmp                               (bitconcatenate   ) [ 0000]
zext_ln174                        (zext             ) [ 0000]
write_ln174                       (write            ) [ 0000]
return_ln65                       (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inWideStream_0_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inWideStream_0_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inWideStream_0_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inWideStream_0_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inWideStream_0_0_0_0_0_04">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inWideStream_0_0_0_0_0_05">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inWideStream_0_0_0_0_0_06">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inWideStream_0_0_0_0_0_07">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_inWideStream_0_0_0_0_0_018">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_inWideStream_0_0_0_0_0_019">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_inWideStream_0_0_0_0_0_0110">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0110"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_inWideStream_0_0_0_0_0_0111">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0111"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_inWideStream_0_0_0_0_0_0112">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0112"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_inWideStream_0_0_0_0_0_0113">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0113"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_inWideStream_0_0_0_0_0_0114">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0114"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_inWideStream_0_0_0_0_0_0115">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_0_0_0_0115"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_inWideStream_0_0_1_0_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_inWideStream_0_0_1_0_0_016">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_inWideStream_0_0_1_0_0_017">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_inWideStream_0_0_1_0_0_018">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_inWideStream_0_0_1_0_0_019">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_inWideStream_0_0_1_0_0_020">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_inWideStream_0_0_1_0_0_021">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_inWideStream_0_0_1_0_0_022">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_inWideStream_0_0_1_0_0_02">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_inWideStream_0_0_1_0_0_0223">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0223"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_inWideStream_0_0_1_0_0_0224">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0224"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_inWideStream_0_0_1_0_0_0225">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0225"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_inWideStream_0_0_1_0_0_0226">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0226"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_inWideStream_0_0_1_0_0_0227">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0227"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_inWideStream_0_0_1_0_0_0228">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0228"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_inWideStream_0_0_1_0_0_0229">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inWideStream_0_0_1_0_0_0229"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="l_rowProcOutStream">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_rowProcOutStream"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i507.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="empty_239_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="432" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="0" index="2" bw="27" slack="0"/>
<pin id="122" dir="0" index="3" bw="27" slack="0"/>
<pin id="123" dir="0" index="4" bw="27" slack="0"/>
<pin id="124" dir="0" index="5" bw="27" slack="0"/>
<pin id="125" dir="0" index="6" bw="27" slack="0"/>
<pin id="126" dir="0" index="7" bw="27" slack="0"/>
<pin id="127" dir="0" index="8" bw="27" slack="0"/>
<pin id="128" dir="0" index="9" bw="27" slack="0"/>
<pin id="129" dir="0" index="10" bw="27" slack="0"/>
<pin id="130" dir="0" index="11" bw="27" slack="0"/>
<pin id="131" dir="0" index="12" bw="27" slack="0"/>
<pin id="132" dir="0" index="13" bw="27" slack="0"/>
<pin id="133" dir="0" index="14" bw="27" slack="0"/>
<pin id="134" dir="0" index="15" bw="27" slack="0"/>
<pin id="135" dir="0" index="16" bw="27" slack="0"/>
<pin id="136" dir="1" index="17" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_239/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_240_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="432" slack="0"/>
<pin id="156" dir="0" index="1" bw="27" slack="0"/>
<pin id="157" dir="0" index="2" bw="27" slack="0"/>
<pin id="158" dir="0" index="3" bw="27" slack="0"/>
<pin id="159" dir="0" index="4" bw="27" slack="0"/>
<pin id="160" dir="0" index="5" bw="27" slack="0"/>
<pin id="161" dir="0" index="6" bw="27" slack="0"/>
<pin id="162" dir="0" index="7" bw="27" slack="0"/>
<pin id="163" dir="0" index="8" bw="27" slack="0"/>
<pin id="164" dir="0" index="9" bw="27" slack="0"/>
<pin id="165" dir="0" index="10" bw="27" slack="0"/>
<pin id="166" dir="0" index="11" bw="27" slack="0"/>
<pin id="167" dir="0" index="12" bw="27" slack="0"/>
<pin id="168" dir="0" index="13" bw="27" slack="0"/>
<pin id="169" dir="0" index="14" bw="27" slack="0"/>
<pin id="170" dir="0" index="15" bw="27" slack="0"/>
<pin id="171" dir="0" index="16" bw="27" slack="0"/>
<pin id="172" dir="1" index="17" bw="432" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_240/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln174_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="512" slack="0"/>
<pin id="193" dir="0" index="2" bw="507" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="do_init_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="do_init_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="1" slack="0"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="outStreamPtr2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="outStreamPtr2 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="outStreamPtr2_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="4" bw="1" slack="0"/>
<pin id="222" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outStreamPtr2/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="iter1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="1"/>
<pin id="229" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="iter1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="iter1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="4" bw="1" slack="0"/>
<pin id="237" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter1/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_0_12_0_0_0_7_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="243" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_7_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_0_12_0_0_0_7_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="27" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="27" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_7_0/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_0_12_0_0_0_6_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_6_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_0_12_0_0_0_6_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="27" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="27" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_6_0/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="p_0_12_0_0_0_5_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_5_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_0_12_0_0_0_5_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="27" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="27" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_5_0/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="p_0_12_0_0_0_4_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="270" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_4_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_0_12_0_0_0_4_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="27" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="27" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_4_0/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_0_12_0_0_0_3_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="279" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_3_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_0_12_0_0_0_3_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="27" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="27" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_3_0/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_0_12_0_0_0_2_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="288" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_2_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_0_12_0_0_0_2_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="27" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="27" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_2_0/3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="p_0_12_0_0_0_1_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="297" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_1_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_0_12_0_0_0_1_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="27" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="27" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_1_0/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_0_12_0_0_0_0_0_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="306" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_12_0_0_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_0_12_0_0_0_0_0_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="27" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="27" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_12_0_0_0_0_0/3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_0_01_0_0_0_7_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_7_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_0_01_0_0_0_7_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="27" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="27" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_7_0/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_0_01_0_0_0_6_0_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_6_0 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_0_01_0_0_0_6_0_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="27" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="27" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_6_0/3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_0_01_0_0_0_5_0_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="333" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_5_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_0_01_0_0_0_5_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="27" slack="0"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="27" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_5_0/3 "/>
</bind>
</comp>

<comp id="340" class="1005" name="p_0_01_0_0_0_4_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="342" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_4_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_0_01_0_0_0_4_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="27" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="27" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_4_0/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_0_01_0_0_0_3_0_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_3_0 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_0_01_0_0_0_3_0_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="27" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="27" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_3_0/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_0_01_0_0_0_2_0_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_2_0 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_0_01_0_0_0_2_0_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="27" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="27" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_2_0/3 "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_0_01_0_0_0_1_0_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="369" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_1_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_0_01_0_0_0_1_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="27" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="27" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_1_0/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="p_0_01_0_0_0_0_0_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="378" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_01_0_0_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_0_01_0_0_0_0_0_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="27" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="27" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_0_0_0_0_0/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="iter_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="outStreamPtr_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="outStreamPtr/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln54_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_inWideStream_0_0_0_0_0_0_val_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="432" slack="0"/>
<pin id="405" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0_val/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_inWideStream_0_0_0_0_0_01_val_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="432" slack="0"/>
<pin id="410" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_01_val/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_inWideStream_0_0_0_0_0_02_val_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="432" slack="0"/>
<pin id="415" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_02_val/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_inWideStream_0_0_0_0_0_03_val_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="432" slack="0"/>
<pin id="420" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_03_val/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_inWideStream_0_0_0_0_0_04_val_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="432" slack="0"/>
<pin id="425" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_04_val/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_inWideStream_0_0_0_0_0_05_val_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="432" slack="0"/>
<pin id="430" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_05_val/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_inWideStream_0_0_0_0_0_06_val_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="432" slack="0"/>
<pin id="435" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_06_val/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_inWideStream_0_0_0_0_0_07_val_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="432" slack="0"/>
<pin id="440" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_07_val/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_inWideStream_0_0_1_0_0_0_val_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="432" slack="0"/>
<pin id="445" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0_val/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_inWideStream_0_0_1_0_0_016_val_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="432" slack="0"/>
<pin id="450" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_016_val/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_inWideStream_0_0_1_0_0_017_val_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="432" slack="0"/>
<pin id="455" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_017_val/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_inWideStream_0_0_1_0_0_018_val_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="432" slack="0"/>
<pin id="460" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_018_val/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_inWideStream_0_0_1_0_0_019_val_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="432" slack="0"/>
<pin id="465" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_019_val/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_inWideStream_0_0_1_0_0_020_val_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="432" slack="0"/>
<pin id="470" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_020_val/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_inWideStream_0_0_1_0_0_021_val_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="432" slack="0"/>
<pin id="475" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_021_val/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_inWideStream_0_0_1_0_0_022_val_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="432" slack="0"/>
<pin id="480" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_022_val/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_inWideStream_0_0_0_0_0_018_val_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="432" slack="0"/>
<pin id="485" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_018_val/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_inWideStream_0_0_0_0_0_019_val_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="432" slack="0"/>
<pin id="490" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_019_val/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_inWideStream_0_0_0_0_0_0110_val_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="432" slack="0"/>
<pin id="495" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0110_val/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_inWideStream_0_0_0_0_0_0111_val_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="432" slack="0"/>
<pin id="500" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0111_val/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_inWideStream_0_0_0_0_0_0112_val_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="432" slack="0"/>
<pin id="505" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0112_val/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_inWideStream_0_0_0_0_0_0113_val_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="432" slack="0"/>
<pin id="510" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0113_val/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_inWideStream_0_0_0_0_0_0114_val_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="432" slack="0"/>
<pin id="515" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0114_val/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_inWideStream_0_0_0_0_0_0115_val_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="432" slack="0"/>
<pin id="520" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_0_0_0_0115_val/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_inWideStream_0_0_1_0_0_02_val_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="432" slack="0"/>
<pin id="525" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_02_val/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_inWideStream_0_0_1_0_0_0223_val_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="432" slack="0"/>
<pin id="530" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0223_val/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_inWideStream_0_0_1_0_0_0224_val_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="432" slack="0"/>
<pin id="535" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0224_val/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_inWideStream_0_0_1_0_0_0225_val_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="432" slack="0"/>
<pin id="540" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0225_val/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_inWideStream_0_0_1_0_0_0226_val_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="432" slack="0"/>
<pin id="545" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0226_val/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_inWideStream_0_0_1_0_0_0227_val_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="432" slack="0"/>
<pin id="550" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0227_val/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_inWideStream_0_0_1_0_0_0228_val_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="432" slack="0"/>
<pin id="555" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0228_val/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="p_inWideStream_0_0_1_0_0_0229_val_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="432" slack="0"/>
<pin id="560" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_inWideStream_0_0_1_0_0_0229_val/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="507" slack="0"/>
<pin id="565" dir="0" index="1" bw="27" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="0" index="3" bw="27" slack="0"/>
<pin id="568" dir="0" index="4" bw="1" slack="0"/>
<pin id="569" dir="0" index="5" bw="27" slack="0"/>
<pin id="570" dir="0" index="6" bw="1" slack="0"/>
<pin id="571" dir="0" index="7" bw="27" slack="0"/>
<pin id="572" dir="0" index="8" bw="1" slack="0"/>
<pin id="573" dir="0" index="9" bw="27" slack="0"/>
<pin id="574" dir="0" index="10" bw="1" slack="0"/>
<pin id="575" dir="0" index="11" bw="27" slack="0"/>
<pin id="576" dir="0" index="12" bw="1" slack="0"/>
<pin id="577" dir="0" index="13" bw="27" slack="0"/>
<pin id="578" dir="0" index="14" bw="1" slack="0"/>
<pin id="579" dir="0" index="15" bw="27" slack="0"/>
<pin id="580" dir="0" index="16" bw="1" slack="0"/>
<pin id="581" dir="0" index="17" bw="27" slack="0"/>
<pin id="582" dir="0" index="18" bw="1" slack="0"/>
<pin id="583" dir="0" index="19" bw="27" slack="0"/>
<pin id="584" dir="0" index="20" bw="1" slack="0"/>
<pin id="585" dir="0" index="21" bw="27" slack="0"/>
<pin id="586" dir="0" index="22" bw="1" slack="0"/>
<pin id="587" dir="0" index="23" bw="27" slack="0"/>
<pin id="588" dir="0" index="24" bw="1" slack="0"/>
<pin id="589" dir="0" index="25" bw="27" slack="0"/>
<pin id="590" dir="0" index="26" bw="1" slack="0"/>
<pin id="591" dir="0" index="27" bw="27" slack="0"/>
<pin id="592" dir="0" index="28" bw="1" slack="0"/>
<pin id="593" dir="0" index="29" bw="27" slack="0"/>
<pin id="594" dir="0" index="30" bw="1" slack="0"/>
<pin id="595" dir="0" index="31" bw="27" slack="0"/>
<pin id="596" dir="1" index="32" bw="507" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln174_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="507" slack="0"/>
<pin id="631" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="return_ln65_fu_634">
<pin_list>
<pin id="635" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln65/3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="iter_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="641" class="1005" name="outStreamPtr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="outStreamPtr "/>
</bind>
</comp>

<comp id="646" class="1005" name="icmp_ln54_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="112" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="118" pin=12"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="118" pin=13"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="118" pin=14"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="118" pin=15"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="118" pin=16"/></net>

<net id="173"><net_src comp="112" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="154" pin=8"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="154" pin=9"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="154" pin=10"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="154" pin=11"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="154" pin=12"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="154" pin=13"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="154" pin=14"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="154" pin=15"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="154" pin=16"/></net>

<net id="195"><net_src comp="116" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="82" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="82" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="84" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="226"><net_src comp="216" pin="6"/><net_sink comp="212" pin=0"/></net>

<net id="230"><net_src comp="86" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="231" pin=4"/></net>

<net id="389"><net_src comp="231" pin="6"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="108" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="216" pin="6"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="82" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="231" pin="6"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="110" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="118" pin="17"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="411"><net_src comp="118" pin="17"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="416"><net_src comp="118" pin="17"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="421"><net_src comp="118" pin="17"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="426"><net_src comp="118" pin="17"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="431"><net_src comp="118" pin="17"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="436"><net_src comp="118" pin="17"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="441"><net_src comp="118" pin="17"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="446"><net_src comp="118" pin="17"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="451"><net_src comp="118" pin="17"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="456"><net_src comp="118" pin="17"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="461"><net_src comp="118" pin="17"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="466"><net_src comp="118" pin="17"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="471"><net_src comp="118" pin="17"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="476"><net_src comp="118" pin="17"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="481"><net_src comp="118" pin="17"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="486"><net_src comp="154" pin="17"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="491"><net_src comp="154" pin="17"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="496"><net_src comp="154" pin="17"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="501"><net_src comp="154" pin="17"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="506"><net_src comp="154" pin="17"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="511"><net_src comp="154" pin="17"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="516"><net_src comp="154" pin="17"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="521"><net_src comp="154" pin="17"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="526"><net_src comp="154" pin="17"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="531"><net_src comp="154" pin="17"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="536"><net_src comp="154" pin="17"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="541"><net_src comp="154" pin="17"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="546"><net_src comp="154" pin="17"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="551"><net_src comp="154" pin="17"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="556"><net_src comp="154" pin="17"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="561"><net_src comp="154" pin="17"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="597"><net_src comp="114" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="598"><net_src comp="244" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="599"><net_src comp="86" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="600"><net_src comp="316" pin="4"/><net_sink comp="563" pin=3"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="563" pin=4"/></net>

<net id="602"><net_src comp="253" pin="4"/><net_sink comp="563" pin=5"/></net>

<net id="603"><net_src comp="86" pin="0"/><net_sink comp="563" pin=6"/></net>

<net id="604"><net_src comp="325" pin="4"/><net_sink comp="563" pin=7"/></net>

<net id="605"><net_src comp="86" pin="0"/><net_sink comp="563" pin=8"/></net>

<net id="606"><net_src comp="262" pin="4"/><net_sink comp="563" pin=9"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="563" pin=10"/></net>

<net id="608"><net_src comp="334" pin="4"/><net_sink comp="563" pin=11"/></net>

<net id="609"><net_src comp="86" pin="0"/><net_sink comp="563" pin=12"/></net>

<net id="610"><net_src comp="271" pin="4"/><net_sink comp="563" pin=13"/></net>

<net id="611"><net_src comp="86" pin="0"/><net_sink comp="563" pin=14"/></net>

<net id="612"><net_src comp="343" pin="4"/><net_sink comp="563" pin=15"/></net>

<net id="613"><net_src comp="86" pin="0"/><net_sink comp="563" pin=16"/></net>

<net id="614"><net_src comp="280" pin="4"/><net_sink comp="563" pin=17"/></net>

<net id="615"><net_src comp="86" pin="0"/><net_sink comp="563" pin=18"/></net>

<net id="616"><net_src comp="352" pin="4"/><net_sink comp="563" pin=19"/></net>

<net id="617"><net_src comp="86" pin="0"/><net_sink comp="563" pin=20"/></net>

<net id="618"><net_src comp="289" pin="4"/><net_sink comp="563" pin=21"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="563" pin=22"/></net>

<net id="620"><net_src comp="361" pin="4"/><net_sink comp="563" pin=23"/></net>

<net id="621"><net_src comp="86" pin="0"/><net_sink comp="563" pin=24"/></net>

<net id="622"><net_src comp="298" pin="4"/><net_sink comp="563" pin=25"/></net>

<net id="623"><net_src comp="86" pin="0"/><net_sink comp="563" pin=26"/></net>

<net id="624"><net_src comp="370" pin="4"/><net_sink comp="563" pin=27"/></net>

<net id="625"><net_src comp="86" pin="0"/><net_sink comp="563" pin=28"/></net>

<net id="626"><net_src comp="307" pin="4"/><net_sink comp="563" pin=29"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="563" pin=30"/></net>

<net id="628"><net_src comp="379" pin="4"/><net_sink comp="563" pin=31"/></net>

<net id="632"><net_src comp="563" pin="32"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="639"><net_src comp="385" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="644"><net_src comp="391" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="649"><net_src comp="397" pin="2"/><net_sink comp="646" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_rowProcOutStream | {3 }
 - Input state : 
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_01 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_02 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_03 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_04 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_05 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_06 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_07 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_018 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_019 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0110 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0111 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0112 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0113 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0114 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_0_0_0_0115 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_016 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_017 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_018 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_019 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_020 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_021 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_022 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_02 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0223 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0224 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0225 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0226 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0227 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0228 | {3 }
	Port: muxWideStreaming<2u, 16u, 16u, 8u, complex<ap_fixed<27, 13, 5, 3, 0> > > : p_inWideStream_0_0_1_0_0_0229 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		iter : 1
		br_ln145 : 1
		outStreamPtr : 1
		icmp_ln54 : 1
		br_ln54 : 2
	State 3
		p_0_12_0_0_0_7_0 : 1
		p_0_12_0_0_0_6_0 : 1
		p_0_12_0_0_0_5_0 : 1
		p_0_12_0_0_0_4_0 : 1
		p_0_12_0_0_0_3_0 : 1
		p_0_12_0_0_0_2_0 : 1
		p_0_12_0_0_0_1_0 : 1
		p_0_12_0_0_0_0_0 : 1
		p_0_01_0_0_0_7_0 : 1
		p_0_01_0_0_0_6_0 : 1
		p_0_01_0_0_0_5_0 : 1
		p_0_01_0_0_0_4_0 : 1
		p_0_01_0_0_0_3_0 : 1
		p_0_01_0_0_0_2_0 : 1
		p_0_01_0_0_0_1_0 : 1
		p_0_01_0_0_0_0_0 : 1
		tmp : 2
		zext_ln174 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |                iter_fu_385               |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln54_fu_397             |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|    xor   |            outStreamPtr_fu_391           |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|   read   |           empty_239_read_fu_118          |    0    |    0    |
|          |           empty_240_read_fu_154          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |         write_ln174_write_fu_190         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |   p_inWideStream_0_0_0_0_0_0_val_fu_403  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_01_val_fu_408  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_02_val_fu_413  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_03_val_fu_418  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_04_val_fu_423  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_05_val_fu_428  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_06_val_fu_433  |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_07_val_fu_438  |    0    |    0    |
|          |   p_inWideStream_0_0_1_0_0_0_val_fu_443  |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_016_val_fu_448 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_017_val_fu_453 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_018_val_fu_458 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_019_val_fu_463 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_020_val_fu_468 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_021_val_fu_473 |    0    |    0    |
|extractvalue|  p_inWideStream_0_0_1_0_0_022_val_fu_478 |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_018_val_fu_483 |    0    |    0    |
|          |  p_inWideStream_0_0_0_0_0_019_val_fu_488 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0110_val_fu_493 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0111_val_fu_498 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0112_val_fu_503 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0113_val_fu_508 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0114_val_fu_513 |    0    |    0    |
|          | p_inWideStream_0_0_0_0_0_0115_val_fu_518 |    0    |    0    |
|          |  p_inWideStream_0_0_1_0_0_02_val_fu_523  |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0223_val_fu_528 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0224_val_fu_533 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0225_val_fu_538 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0226_val_fu_543 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0227_val_fu_548 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0228_val_fu_553 |    0    |    0    |
|          | p_inWideStream_0_0_1_0_0_0229_val_fu_558 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|                tmp_fu_563                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |             zext_ln174_fu_629            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|  return  |            return_ln65_fu_634            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    23   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     do_init_reg_197    |    1   |
|    icmp_ln54_reg_646   |    1   |
|      iter1_reg_227     |    5   |
|      iter_reg_636      |    5   |
|  outStreamPtr2_reg_212 |    1   |
|  outStreamPtr_reg_641  |    1   |
|p_0_01_0_0_0_0_0_reg_376|   27   |
|p_0_01_0_0_0_1_0_reg_367|   27   |
|p_0_01_0_0_0_2_0_reg_358|   27   |
|p_0_01_0_0_0_3_0_reg_349|   27   |
|p_0_01_0_0_0_4_0_reg_340|   27   |
|p_0_01_0_0_0_5_0_reg_331|   27   |
|p_0_01_0_0_0_6_0_reg_322|   27   |
|p_0_01_0_0_0_7_0_reg_313|   27   |
|p_0_12_0_0_0_0_0_reg_304|   27   |
|p_0_12_0_0_0_1_0_reg_295|   27   |
|p_0_12_0_0_0_2_0_reg_286|   27   |
|p_0_12_0_0_0_3_0_reg_277|   27   |
|p_0_12_0_0_0_4_0_reg_268|   27   |
|p_0_12_0_0_0_5_0_reg_259|   27   |
|p_0_12_0_0_0_6_0_reg_250|   27   |
|p_0_12_0_0_0_7_0_reg_241|   27   |
+------------------------+--------+
|          Total         |   446  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| outStreamPtr2_reg_212 |  p0  |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |    2   ||  0.387  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   446  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   446  |   32   |
+-----------+--------+--------+--------+
