#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5568b9d08380 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
RS_0x7f168b5dc3a8 .resolv tri, L_0x5568b9d76dc0, L_0x5568b9d782a0;
v0x5568b9d62870_0 .net8 "Datos", 15 0, RS_0x7f168b5dc3a8;  2 drivers
v0x5568b9d62950_0 .net "Direcciones", 17 0, L_0x5568b9d784f0;  1 drivers
v0x5568b9d62a10_0 .var "buttons", 3 0;
v0x5568b9d62b00_0 .var "clk", 0 0;
v0x5568b9d62ba0_0 .net "g_led", 7 0, L_0x5568b9d78600;  1 drivers
v0x5568b9d62d00_0 .net "r_led", 9 0, L_0x5568b9d78590;  1 drivers
v0x5568b9d62e10_0 .var/i "regid", 31 0;
v0x5568b9d62ef0 .array/s "registros", 0 15, 15 0;
v0x5568b9d62fb0_0 .var "reset", 0 0;
v0x5568b9d632f0_0 .net "sram_control", 4 0, v0x5568b9d4ec70_0;  1 drivers
v0x5568b9d633b0_0 .var "switches", 9 0;
S_0x5568b9d11750 .scope module, "micpu" "dataloger" 2 27, 3 3 0, S_0x5568b9d08380;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "buttons";
    .port_info 3 /INPUT 10 "switches";
    .port_info 4 /OUTPUT 5 "sram_control";
    .port_info 5 /OUTPUT 8 "g_led";
    .port_info 6 /OUTPUT 10 "r_led";
    .port_info 7 /OUTPUT 18 "direcciones";
    .port_info 8 /INOUT 16 "datos";
v0x5568b9d61f00_0 .net "buttons", 3 0, v0x5568b9d62a10_0;  1 drivers
v0x5568b9d61fe0_0 .net "clk", 0 0, v0x5568b9d62b00_0;  1 drivers
v0x5568b9d62080_0 .net8 "datos", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d62120_0 .net "direcciones", 17 0, L_0x5568b9d784f0;  alias, 1 drivers
v0x5568b9d621c0_0 .net "direcciones_cpu", 15 0, L_0x5568b9d77240;  1 drivers
v0x5568b9d622b0_0 .net "g_led", 7 0, L_0x5568b9d78600;  alias, 1 drivers
v0x5568b9d62370_0 .net "oe", 0 0, L_0x5568b9d78230;  1 drivers
v0x5568b9d62460_0 .net "r_led", 9 0, L_0x5568b9d78590;  alias, 1 drivers
v0x5568b9d62500_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  1 drivers
v0x5568b9d62630_0 .net "sram_control", 4 0, v0x5568b9d4ec70_0;  alias, 1 drivers
v0x5568b9d626d0_0 .net "switches", 9 0, v0x5568b9d633b0_0;  1 drivers
S_0x5568b9d08150 .scope module, "entrada_salida" "io_manager" 3 17, 4 3 0, S_0x5568b9d11750;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "dir_in";
    .port_info 1 /INPUT 4 "buttons";
    .port_info 2 /INPUT 10 "switches";
    .port_info 3 /INPUT 1 "oe";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 5 "sram_control";
    .port_info 7 /OUTPUT 10 "LED_R";
    .port_info 8 /OUTPUT 8 "LED_G";
    .port_info 9 /OUTPUT 18 "dir_out";
    .port_info 10 /INOUT 16 "Datos";
L_0x5568b9d78590 .functor BUFZ 10, v0x5568b9d4d3c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x5568b9d78600 .functor BUFZ 8, v0x5568b9d36380_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568b9d4dfe0_0 .net8 "Datos", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d4e0c0_0 .net "LED_G", 7 0, L_0x5568b9d78600;  alias, 1 drivers
v0x5568b9d4e180_0 .net "LED_R", 9 0, L_0x5568b9d78590;  alias, 1 drivers
L_0x7f168b5938d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d4e240_0 .net/2u *"_ivl_4", 1 0, L_0x7f168b5938d0;  1 drivers
v0x5568b9d4e320_0 .net "buttons", 3 0, v0x5568b9d62a10_0;  alias, 1 drivers
v0x5568b9d4e450_0 .var "ce_g", 0 0;
v0x5568b9d4e4f0_0 .var "ce_r", 0 0;
v0x5568b9d4e590_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d4e630_0 .net "data_in", 15 0, L_0x5568b9d78340;  1 drivers
v0x5568b9d4e700_0 .var "data_out", 15 0;
v0x5568b9d4e7d0_0 .net "dir_in", 15 0, L_0x5568b9d77240;  alias, 1 drivers
v0x5568b9d4e870_0 .net "dir_out", 17 0, L_0x5568b9d784f0;  alias, 1 drivers
v0x5568b9d4e950_0 .net "gled_out", 7 0, v0x5568b9d36380_0;  1 drivers
v0x5568b9d4ea40_0 .net "oe", 0 0, L_0x5568b9d78230;  alias, 1 drivers
v0x5568b9d4eae0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
v0x5568b9d4eb80_0 .net "rled_out", 9 0, v0x5568b9d4d3c0_0;  1 drivers
v0x5568b9d4ec70_0 .var "sram_control", 4 0;
v0x5568b9d4ed30_0 .net "switches", 9 0, v0x5568b9d633b0_0;  alias, 1 drivers
v0x5568b9d4ee10_0 .var "t_oe", 0 0;
E_0x5568b9c67550/0 .event edge, v0x5568b9d35380_0, v0x5568b9d4ea40_0, v0x5568b9d4e7d0_0, v0x5568b9d4d3c0_0;
E_0x5568b9c67550/1 .event edge, v0x5568b9d36380_0, v0x5568b9d4e320_0, v0x5568b9d4ed30_0;
E_0x5568b9c67550 .event/or E_0x5568b9c67550/0, E_0x5568b9c67550/1;
L_0x5568b9d783b0 .part L_0x5568b9d78340, 0, 10;
L_0x5568b9d78450 .part L_0x5568b9d78340, 0, 8;
L_0x5568b9d784f0 .concat [ 16 2 0 0], L_0x5568b9d77240, L_0x7f168b5938d0;
S_0x5568b9d16560 .scope module, "g_reg" "registro_ce" 4 22, 5 51 0, S_0x5568b9d08150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x5568b9cde610 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001000>;
v0x5568b9d15360_0 .net "ce", 0 0, v0x5568b9d4e450_0;  1 drivers
v0x5568b9d15400_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d362b0_0 .net "d", 7 0, L_0x5568b9d78450;  1 drivers
v0x5568b9d36380_0 .var "q", 7 0;
v0x5568b9d35380_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
E_0x5568b9d37af0 .event posedge, v0x5568b9d35380_0, v0x5568b9d15400_0;
S_0x5568b9d4d010 .scope module, "r_reg" "registro_ce" 4 21, 5 51 0, S_0x5568b9d08150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 10 "d";
    .port_info 4 /OUTPUT 10 "q";
P_0x5568b9d4d210 .param/l "WIDTH" 0 5 51, +C4<00000000000000000000000000001010>;
v0x5568b9d15f70_0 .net "ce", 0 0, v0x5568b9d4e4f0_0;  1 drivers
v0x5568b9c31180_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d4d2f0_0 .net "d", 9 0, L_0x5568b9d783b0;  1 drivers
v0x5568b9d4d3c0_0 .var "q", 9 0;
v0x5568b9d4d480_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d4d620 .scope module, "transc_io" "transceiver" 4 19, 5 96 0, S_0x5568b9d08150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x5568b9d78340 .functor BUFZ 16, RS_0x7f168b5dc3a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f168b5dc378 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5568b9d4d8a0_0 name=_ivl_0
v0x5568b9d4d980_0 .net8 "bidir", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d4da60_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d4db80_0 .net "in", 15 0, v0x5568b9d4e700_0;  1 drivers
v0x5568b9d4dc40_0 .net "oe", 0 0, v0x5568b9d4ee10_0;  1 drivers
v0x5568b9d4dd50_0 .net "out", 15 0, L_0x5568b9d78340;  alias, 1 drivers
v0x5568b9d4de30_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
L_0x5568b9d782a0 .functor MUXZ 16, o0x7f168b5dc378, v0x5568b9d4e700_0, v0x5568b9d4ee10_0, C4<>;
S_0x5568b9d4f080 .scope module, "procesador" "cpu" 3 16, 6 3 0, S_0x5568b9d11750;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "oe";
    .port_info 3 /OUTPUT 16 "Direcciones";
    .port_info 4 /INOUT 16 "Datos";
L_0x5568b9d78230 .functor BUFZ 1, v0x5568b9d60490_0, C4<0>, C4<0>, C4<0>;
v0x5568b9d60aa0_0 .net8 "Datos", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d60b80_0 .net "Direcciones", 15 0, L_0x5568b9d77240;  alias, 1 drivers
v0x5568b9d60c40_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d60ef0_0 .net "intr", 7 0, L_0x5568b9d74850;  1 drivers
v0x5568b9d60f90_0 .net "intr_out", 7 0, L_0x5568b9d63da0;  1 drivers
v0x5568b9d610a0_0 .net "min_bit_a", 7 0, L_0x5568b9d63c10;  1 drivers
v0x5568b9d61160_0 .net "min_bit_s", 7 0, L_0x5568b9d637b0;  1 drivers
v0x5568b9d61220_0 .net "oe", 0 0, L_0x5568b9d78230;  alias, 1 drivers
v0x5568b9d612c0_0 .net "op_alu", 2 0, v0x5568b9d5fa40_0;  1 drivers
v0x5568b9d613f0_0 .net "opcode", 5 0, L_0x5568b9d78080;  1 drivers
v0x5568b9d614b0_0 .net "pop", 0 0, v0x5568b9d5fbf0_0;  1 drivers
v0x5568b9d61550_0 .net "push", 0 0, v0x5568b9d5fd30_0;  1 drivers
v0x5568b9d615f0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
v0x5568b9d61690_0 .net "s_call_intr", 7 0, v0x5568b9d5fe20_0;  1 drivers
v0x5568b9d61750_0 .net "s_inc", 1 0, v0x5568b9d5ff10_0;  1 drivers
v0x5568b9d61810_0 .net "s_inm", 0 0, v0x5568b9d60020_0;  1 drivers
v0x5568b9d61940_0 .net "s_intr", 0 0, v0x5568b9d60150_0;  1 drivers
v0x5568b9d619e0_0 .net "s_mux_datos", 0 0, v0x5568b9d601f0_0;  1 drivers
v0x5568b9d61a80_0 .net "s_return_intr", 7 0, v0x5568b9d602e0_0;  1 drivers
v0x5568b9d61b40_0 .net "s_stack_mux", 0 0, v0x5568b9d603a0_0;  1 drivers
v0x5568b9d61be0_0 .net "transceiver_oe", 0 0, v0x5568b9d60490_0;  1 drivers
v0x5568b9d61c80_0 .net "we3", 0 0, v0x5568b9d60580_0;  1 drivers
v0x5568b9d61d20_0 .net "wez", 0 0, v0x5568b9d60670_0;  1 drivers
v0x5568b9d61dc0_0 .net "z", 0 0, L_0x5568b9d74c30;  1 drivers
S_0x5568b9d4f260 .scope module, "cam_dat" "cd" 6 16, 7 3 0, S_0x5568b9d4f080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "transceiver_oe";
    .port_info 5 /INPUT 1 "s_stack_mux";
    .port_info 6 /INPUT 1 "s_mux_alu";
    .port_info 7 /INPUT 1 "s_mux_datos";
    .port_info 8 /INPUT 1 "we3";
    .port_info 9 /INPUT 1 "wez";
    .port_info 10 /INPUT 1 "s_intr";
    .port_info 11 /INPUT 2 "s_inc";
    .port_info 12 /INPUT 8 "intr";
    .port_info 13 /INPUT 3 "op_alu";
    .port_info 14 /OUTPUT 16 "Direcciones";
    .port_info 15 /OUTPUT 1 "z";
    .port_info 16 /OUTPUT 6 "opcode";
    .port_info 17 /INOUT 16 "Datos";
L_0x5568b9d74170 .functor AND 1, v0x5568b9d60150_0, v0x5568b9d60670_0, C4<1>, C4<1>;
L_0x5568b9d74a70 .functor NOT 1, v0x5568b9d60150_0, C4<0>, C4<0>, C4<0>;
L_0x5568b9d74ae0 .functor AND 1, L_0x5568b9d74a70, v0x5568b9d60670_0, C4<1>, C4<1>;
L_0x5568b9d77240 .functor BUFZ 16, v0x5568b9d4fd10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5568b9d58c80_0 .net8 "Datos", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d58d60_0 .net "Direcciones", 15 0, L_0x5568b9d77240;  alias, 1 drivers
v0x5568b9d58e20_0 .net *"_ivl_2", 0 0, L_0x5568b9d74a70;  1 drivers
v0x5568b9d58ef0_0 .net "alu_mux", 15 0, v0x5568b9d4fd10_0;  1 drivers
v0x5568b9d59000_0 .net "aluffz", 0 0, L_0x5568b9d76980;  1 drivers
v0x5568b9d590f0_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d59190_0 .net "dir_intr", 9 0, v0x5568b9d52ae0_0;  1 drivers
v0x5568b9d592a0_0 .net "instruccion", 31 0, L_0x5568b9d74f00;  1 drivers
v0x5568b9d59360_0 .net "intr", 7 0, L_0x5568b9d63da0;  alias, 1 drivers
v0x5568b9d59400_0 .net "mux2mux", 9 0, L_0x5568b9d75700;  1 drivers
v0x5568b9d594a0_0 .net "mux_alu", 15 0, L_0x5568b9d76bb0;  1 drivers
v0x5568b9d595b0_0 .net "mux_pc", 9 0, L_0x5568b9d77d70;  1 drivers
v0x5568b9d596c0_0 .net "op_alu", 2 0, v0x5568b9d5fa40_0;  alias, 1 drivers
v0x5568b9d59780_0 .net "opcode", 5 0, L_0x5568b9d78080;  alias, 1 drivers
v0x5568b9d59840_0 .net "out_z", 0 0, v0x5568b9d52050_0;  1 drivers
v0x5568b9d598e0_0 .net "out_z_i", 0 0, v0x5568b9d52640_0;  1 drivers
v0x5568b9d59980_0 .net "pop", 0 0, v0x5568b9d5fbf0_0;  alias, 1 drivers
v0x5568b9d59b30_0 .net "push", 0 0, v0x5568b9d5fd30_0;  alias, 1 drivers
v0x5568b9d59c00_0 .net "rd1", 15 0, L_0x5568b9d75e10;  1 drivers
v0x5568b9d59cf0_0 .net "rd2", 15 0, L_0x5568b9d76490;  1 drivers
v0x5568b9d59d90_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
v0x5568b9d59e30_0 .net "s_inc", 1 0, v0x5568b9d5ff10_0;  alias, 1 drivers
v0x5568b9d59ed0_0 .net "s_intr", 0 0, v0x5568b9d60150_0;  alias, 1 drivers
v0x5568b9d59fa0_0 .net "s_mux_alu", 0 0, v0x5568b9d60020_0;  alias, 1 drivers
v0x5568b9d5a090_0 .net "s_mux_datos", 0 0, v0x5568b9d601f0_0;  alias, 1 drivers
v0x5568b9d5a130_0 .net "s_stack_mux", 0 0, v0x5568b9d603a0_0;  alias, 1 drivers
v0x5568b9d5a200_0 .net "salida_pc", 9 0, v0x5568b9d55ff0_0;  1 drivers
v0x5568b9d5a2a0_0 .net "stack_mux", 9 0, L_0x5568b9d77bc0;  1 drivers
v0x5568b9d5a340_0 .net "sum_mux", 9 0, L_0x5568b9d75010;  1 drivers
v0x5568b9d5a430_0 .net "trans_mux", 15 0, L_0x5568b9d76ef0;  1 drivers
v0x5568b9d5a520_0 .net "transceiver_oe", 0 0, v0x5568b9d60490_0;  alias, 1 drivers
v0x5568b9d5a5c0_0 .net "wd3", 15 0, L_0x5568b9d76a80;  1 drivers
v0x5568b9d5a6b0_0 .net "we3", 0 0, v0x5568b9d60580_0;  alias, 1 drivers
v0x5568b9d5a960_0 .net "wez", 0 0, v0x5568b9d60670_0;  alias, 1 drivers
v0x5568b9d5aa00_0 .net "wez_i", 0 0, L_0x5568b9d74170;  1 drivers
v0x5568b9d5aaa0_0 .net "wez_ni", 0 0, L_0x5568b9d74ae0;  1 drivers
v0x5568b9d5ab40_0 .net "z", 0 0, L_0x5568b9d74c30;  alias, 1 drivers
L_0x5568b9d74c30 .functor MUXZ 1, v0x5568b9d52050_0, v0x5568b9d52640_0, v0x5568b9d60150_0, C4<>;
L_0x5568b9d75910 .part L_0x5568b9d74f00, 0, 10;
L_0x5568b9d765e0 .part L_0x5568b9d74f00, 22, 4;
L_0x5568b9d76710 .part L_0x5568b9d74f00, 18, 4;
L_0x5568b9d767b0 .part L_0x5568b9d74f00, 14, 4;
L_0x5568b9d76ce0 .part L_0x5568b9d74f00, 0, 16;
L_0x5568b9d78080 .part L_0x5568b9d74f00, 26, 6;
S_0x5568b9d4f6a0 .scope module, "alu_cpu" "alu" 7 31, 8 3 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "op_alu";
    .port_info 3 /INPUT 1 "s_inm";
    .port_info 4 /OUTPUT 16 "y";
    .port_info 5 /OUTPUT 1 "zero";
L_0x5568b9d76980 .functor NOT 1, L_0x5568b9d76850, C4<0>, C4<0>, C4<0>;
v0x5568b9d4f980_0 .net *"_ivl_3", 0 0, L_0x5568b9d76850;  1 drivers
v0x5568b9d4fa60_0 .net "a", 15 0, L_0x5568b9d76bb0;  alias, 1 drivers
v0x5568b9d4fb40_0 .net "b", 15 0, L_0x5568b9d76490;  alias, 1 drivers
v0x5568b9d4fc30_0 .net "op_alu", 2 0, v0x5568b9d5fa40_0;  alias, 1 drivers
v0x5568b9d4fd10_0 .var "s", 15 0;
v0x5568b9d4fe40_0 .net "s_inm", 0 0, v0x5568b9d60020_0;  alias, 1 drivers
v0x5568b9d4ff00_0 .net "y", 15 0, v0x5568b9d4fd10_0;  alias, 1 drivers
v0x5568b9d4ffe0_0 .net "zero", 0 0, L_0x5568b9d76980;  alias, 1 drivers
E_0x5568b9c67800 .event edge, v0x5568b9d4fc30_0, v0x5568b9d4fb40_0, v0x5568b9d4fa60_0;
L_0x5568b9d76850 .reduce/or v0x5568b9d4fd10_0;
S_0x5568b9d50160 .scope module, "banco_registros" "regfile" 7 30, 5 5 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "wa3";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "ra1";
    .port_info 5 /INPUT 16 "wd3";
    .port_info 6 /OUTPUT 16 "rd1";
    .port_info 7 /OUTPUT 16 "rd2";
v0x5568b9d504a0_0 .net *"_ivl_0", 31 0, L_0x5568b9d759b0;  1 drivers
v0x5568b9d505a0_0 .net *"_ivl_10", 5 0, L_0x5568b9d75c80;  1 drivers
L_0x7f168b593528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50680_0 .net *"_ivl_13", 1 0, L_0x7f168b593528;  1 drivers
L_0x7f168b593570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50740_0 .net/2u *"_ivl_14", 15 0, L_0x7f168b593570;  1 drivers
v0x5568b9d50820_0 .net *"_ivl_18", 31 0, L_0x5568b9d75fa0;  1 drivers
L_0x7f168b5935b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50950_0 .net *"_ivl_21", 27 0, L_0x7f168b5935b8;  1 drivers
L_0x7f168b593600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50a30_0 .net/2u *"_ivl_22", 31 0, L_0x7f168b593600;  1 drivers
v0x5568b9d50b10_0 .net *"_ivl_24", 0 0, L_0x5568b9d760d0;  1 drivers
v0x5568b9d50bd0_0 .net *"_ivl_26", 15 0, L_0x5568b9d76210;  1 drivers
v0x5568b9d50cb0_0 .net *"_ivl_28", 5 0, L_0x5568b9d76300;  1 drivers
L_0x7f168b593498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50d90_0 .net *"_ivl_3", 27 0, L_0x7f168b593498;  1 drivers
L_0x7f168b593648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50e70_0 .net *"_ivl_31", 1 0, L_0x7f168b593648;  1 drivers
L_0x7f168b593690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d50f50_0 .net/2u *"_ivl_32", 15 0, L_0x7f168b593690;  1 drivers
L_0x7f168b5934e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d51030_0 .net/2u *"_ivl_4", 31 0, L_0x7f168b5934e0;  1 drivers
v0x5568b9d51110_0 .net *"_ivl_6", 0 0, L_0x5568b9d75aa0;  1 drivers
v0x5568b9d511d0_0 .net *"_ivl_8", 15 0, L_0x5568b9d75be0;  1 drivers
v0x5568b9d512b0_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d51460_0 .net "ra1", 3 0, L_0x5568b9d767b0;  1 drivers
v0x5568b9d51540_0 .net "ra2", 3 0, L_0x5568b9d76710;  1 drivers
v0x5568b9d51620_0 .net "rd1", 15 0, L_0x5568b9d75e10;  alias, 1 drivers
v0x5568b9d51700_0 .net "rd2", 15 0, L_0x5568b9d76490;  alias, 1 drivers
v0x5568b9d517c0 .array "regb", 15 0, 15 0;
v0x5568b9d51860_0 .net "wa3", 3 0, L_0x5568b9d765e0;  1 drivers
v0x5568b9d51940_0 .net "wd3", 15 0, L_0x5568b9d76a80;  alias, 1 drivers
v0x5568b9d51a20_0 .net "we3", 0 0, v0x5568b9d60580_0;  alias, 1 drivers
E_0x5568b9d11320 .event posedge, v0x5568b9d15400_0;
L_0x5568b9d759b0 .concat [ 4 28 0 0], L_0x5568b9d767b0, L_0x7f168b593498;
L_0x5568b9d75aa0 .cmp/ne 32, L_0x5568b9d759b0, L_0x7f168b5934e0;
L_0x5568b9d75be0 .array/port v0x5568b9d517c0, L_0x5568b9d75c80;
L_0x5568b9d75c80 .concat [ 4 2 0 0], L_0x5568b9d767b0, L_0x7f168b593528;
L_0x5568b9d75e10 .functor MUXZ 16, L_0x7f168b593570, L_0x5568b9d75be0, L_0x5568b9d75aa0, C4<>;
L_0x5568b9d75fa0 .concat [ 4 28 0 0], L_0x5568b9d76710, L_0x7f168b5935b8;
L_0x5568b9d760d0 .cmp/ne 32, L_0x5568b9d75fa0, L_0x7f168b593600;
L_0x5568b9d76210 .array/port v0x5568b9d517c0, L_0x5568b9d76300;
L_0x5568b9d76300 .concat [ 4 2 0 0], L_0x5568b9d76710, L_0x7f168b593648;
L_0x5568b9d76490 .functor MUXZ 16, L_0x7f168b593690, L_0x5568b9d76210, L_0x5568b9d760d0, C4<>;
S_0x5568b9d51be0 .scope module, "ffz" "ffd" 7 34, 5 84 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5568b9d51dd0_0 .net "carga", 0 0, L_0x5568b9d74ae0;  alias, 1 drivers
v0x5568b9d51e90_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d51f50_0 .net "d", 0 0, L_0x5568b9d76980;  alias, 1 drivers
v0x5568b9d52050_0 .var "q", 0 0;
v0x5568b9d520f0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d521f0 .scope module, "ffz_i" "ffd" 7 35, 5 84 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x5568b9d52380_0 .net "carga", 0 0, L_0x5568b9d74170;  alias, 1 drivers
v0x5568b9d52460_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d52520_0 .net "d", 0 0, L_0x5568b9d76980;  alias, 1 drivers
v0x5568b9d52640_0 .var "q", 0 0;
v0x5568b9d526e0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d52850 .scope module, "intr_deco" "reg_intr" 7 25, 9 3 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_selec";
    .port_info 1 /OUTPUT 10 "intr_dir_out";
v0x5568b9d52ae0_0 .var "intr_dir_out", 9 0;
v0x5568b9d52be0_0 .net "intr_selec", 7 0, L_0x5568b9d63da0;  alias, 1 drivers
E_0x5568b9d3e570 .event edge, v0x5568b9d52be0_0;
S_0x5568b9d52d20 .scope module, "memoria_prog" "memprog" 7 26, 10 5 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "a";
    .port_info 2 /OUTPUT 32 "rd";
L_0x5568b9d74f00 .functor BUFZ 32, L_0x5568b9d74d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5568b9d52f50_0 .net *"_ivl_0", 31 0, L_0x5568b9d74d20;  1 drivers
v0x5568b9d53050_0 .net *"_ivl_2", 11 0, L_0x5568b9d74dc0;  1 drivers
L_0x7f168b5932e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d53130_0 .net *"_ivl_5", 1 0, L_0x7f168b5932e8;  1 drivers
v0x5568b9d531f0_0 .net "a", 9 0, v0x5568b9d55ff0_0;  alias, 1 drivers
v0x5568b9d532d0_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d533c0 .array "mem", 1023 0, 31 0;
v0x5568b9d53480_0 .net "rd", 31 0, L_0x5568b9d74f00;  alias, 1 drivers
L_0x5568b9d74d20 .array/port v0x5568b9d533c0, L_0x5568b9d74dc0;
L_0x5568b9d74dc0 .concat [ 10 2 0 0], v0x5568b9d55ff0_0, L_0x7f168b5932e8;
S_0x5568b9d535e0 .scope module, "mux_a" "mux4" 7 29, 5 73 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 10 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 10 "y";
P_0x5568b9d537c0 .param/l "WIDTH" 0 5 73, +C4<00000000000000000000000000001010>;
L_0x7f168b593378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5568b9d538f0_0 .net/2u *"_ivl_0", 1 0, L_0x7f168b593378;  1 drivers
v0x5568b9d539d0_0 .net *"_ivl_10", 0 0, L_0x5568b9d75390;  1 drivers
L_0x7f168b593450 .functor BUFT 1, C4<00000000xx>, C4<0>, C4<0>, C4<0>;
v0x5568b9d53a90_0 .net *"_ivl_12", 9 0, L_0x7f168b593450;  1 drivers
v0x5568b9d53b50_0 .net *"_ivl_14", 9 0, L_0x5568b9d75480;  1 drivers
v0x5568b9d53c30_0 .net *"_ivl_16", 9 0, L_0x5568b9d755c0;  1 drivers
v0x5568b9d53d60_0 .net *"_ivl_2", 0 0, L_0x5568b9d75170;  1 drivers
L_0x7f168b5933c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d53e20_0 .net/2u *"_ivl_4", 1 0, L_0x7f168b5933c0;  1 drivers
v0x5568b9d53f00_0 .net *"_ivl_6", 0 0, L_0x5568b9d752a0;  1 drivers
L_0x7f168b593408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5568b9d53fc0_0 .net/2u *"_ivl_8", 1 0, L_0x7f168b593408;  1 drivers
v0x5568b9d540a0_0 .net "d0", 9 0, L_0x5568b9d75910;  1 drivers
v0x5568b9d54180_0 .net "d1", 9 0, L_0x5568b9d75010;  alias, 1 drivers
v0x5568b9d54260_0 .net "d2", 9 0, v0x5568b9d52ae0_0;  alias, 1 drivers
v0x5568b9d54320_0 .net "s", 1 0, v0x5568b9d5ff10_0;  alias, 1 drivers
v0x5568b9d543e0_0 .net "y", 9 0, L_0x5568b9d75700;  alias, 1 drivers
L_0x5568b9d75170 .cmp/eq 2, v0x5568b9d5ff10_0, L_0x7f168b593378;
L_0x5568b9d752a0 .cmp/eq 2, v0x5568b9d5ff10_0, L_0x7f168b5933c0;
L_0x5568b9d75390 .cmp/eq 2, v0x5568b9d5ff10_0, L_0x7f168b593408;
L_0x5568b9d75480 .functor MUXZ 10, L_0x7f168b593450, v0x5568b9d52ae0_0, L_0x5568b9d75390, C4<>;
L_0x5568b9d755c0 .functor MUXZ 10, L_0x5568b9d75480, L_0x5568b9d75910, L_0x5568b9d752a0, C4<>;
L_0x5568b9d75700 .functor MUXZ 10, L_0x5568b9d755c0, L_0x5568b9d75010, L_0x5568b9d75170, C4<>;
S_0x5568b9d54590 .scope module, "mux_b" "mux2" 7 32, 5 63 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5568b9d54720 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000010000>;
v0x5568b9d54880_0 .net "d0", 15 0, v0x5568b9d4fd10_0;  alias, 1 drivers
v0x5568b9d54990_0 .net "d1", 15 0, L_0x5568b9d76ef0;  alias, 1 drivers
v0x5568b9d54a50_0 .net "s", 0 0, v0x5568b9d601f0_0;  alias, 1 drivers
v0x5568b9d54b20_0 .net "y", 15 0, L_0x5568b9d76a80;  alias, 1 drivers
L_0x5568b9d76a80 .functor MUXZ 16, v0x5568b9d4fd10_0, L_0x5568b9d76ef0, v0x5568b9d601f0_0, C4<>;
S_0x5568b9d54ca0 .scope module, "mux_inm" "mux2" 7 33, 5 63 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x5568b9d52a30 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000010000>;
v0x5568b9d54f90_0 .net "d0", 15 0, L_0x5568b9d75e10;  alias, 1 drivers
v0x5568b9d550a0_0 .net "d1", 15 0, L_0x5568b9d76ce0;  1 drivers
v0x5568b9d55160_0 .net "s", 0 0, v0x5568b9d60020_0;  alias, 1 drivers
v0x5568b9d55260_0 .net "y", 15 0, L_0x5568b9d76bb0;  alias, 1 drivers
L_0x5568b9d76bb0 .functor MUXZ 16, L_0x5568b9d75e10, L_0x5568b9d76ce0, v0x5568b9d60020_0, C4<>;
S_0x5568b9d553a0 .scope module, "mux_pila" "mux2" 7 38, 5 63 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0";
    .port_info 1 /INPUT 10 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 10 "y";
P_0x5568b9d55580 .param/l "WIDTH" 0 5 63, +C4<00000000000000000000000000001010>;
v0x5568b9d55650_0 .net "d0", 9 0, L_0x5568b9d75700;  alias, 1 drivers
v0x5568b9d55760_0 .net "d1", 9 0, L_0x5568b9d77bc0;  alias, 1 drivers
v0x5568b9d55820_0 .net "s", 0 0, v0x5568b9d603a0_0;  alias, 1 drivers
v0x5568b9d558f0_0 .net "y", 9 0, L_0x5568b9d77d70;  alias, 1 drivers
L_0x5568b9d77d70 .functor MUXZ 10, L_0x5568b9d75700, L_0x5568b9d77bc0, v0x5568b9d603a0_0, C4<>;
S_0x5568b9d55a80 .scope module, "pc" "registro" 7 27, 5 39 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "d";
    .port_info 3 /OUTPUT 10 "q";
P_0x5568b9d55c60 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001010>;
v0x5568b9d55d30_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d55f00_0 .net "d", 9 0, L_0x5568b9d77d70;  alias, 1 drivers
v0x5568b9d55ff0_0 .var "q", 9 0;
v0x5568b9d560f0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d56200 .scope module, "stack" "pila" 7 37, 11 3 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 1 "s_intr";
    .port_info 5 /INPUT 10 "dato";
    .port_info 6 /OUTPUT 10 "data_out";
v0x5568b9d56420_0 .net *"_ivl_0", 4 0, L_0x5568b9d77100;  1 drivers
v0x5568b9d56520_0 .net *"_ivl_10", 4 0, L_0x5568b9d77350;  1 drivers
L_0x7f168b593768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b9d56600_0 .net *"_ivl_13", 0 0, L_0x7f168b593768;  1 drivers
L_0x7f168b5937b0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5568b9d566c0_0 .net/2u *"_ivl_14", 4 0, L_0x7f168b5937b0;  1 drivers
v0x5568b9d567a0_0 .net *"_ivl_16", 4 0, L_0x5568b9d77440;  1 drivers
v0x5568b9d568d0_0 .net *"_ivl_20", 9 0, L_0x5568b9d776b0;  1 drivers
v0x5568b9d569b0_0 .net *"_ivl_22", 5 0, L_0x5568b9d77750;  1 drivers
L_0x7f168b5937f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d56a90_0 .net *"_ivl_25", 1 0, L_0x7f168b5937f8;  1 drivers
L_0x7f168b593840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5568b9d56b70_0 .net/2u *"_ivl_26", 9 0, L_0x7f168b593840;  1 drivers
v0x5568b9d56c50_0 .net *"_ivl_28", 9 0, L_0x5568b9d778e0;  1 drivers
L_0x7f168b5936d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5568b9d56d30_0 .net *"_ivl_3", 0 0, L_0x7f168b5936d8;  1 drivers
v0x5568b9d56e10_0 .net *"_ivl_30", 9 0, L_0x5568b9d77a20;  1 drivers
v0x5568b9d56ef0_0 .net *"_ivl_32", 5 0, L_0x5568b9d77b20;  1 drivers
L_0x7f168b593888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568b9d56fd0_0 .net *"_ivl_35", 1 0, L_0x7f168b593888;  1 drivers
L_0x7f168b593720 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5568b9d570b0_0 .net/2u *"_ivl_4", 4 0, L_0x7f168b593720;  1 drivers
v0x5568b9d57190_0 .net *"_ivl_6", 4 0, L_0x5568b9d771a0;  1 drivers
v0x5568b9d57270_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d57420_0 .net "data_out", 9 0, L_0x5568b9d77bc0;  alias, 1 drivers
v0x5568b9d574e0_0 .net "dato", 9 0, v0x5568b9d55ff0_0;  alias, 1 drivers
v0x5568b9d57580_0 .net "pop", 0 0, v0x5568b9d5fbf0_0;  alias, 1 drivers
v0x5568b9d57640_0 .net "push", 0 0, v0x5568b9d5fd30_0;  alias, 1 drivers
v0x5568b9d57700_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
v0x5568b9d577a0_0 .net "s_intr", 0 0, v0x5568b9d60150_0;  alias, 1 drivers
v0x5568b9d57860_0 .var "sp", 3 0;
v0x5568b9d57940_0 .net "spdec", 3 0, L_0x5568b9d77580;  1 drivers
v0x5568b9d57a20_0 .net "spinc", 3 0, L_0x5568b9d772b0;  1 drivers
v0x5568b9d57b00 .array "stackmem", 15 0, 9 0;
L_0x5568b9d77100 .concat [ 4 1 0 0], v0x5568b9d57860_0, L_0x7f168b5936d8;
L_0x5568b9d771a0 .arith/sum 5, L_0x5568b9d77100, L_0x7f168b593720;
L_0x5568b9d772b0 .part L_0x5568b9d771a0, 0, 4;
L_0x5568b9d77350 .concat [ 4 1 0 0], v0x5568b9d57860_0, L_0x7f168b593768;
L_0x5568b9d77440 .arith/sub 5, L_0x5568b9d77350, L_0x7f168b5937b0;
L_0x5568b9d77580 .part L_0x5568b9d77440, 0, 4;
L_0x5568b9d776b0 .array/port v0x5568b9d57b00, L_0x5568b9d77750;
L_0x5568b9d77750 .concat [ 4 2 0 0], v0x5568b9d57860_0, L_0x7f168b5937f8;
L_0x5568b9d778e0 .arith/sub 10, L_0x5568b9d776b0, L_0x7f168b593840;
L_0x5568b9d77a20 .array/port v0x5568b9d57b00, L_0x5568b9d77b20;
L_0x5568b9d77b20 .concat [ 4 2 0 0], v0x5568b9d57860_0, L_0x7f168b593888;
L_0x5568b9d77bc0 .functor MUXZ 10, L_0x5568b9d77a20, L_0x5568b9d778e0, v0x5568b9d60150_0, C4<>;
S_0x5568b9d57ce0 .scope module, "sumador" "sum" 7 28, 5 31 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a";
    .port_info 1 /INPUT 10 "b";
    .port_info 2 /OUTPUT 10 "y";
v0x5568b9d57f30_0 .net "a", 9 0, v0x5568b9d55ff0_0;  alias, 1 drivers
L_0x7f168b593330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5568b9d58010_0 .net "b", 9 0, L_0x7f168b593330;  1 drivers
v0x5568b9d580f0_0 .net "y", 9 0, L_0x5568b9d75010;  alias, 1 drivers
L_0x5568b9d75010 .arith/sum 10, v0x5568b9d55ff0_0, L_0x7f168b593330;
S_0x5568b9d58220 .scope module, "transc1" "transceiver" 7 36, 5 96 0, S_0x5568b9d4f260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "oe";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INOUT 16 "bidir";
L_0x5568b9d76ef0 .functor BUFZ 16, RS_0x7f168b5dc3a8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7f168b5de418 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5568b9d584a0_0 name=_ivl_0
v0x5568b9d58580_0 .net8 "bidir", 15 0, RS_0x7f168b5dc3a8;  alias, 2 drivers
v0x5568b9d58690_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d58730_0 .net "in", 15 0, L_0x5568b9d76490;  alias, 1 drivers
v0x5568b9d58820_0 .net "oe", 0 0, v0x5568b9d60490_0;  alias, 1 drivers
v0x5568b9d58930_0 .net "out", 15 0, L_0x5568b9d76ef0;  alias, 1 drivers
v0x5568b9d589f0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
L_0x5568b9d76dc0 .functor MUXZ 16, o0x7f168b5de418, L_0x5568b9d76490, v0x5568b9d60490_0, C4<>;
S_0x5568b9d5ae80 .scope module, "gestor_intr" "intr_manager" 6 14, 12 21 0, S_0x5568b9d4f080;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "interrupt_in";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 8 "min_bit_a";
    .port_info 6 /OUTPUT 8 "min_bit_s";
    .port_info 7 /OUTPUT 8 "interrupt_out";
L_0x5568b9d63da0 .functor BUFZ 8, L_0x5568b9d63a20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5568b9d5d3c0_0 .net "call_intr", 7 0, v0x5568b9d5fe20_0;  alias, 1 drivers
v0x5568b9d5d4a0_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d5d540_0 .net "data_a", 7 0, L_0x5568b9d63a20;  1 drivers
v0x5568b9d5d660_0 .net "data_s", 7 0, L_0x5568b9d635c0;  1 drivers
v0x5568b9d5d750_0 .net "interrupt_in", 7 0, L_0x5568b9d74850;  alias, 1 drivers
v0x5568b9d5d860_0 .net "interrupt_out", 7 0, L_0x5568b9d63da0;  alias, 1 drivers
v0x5568b9d5d950_0 .net "intr_a", 7 0, v0x5568b9d5b580_0;  1 drivers
v0x5568b9d5da60_0 .net "intr_s", 7 0, v0x5568b9d5d1b0_0;  1 drivers
v0x5568b9d5db70_0 .net "min_bit_a", 7 0, L_0x5568b9d63c10;  alias, 1 drivers
v0x5568b9d5dc30_0 .net "min_bit_s", 7 0, L_0x5568b9d637b0;  alias, 1 drivers
v0x5568b9d5dcd0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
v0x5568b9d5dd70_0 .net "s_return_intr", 7 0, v0x5568b9d602e0_0;  alias, 1 drivers
S_0x5568b9d5b1a0 .scope module, "atencion" "registro" 12 30, 5 39 0, S_0x5568b9d5ae80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5568b9d5b380 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
v0x5568b9d4f440_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d5b4a0_0 .net "d", 7 0, L_0x5568b9d63a20;  alias, 1 drivers
v0x5568b9d5b580_0 .var "q", 7 0;
v0x5568b9d5b670_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d5b7c0 .scope module, "gestor_a" "manager_a" 12 28, 12 13 0, S_0x5568b9d5ae80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_a";
    .port_info 1 /INPUT 8 "s_return_intr";
    .port_info 2 /INPUT 8 "call_intr";
    .port_info 3 /OUTPUT 8 "min_bit_a";
    .port_info 4 /OUTPUT 8 "data_a";
L_0x5568b9d63940 .functor NOT 8, v0x5568b9d602e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5568b9d639b0 .functor AND 8, L_0x5568b9d63940, v0x5568b9d5b580_0, C4<11111111>, C4<11111111>;
L_0x5568b9d63a20 .functor OR 8, L_0x5568b9d639b0, v0x5568b9d5fe20_0, C4<00000000>, C4<00000000>;
L_0x5568b9d63c10 .functor AND 8, L_0x5568b9d63b70, v0x5568b9d5b580_0, C4<11111111>, C4<11111111>;
v0x5568b9d5b9c0_0 .net *"_ivl_0", 7 0, L_0x5568b9d63940;  1 drivers
v0x5568b9d5baa0_0 .net *"_ivl_2", 7 0, L_0x5568b9d639b0;  1 drivers
L_0x7f168b593060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5bb80_0 .net *"_ivl_6", 7 0, L_0x7f168b593060;  1 drivers
v0x5568b9d5bc70_0 .net *"_ivl_9", 7 0, L_0x5568b9d63b70;  1 drivers
v0x5568b9d5bd50_0 .net "call_intr", 7 0, v0x5568b9d5fe20_0;  alias, 1 drivers
v0x5568b9d5be80_0 .net "data_a", 7 0, L_0x5568b9d63a20;  alias, 1 drivers
v0x5568b9d5bf40_0 .net "intr_a", 7 0, v0x5568b9d5b580_0;  alias, 1 drivers
v0x5568b9d5c010_0 .net "min_bit_a", 7 0, L_0x5568b9d63c10;  alias, 1 drivers
v0x5568b9d5c0d0_0 .net "s_return_intr", 7 0, v0x5568b9d602e0_0;  alias, 1 drivers
L_0x5568b9d63b70 .arith/sub 8, L_0x7f168b593060, v0x5568b9d5b580_0;
S_0x5568b9d5c280 .scope module, "gestor_s" "manager_s" 12 27, 12 4 0, S_0x5568b9d5ae80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "intr_in";
    .port_info 1 /INPUT 8 "intr_s";
    .port_info 2 /INPUT 8 "s_return_intr";
    .port_info 3 /OUTPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "data_s";
L_0x5568b9d36190 .functor NOT 8, v0x5568b9d602e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5568b9d634e0 .functor AND 8, L_0x5568b9d36190, v0x5568b9d5d1b0_0, C4<11111111>, C4<11111111>;
L_0x5568b9d635c0 .functor OR 8, L_0x5568b9d634e0, L_0x5568b9d74850, C4<00000000>, C4<00000000>;
L_0x5568b9d637b0 .functor AND 8, L_0x5568b9d63710, v0x5568b9d5d1b0_0, C4<11111111>, C4<11111111>;
v0x5568b9d5c440_0 .net *"_ivl_0", 7 0, L_0x5568b9d36190;  1 drivers
v0x5568b9d5c520_0 .net *"_ivl_2", 7 0, L_0x5568b9d634e0;  1 drivers
L_0x7f168b593018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5c600_0 .net *"_ivl_6", 7 0, L_0x7f168b593018;  1 drivers
v0x5568b9d5c6f0_0 .net *"_ivl_9", 7 0, L_0x5568b9d63710;  1 drivers
v0x5568b9d5c7d0_0 .net "data_s", 7 0, L_0x5568b9d635c0;  alias, 1 drivers
v0x5568b9d5c900_0 .net "intr_in", 7 0, L_0x5568b9d74850;  alias, 1 drivers
v0x5568b9d5c9e0_0 .net "intr_s", 7 0, v0x5568b9d5d1b0_0;  alias, 1 drivers
v0x5568b9d5cac0_0 .net "min_bit_s", 7 0, L_0x5568b9d637b0;  alias, 1 drivers
v0x5568b9d5cba0_0 .net "s_return_intr", 7 0, v0x5568b9d602e0_0;  alias, 1 drivers
L_0x5568b9d63710 .arith/sub 8, L_0x7f168b593018, v0x5568b9d5d1b0_0;
S_0x5568b9d5cd10 .scope module, "request" "registro" 12 29, 5 39 0, S_0x5568b9d5ae80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5568b9d5cea0 .param/l "WIDTH" 0 5 39, +C4<00000000000000000000000000001000>;
v0x5568b9d5d000_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d5d0c0_0 .net "d", 7 0, L_0x5568b9d635c0;  alias, 1 drivers
v0x5568b9d5d1b0_0 .var "q", 7 0;
v0x5568b9d5d2b0_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
S_0x5568b9d5df60 .scope module, "intr_gen" "timer" 6 15, 5 102 0, S_0x5568b9d4f080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pulse";
P_0x5568b9d5e0f0 .param/l "M" 0 5 102, +C4<00000000000000000000000000010100>;
P_0x5568b9d5e130 .param/l "N" 0 5 105, +C4<00000000000000000000000000000101>;
P_0x5568b9d5e170 .param/l "WIDTH" 0 5 102, +C4<00000000000000000000000000001000>;
v0x5568b9d5e390_0 .net *"_ivl_0", 31 0, L_0x5568b9d63f30;  1 drivers
L_0x7f168b593180 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5e490_0 .net/2u *"_ivl_10", 4 0, L_0x7f168b593180;  1 drivers
v0x5568b9d5e570_0 .net *"_ivl_12", 4 0, L_0x5568b9d740d0;  1 drivers
v0x5568b9d5e660_0 .net *"_ivl_16", 31 0, L_0x5568b9d74410;  1 drivers
L_0x7f168b5931c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5e740_0 .net *"_ivl_19", 26 0, L_0x7f168b5931c8;  1 drivers
L_0x7f168b593210 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5e870_0 .net/2u *"_ivl_20", 31 0, L_0x7f168b593210;  1 drivers
v0x5568b9d5e950_0 .net *"_ivl_22", 0 0, L_0x5568b9d74500;  1 drivers
L_0x7f168b593258 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5ea10_0 .net/2s *"_ivl_24", 31 0, L_0x7f168b593258;  1 drivers
L_0x7f168b5932a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5eaf0_0 .net/2s *"_ivl_26", 31 0, L_0x7f168b5932a0;  1 drivers
v0x5568b9d5ebd0_0 .net *"_ivl_28", 31 0, L_0x5568b9d74710;  1 drivers
L_0x7f168b5930a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5ecb0_0 .net *"_ivl_3", 26 0, L_0x7f168b5930a8;  1 drivers
L_0x7f168b5930f0 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5ed90_0 .net/2u *"_ivl_4", 31 0, L_0x7f168b5930f0;  1 drivers
v0x5568b9d5ee70_0 .net *"_ivl_6", 0 0, L_0x5568b9d73fe0;  1 drivers
L_0x7f168b593138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5568b9d5ef30_0 .net/2u *"_ivl_8", 4 0, L_0x7f168b593138;  1 drivers
v0x5568b9d5f010_0 .net "clk", 0 0, v0x5568b9d62b00_0;  alias, 1 drivers
v0x5568b9d5f0b0_0 .var "count", 4 0;
v0x5568b9d5f190_0 .net "count_next", 4 0, L_0x5568b9d74280;  1 drivers
v0x5568b9d5f270_0 .net "pulse", 7 0, L_0x5568b9d74850;  alias, 1 drivers
v0x5568b9d5f330_0 .net "reset", 0 0, v0x5568b9d62fb0_0;  alias, 1 drivers
L_0x5568b9d63f30 .concat [ 5 27 0 0], v0x5568b9d5f0b0_0, L_0x7f168b5930a8;
L_0x5568b9d73fe0 .cmp/eq 32, L_0x5568b9d63f30, L_0x7f168b5930f0;
L_0x5568b9d740d0 .arith/sum 5, v0x5568b9d5f0b0_0, L_0x7f168b593180;
L_0x5568b9d74280 .functor MUXZ 5, L_0x5568b9d740d0, L_0x7f168b593138, L_0x5568b9d73fe0, C4<>;
L_0x5568b9d74410 .concat [ 5 27 0 0], v0x5568b9d5f0b0_0, L_0x7f168b5931c8;
L_0x5568b9d74500 .cmp/eq 32, L_0x5568b9d74410, L_0x7f168b593210;
L_0x5568b9d74710 .functor MUXZ 32, L_0x7f168b5932a0, L_0x7f168b593258, L_0x5568b9d74500, C4<>;
L_0x5568b9d74850 .part L_0x5568b9d74710, 0, 8;
S_0x5568b9d5f450 .scope module, "uni_control" "uc" 6 17, 13 3 0, S_0x5568b9d4f080;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "z";
    .port_info 2 /INPUT 8 "min_bit_a";
    .port_info 3 /INPUT 8 "min_bit_s";
    .port_info 4 /OUTPUT 8 "s_return_intr";
    .port_info 5 /OUTPUT 8 "s_call_intr";
    .port_info 6 /OUTPUT 1 "s_mux_datos";
    .port_info 7 /OUTPUT 1 "s_inm";
    .port_info 8 /OUTPUT 1 "we3";
    .port_info 9 /OUTPUT 1 "wez";
    .port_info 10 /OUTPUT 1 "s_stack_mux";
    .port_info 11 /OUTPUT 1 "transceiver_oe";
    .port_info 12 /OUTPUT 1 "push";
    .port_info 13 /OUTPUT 1 "pop";
    .port_info 14 /OUTPUT 1 "s_intr";
    .port_info 15 /OUTPUT 2 "s_inc";
    .port_info 16 /OUTPUT 3 "op_alu";
v0x5568b9d5f800_0 .net "min_bit_a", 7 0, L_0x5568b9d63c10;  alias, 1 drivers
v0x5568b9d5f930_0 .net "min_bit_s", 7 0, L_0x5568b9d637b0;  alias, 1 drivers
v0x5568b9d5fa40_0 .var "op_alu", 2 0;
v0x5568b9d5fb30_0 .net "opcode", 5 0, L_0x5568b9d78080;  alias, 1 drivers
v0x5568b9d5fbf0_0 .var "pop", 0 0;
v0x5568b9d5fd30_0 .var "push", 0 0;
v0x5568b9d5fe20_0 .var "s_call_intr", 7 0;
v0x5568b9d5ff10_0 .var "s_inc", 1 0;
v0x5568b9d60020_0 .var "s_inm", 0 0;
v0x5568b9d60150_0 .var "s_intr", 0 0;
v0x5568b9d601f0_0 .var "s_mux_datos", 0 0;
v0x5568b9d602e0_0 .var "s_return_intr", 7 0;
v0x5568b9d603a0_0 .var "s_stack_mux", 0 0;
v0x5568b9d60490_0 .var "transceiver_oe", 0 0;
v0x5568b9d60580_0 .var "we3", 0 0;
v0x5568b9d60670_0 .var "wez", 0 0;
v0x5568b9d60710_0 .net "z", 0 0, L_0x5568b9d74c30;  alias, 1 drivers
E_0x5568b9d563e0 .event edge, v0x5568b9d5cac0_0, v0x5568b9d5c010_0, v0x5568b9d59780_0, v0x5568b9d5ab40_0;
    .scope S_0x5568b9d5cd10;
T_0 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d5d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568b9d5d1b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5568b9d5d0c0_0;
    %assign/vec4 v0x5568b9d5d1b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5568b9d5b1a0;
T_1 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d5b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568b9d5b580_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5568b9d5b4a0_0;
    %assign/vec4 v0x5568b9d5b580_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5568b9d5df60;
T_2 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d5f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5568b9d5f0b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5568b9d5f190_0;
    %assign/vec4 v0x5568b9d5f0b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5568b9d52850;
T_3 ;
    %wait E_0x5568b9d3e570;
    %load/vec4 v0x5568b9d52be0_0;
    %dup/vec4;
    %pushi/vec4 255, 254, 8;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 254, 252, 8;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 252, 248, 8;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 248, 240, 8;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 240, 224, 8;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 224, 192, 8;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 192, 128, 8;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.0 ;
    %pushi/vec4 860, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.1 ;
    %pushi/vec4 880, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 900, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 920, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 940, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 960, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 980, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 980, 0, 10;
    %store/vec4 v0x5568b9d52ae0_0, 0, 10;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5568b9d52d20;
T_4 ;
    %vpi_call 10 13 "$readmemb", "progfile.mem", v0x5568b9d533c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5568b9d55a80;
T_5 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d560f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5568b9d55ff0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5568b9d55f00_0;
    %assign/vec4 v0x5568b9d55ff0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5568b9d50160;
T_6 ;
    %vpi_call 5 15 "$readmemb", "regfile.dat", v0x5568b9d517c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5568b9d50160;
T_7 ;
    %wait E_0x5568b9d11320;
    %load/vec4 v0x5568b9d51a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5568b9d51940_0;
    %load/vec4 v0x5568b9d51860_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568b9d517c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5568b9d4f6a0;
T_8 ;
    %wait E_0x5568b9c67800;
    %load/vec4 v0x5568b9d4fc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %inv;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %load/vec4 v0x5568b9d4fb40_0;
    %add;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0x5568b9d4fe40_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x5568b9d4fb40_0;
    %load/vec4 v0x5568b9d4fa60_0;
    %sub;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x5568b9d4fa60_0;
    %load/vec4 v0x5568b9d4fb40_0;
    %sub;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %load/vec4 v0x5568b9d4fb40_0;
    %and;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %load/vec4 v0x5568b9d4fb40_0;
    %or;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x5568b9d4fa60_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x5568b9d4fb40_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v0x5568b9d4fd10_0, 0, 16;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5568b9d51be0;
T_9 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d520f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b9d52050_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5568b9d51dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5568b9d51f50_0;
    %assign/vec4 v0x5568b9d52050_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5568b9d521f0;
T_10 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d526e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568b9d52640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5568b9d52380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5568b9d52520_0;
    %assign/vec4 v0x5568b9d52640_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5568b9d56200;
T_11 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d57700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5568b9d57860_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5568b9d57640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5568b9d57a20_0;
    %assign/vec4 v0x5568b9d57860_0, 0;
    %load/vec4 v0x5568b9d574e0_0;
    %addi 1, 0, 10;
    %load/vec4 v0x5568b9d57a20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5568b9d57b00, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5568b9d57580_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x5568b9d57940_0;
    %assign/vec4 v0x5568b9d57860_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5568b9d5f450;
T_12 ;
    %wait E_0x5568b9d563e0;
    %load/vec4 v0x5568b9d5f930_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5568b9d5f800_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5568b9d5f930_0;
    %load/vec4 v0x5568b9d5f800_0;
    %cmp/u;
    %flag_or 5, 8;
    %jmp/0xz  T_12.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %load/vec4 v0x5568b9d5f930_0;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5568b9d5fb30_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_12.4, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_12.5, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_12.6, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_12.7, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_12.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_12.9, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_12.10, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/x;
    %jmp/1 T_12.11, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/x;
    %jmp/1 T_12.12, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/x;
    %jmp/1 T_12.13, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/x;
    %jmp/1 T_12.14, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/x;
    %jmp/1 T_12.15, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/x;
    %jmp/1 T_12.16, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/x;
    %jmp/1 T_12.17, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/x;
    %jmp/1 T_12.18, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_12.19, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/x;
    %jmp/1 T_12.20, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/x;
    %jmp/1 T_12.21, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/x;
    %jmp/1 T_12.22, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/x;
    %jmp/1 T_12.23, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/x;
    %jmp/1 T_12.24, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/x;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.29, 8;
T_12.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.29, 8;
 ; End of false expr.
    %blend;
T_12.29;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.31, 8;
T_12.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.31, 8;
 ; End of false expr.
    %blend;
T_12.31;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.33, 8;
T_12.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.33, 8;
 ; End of false expr.
    %blend;
T_12.33;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.35, 8;
T_12.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.35, 8;
 ; End of false expr.
    %blend;
T_12.35;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.37, 8;
T_12.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.37, 8;
 ; End of false expr.
    %blend;
T_12.37;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.39, 8;
T_12.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.39, 8;
 ; End of false expr.
    %blend;
T_12.39;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.41, 8;
T_12.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.41, 8;
 ; End of false expr.
    %blend;
T_12.41;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.42, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.43, 8;
T_12.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.43, 8;
 ; End of false expr.
    %blend;
T_12.43;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.45, 8;
T_12.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.45, 8;
 ; End of false expr.
    %blend;
T_12.45;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.46, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.47, 8;
T_12.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.47, 8;
 ; End of false expr.
    %blend;
T_12.47;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.48, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.49, 8;
T_12.48 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.49, 8;
 ; End of false expr.
    %blend;
T_12.49;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.50, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.51, 8;
T_12.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.51, 8;
 ; End of false expr.
    %blend;
T_12.51;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.15 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.52, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.53, 8;
T_12.52 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.53, 8;
 ; End of false expr.
    %blend;
T_12.53;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.16 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.54, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.55, 8;
T_12.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.55, 8;
 ; End of false expr.
    %blend;
T_12.55;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.57, 8;
T_12.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.57, 8;
 ; End of false expr.
    %blend;
T_12.57;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.59, 8;
T_12.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.59, 8;
 ; End of false expr.
    %blend;
T_12.59;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.19 ;
    %load/vec4 v0x5568b9d60710_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.60, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.61, 8;
T_12.60 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_12.61, 8;
 ; End of false expr.
    %blend;
T_12.61;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.62, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.63, 8;
T_12.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.63, 8;
 ; End of false expr.
    %blend;
T_12.63;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.20 ;
    %load/vec4 v0x5568b9d60710_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.64, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_12.65, 8;
T_12.64 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.65, 8;
 ; End of false expr.
    %blend;
T_12.65;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.66, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.67, 8;
T_12.66 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.67, 8;
 ; End of false expr.
    %blend;
T_12.67;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.69, 8;
T_12.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.69, 8;
 ; End of false expr.
    %blend;
T_12.69;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.70, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.71, 8;
T_12.70 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.71, 8;
 ; End of false expr.
    %blend;
T_12.71;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %load/vec4 v0x5568b9d5f800_0;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.72, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.73, 8;
T_12.72 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.73, 8;
 ; End of false expr.
    %blend;
T_12.73;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.74, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.75, 8;
T_12.74 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.75, 8;
 ; End of false expr.
    %blend;
T_12.75;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5568b9d5ff10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d601f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d60670_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5568b9d5fa40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d603a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d5fbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d60490_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d602e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568b9d5fe20_0, 0, 8;
    %load/vec4 v0x5568b9d5f800_0;
    %cmpi/ne 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_12.76, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.77, 8;
T_12.76 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.77, 8;
 ; End of false expr.
    %blend;
T_12.77;
    %store/vec4 v0x5568b9d60150_0, 0, 1;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5568b9d4d010;
T_13 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d4d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5568b9d4d3c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5568b9d15f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5568b9d4d2f0_0;
    %assign/vec4 v0x5568b9d4d3c0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5568b9d16560;
T_14 ;
    %wait E_0x5568b9d37af0;
    %load/vec4 v0x5568b9d35380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5568b9d36380_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5568b9d15360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5568b9d362b0_0;
    %assign/vec4 v0x5568b9d36380_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5568b9d08150;
T_15 ;
    %wait E_0x5568b9c67550;
    %load/vec4 v0x5568b9d4eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5568b9d4ea40_0;
    %inv;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5568b9d4e7d0_0;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/x;
    %jmp/1 T_15.2, 4;
    %dup/vec4;
    %pushi/vec4 65534, 0, 16;
    %cmp/x;
    %jmp/1 T_15.3, 4;
    %dup/vec4;
    %pushi/vec4 65533, 0, 16;
    %cmp/x;
    %jmp/1 T_15.4, 4;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/x;
    %jmp/1 T_15.5, 4;
    %load/vec4 v0x5568b9d4ea40_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 8, 0, 5;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 4, 0, 5;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x5568b9d4ea40_0;
    %inv;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %load/vec4 v0x5568b9d4ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %load/vec4 v0x5568b9d4eb80_0;
    %pad/u 16;
    %store/vec4 v0x5568b9d4e700_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
T_15.11 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x5568b9d4ea40_0;
    %inv;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %load/vec4 v0x5568b9d4ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %load/vec4 v0x5568b9d4e950_0;
    %pad/u 16;
    %store/vec4 v0x5568b9d4e700_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
T_15.13 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x5568b9d4ea40_0;
    %inv;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %load/vec4 v0x5568b9d4ea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x5568b9d4e320_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568b9d4e700_0, 0, 16;
T_15.14 ;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x5568b9d4ea40_0;
    %inv;
    %store/vec4 v0x5568b9d4ee10_0, 0, 1;
    %load/vec4 v0x5568b9d4ea40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x5568b9d4ec70_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d4e4f0_0, 0, 1;
    %load/vec4 v0x5568b9d4ed30_0;
    %pad/u 16;
    %store/vec4 v0x5568b9d4e700_0, 0, 16;
T_15.16 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5568b9d08380;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d62b00_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d62b00_0, 0, 1;
    %delay 3000, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5568b9d08380;
T_17 ;
    %vpi_call 2 33 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5568b9d62e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_17.1, 5;
    %vpi_call 2 37 "$dumpvars", 16'b0000000000000000, &A<v0x5568b9d517c0, v0x5568b9d62e10_0 > {0 0 0};
    %vpi_call 2 38 "$dumpvars", 10'b0000000000, &A<v0x5568b9d57b00, v0x5568b9d62e10_0 > {0 0 0};
    %load/vec4 v0x5568b9d62e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568b9d62fb0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5568b9d633b0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568b9d62fb0_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 60000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 190000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 60000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 170000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 60000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 250000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5568b9d62a10_0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0x5568b9d08380;
T_18 ;
    %delay 5400000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x5568b9d62e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 4, v0x5568b9d62e10_0;
    %load/vec4a v0x5568b9d517c0, 4;
    %ix/getv/s 4, v0x5568b9d62e10_0;
    %store/vec4a v0x5568b9d62ef0, 4, 0;
    %load/vec4 v0x5568b9d62e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x5568b9d62e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.3, 5;
    %vpi_call 2 83 "$write", "R%d = %d\012", v0x5568b9d62e10_0, &A<v0x5568b9d62ef0, v0x5568b9d62e10_0 > {0 0 0};
    %load/vec4 v0x5568b9d62e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5568b9d62e10_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "dataloger.v";
    "io_manager.v";
    "componentes.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "regfile_intr.v";
    "memprog.v";
    "pila.v";
    "intr_management.v";
    "uc.v";
