// Generated by CIRCT firtool-1.62.0
module DecoupledBuffer(
  input        clock,
               reset,
  output       io_input_ready,
  input        io_input_valid,
  input  [7:0] io_input_bits,
  input        io_output_ready,
  output       io_output_valid,
  output [7:0] io_output_bits
);

  reg [7:0] bufferReg;
  reg       emptyReg;
  always @(posedge clock) begin
    if (reset) begin
      bufferReg <= 8'h0;
      emptyReg <= 1'h1;
    end
    else begin
      automatic logic _GEN = emptyReg & io_input_valid;
      if (_GEN)
        bufferReg <= io_input_bits;
      emptyReg <= ~emptyReg & io_output_ready | ~_GEN & emptyReg;
    end
  end // always @(posedge)
  assign io_input_ready = emptyReg;
  assign io_output_valid = ~emptyReg;
  assign io_output_bits = bufferReg;
endmodule

