# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ass5_comb_alu.srcs/sources_1/new/alu_4bit.v" \
"../../../../ass5_comb_alu.srcs/sources_1/new/carry_look_ahead.v" \
"../../../../ass5_comb_alu.srcs/sim_1/new/alu_4bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
