m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/testbench/nios_system_tb/simulation
valtera_avalon_clock_source
DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
DXx25 altera_common_sv_packages 13 verbosity_pkg 0 22 ?V[mX;n2N[?SJlcKR<I2c0
!s110 1644509681
!i10b 1
!s100 g7U>YPHMEA_[CDVd`Y::l0
IE<I21LNd5QC4`GRXZcK9f1
VDg1SIo80bB@j0V0VzS_@n1
!s105 altera_avalon_clock_source_sv_unit
S1
R0
w1644484466
8../../nios_system_tb/simulation/submodules/altera_avalon_clock_source.sv
F../../nios_system_tb/simulation/submodules/altera_avalon_clock_source.sv
L0 23
OV;L;10.5b;63
r1
!s85 0
31
!s108 1644509680.000000
!s107 ../../nios_system_tb/simulation/submodules/altera_avalon_clock_source.sv|
!s90 -reportprogress|300|-sv|../../nios_system_tb/simulation/submodules/altera_avalon_clock_source.sv|-L|altera_common_sv_packages|-work|nios_system_inst_clk_50_in_bfm|
!i113 1
o-sv -L altera_common_sv_packages -work nios_system_inst_clk_50_in_bfm
tCvgOpt 0
