set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {sr18bits_dual.vho sr18bits_dual_vhd.sdo}}
	{{"Fast Model"} {sr18bits_dual_fast.vho sr18bits_dual_vhd_fast.sdo}}
}
