Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/reg/reg1_tb_isim_par.exe -prj /home/ise/reg/reg1_tb_par.prj work.reg1_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/reg/netgen/par/reg1_timesim.v" into library work
Analyzing Verilog file "/home/ise/reg/reg1_tb.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 113632 KB
Fuse CPU Usage: 1010 ms
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_CKBUF
Compiling module ffsrce
Compiling module X_FF
Compiling module X_LUT6(INIT=64'b1111000011110000...
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_BUF
Compiling module X_LUT5(INIT=32'b1111111100000000...
Compiling module X_ONE
Compiling module reg1
Compiling module reg1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 1547 Verilog Units
Built simulation executable /home/ise/reg/reg1_tb_isim_par.exe
Fuse Memory Usage: 130948 KB
Fuse CPU Usage: 2210 ms
GCC CPU Usage: 2170 ms
