{"Source Block": ["hdl/library/common/up_gt.v@301:311@HdlIdDef", "  reg             up_es_dmaerr_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@296:306", "  reg     [15:0]  up_es_qdata1 = 'd0;\n  reg     [15:0]  up_es_qdata0 = 'd0;\n  reg     [15:0]  up_es_qdata3 = 'd0;\n  reg     [15:0]  up_es_qdata2 = 'd0;\n  reg     [15:0]  up_es_qdata4 = 'd0;\n  reg             up_es_dmaerr_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n"], ["hdl/library/common/up_gt.v@302:312", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n"], ["hdl/library/common/up_gt.v@300:310", "  reg     [15:0]  up_es_qdata4 = 'd0;\n  reg             up_es_dmaerr_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n"], ["hdl/library/common/up_gt.v@306:316", "  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n  reg             rx_sync_m1 = 'd0;\n"], ["hdl/library/common/up_gt.v@304:314", "  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n"], ["hdl/library/common/up_gt.v@303:313", "  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n"], ["hdl/library/common/up_gt.v@299:309", "  reg     [15:0]  up_es_qdata2 = 'd0;\n  reg     [15:0]  up_es_qdata4 = 'd0;\n  reg             up_es_dmaerr_hold = 'd0;\n  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n  reg     [ 7:0]  up_rx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n"], ["hdl/library/common/up_gt.v@305:315", "  reg     [ 7:0]  up_rx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked_m1 = 'd0;\n  reg     [ 7:0]  up_rx_rst_done = 'd0;\n  reg     [ 7:0]  up_rx_pll_locked = 'd0;\n  reg     [ 7:0]  up_tx_rst_done = 'd0;\n  reg     [ 7:0]  up_tx_pll_locked = 'd0;\n  reg             rx_sysref_m1 = 'd0;\n  reg             rx_sysref_m2 = 'd0;\n  reg             rx_sysref_m3 = 'd0;\n  reg             rx_sysref = 'd0;\n"]], "Diff Content": {"Delete": [[306, "  reg     [ 7:0]  up_tx_rst_done_m1 = 'd0;\n"]], "Add": []}}