ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB69:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef huart2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** uint8_t stopped = 0;
  48:Core/Src/main.c **** uint8_t state = 0;
  49:Core/Src/main.c **** uint32_t delay = 500;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PV */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/main.c **** void SystemClock_Config(void);
  55:Core/Src/main.c **** static void MX_GPIO_Init(void);
  56:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  57:Core/Src/main.c **** static void MX_TIM1_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** void setState(uint8_t curState);
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Configure the system clock */
  88:Core/Src/main.c ****   SystemClock_Config();
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Initialize all configured peripherals */
  95:Core/Src/main.c ****   MX_GPIO_Init();
  96:Core/Src/main.c ****   MX_USART2_UART_Init();
  97:Core/Src/main.c ****   MX_TIM1_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c ****   uint8_t curState = 0;
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Infinite loop */
 103:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 104:Core/Src/main.c ****   while (1)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c ****     if (stopped == 0)
 108:Core/Src/main.c ****     {
 109:Core/Src/main.c ****       setState(curState);
 110:Core/Src/main.c ****       if (curState < 3)
 111:Core/Src/main.c ****         curState++;
 112:Core/Src/main.c ****       else
 113:Core/Src/main.c ****         curState = 0;
 114:Core/Src/main.c ****     }
 115:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 116:Core/Src/main.c ****   }
 117:Core/Src/main.c ****   /* USER CODE END 3 */
 118:Core/Src/main.c **** }
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****   * @brief System Clock Configuration
 122:Core/Src/main.c ****   * @retval None
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c **** void SystemClock_Config(void)
 125:Core/Src/main.c **** {
 126:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 127:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 130:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 146:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 4


 148:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 160:Core/Src/main.c ****   * @param None
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** static void MX_TIM1_Init(void)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 171:Core/Src/main.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 172:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 177:Core/Src/main.c ****   htim1.Instance = TIM1;
 178:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 179:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 180:Core/Src/main.c ****   htim1.Init.Period = 65535;
 181:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 182:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 183:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 184:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 189:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 194:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 195:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 200:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 201:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 202:Core/Src/main.c ****   {
 203:Core/Src/main.c ****     Error_Handler();
 204:Core/Src/main.c ****   }
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 5


 205:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /**
 212:Core/Src/main.c ****   * @brief USART2 Initialization Function
 213:Core/Src/main.c ****   * @param None
 214:Core/Src/main.c ****   * @retval None
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 217:Core/Src/main.c **** {
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 226:Core/Src/main.c ****   huart2.Instance = USART2;
 227:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 228:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 229:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 230:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 231:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 232:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 233:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 234:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****     Error_Handler();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** }
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** /**
 245:Core/Src/main.c ****   * @brief GPIO Initialization Function
 246:Core/Src/main.c ****   * @param None
 247:Core/Src/main.c ****   * @retval None
 248:Core/Src/main.c ****   */
 249:Core/Src/main.c **** static void MX_GPIO_Init(void)
 250:Core/Src/main.c **** {
  26              		.loc 1 250 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 28
  33              		.cfi_offset 4, -28
  34              		.cfi_offset 5, -24
  35              		.cfi_offset 6, -20
  36              		.cfi_offset 7, -16
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 6


  37              		.cfi_offset 8, -12
  38              		.cfi_offset 9, -8
  39              		.cfi_offset 14, -4
  40 0004 89B0     		sub	sp, sp, #36
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
 251:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 251 3 view .LVU1
  44              		.loc 1 251 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0494     		str	r4, [sp, #16]
  47 000a 0594     		str	r4, [sp, #20]
  48 000c 0694     		str	r4, [sp, #24]
  49 000e 0794     		str	r4, [sp, #28]
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 254:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 254 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 254 3 view .LVU4
  53              		.loc 1 254 3 view .LVU5
  54 0010 424B     		ldr	r3, .L3
  55 0012 9A69     		ldr	r2, [r3, #24]
  56 0014 42F01002 		orr	r2, r2, #16
  57 0018 9A61     		str	r2, [r3, #24]
  58              		.loc 1 254 3 view .LVU6
  59 001a 9A69     		ldr	r2, [r3, #24]
  60 001c 02F01002 		and	r2, r2, #16
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 254 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 254 3 view .LVU8
 255:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  66              		.loc 1 255 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 255 3 view .LVU10
  69              		.loc 1 255 3 view .LVU11
  70 0024 9A69     		ldr	r2, [r3, #24]
  71 0026 42F02002 		orr	r2, r2, #32
  72 002a 9A61     		str	r2, [r3, #24]
  73              		.loc 1 255 3 view .LVU12
  74 002c 9A69     		ldr	r2, [r3, #24]
  75 002e 02F02002 		and	r2, r2, #32
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 255 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 255 3 view .LVU14
 256:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 256 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 256 3 view .LVU16
  84              		.loc 1 256 3 view .LVU17
  85 0036 9A69     		ldr	r2, [r3, #24]
  86 0038 42F00402 		orr	r2, r2, #4
  87 003c 9A61     		str	r2, [r3, #24]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 7


  88              		.loc 1 256 3 view .LVU18
  89 003e 9A69     		ldr	r2, [r3, #24]
  90 0040 02F00402 		and	r2, r2, #4
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 256 3 view .LVU19
  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 256 3 view .LVU20
 257:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 257 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 257 3 view .LVU22
  99              		.loc 1 257 3 view .LVU23
 100 0048 9A69     		ldr	r2, [r3, #24]
 101 004a 42F00802 		orr	r2, r2, #8
 102 004e 9A61     		str	r2, [r3, #24]
 103              		.loc 1 257 3 view .LVU24
 104 0050 9B69     		ldr	r3, [r3, #24]
 105 0052 03F00803 		and	r3, r3, #8
 106 0056 0393     		str	r3, [sp, #12]
 107              		.loc 1 257 3 view .LVU25
 108 0058 039B     		ldr	r3, [sp, #12]
 109              	.LBE7:
 110              		.loc 1 257 3 view .LVU26
 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 260:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LD1_Pin|LD2_Pin|LD3_Pin, GPIO_PIN_RESET);
 111              		.loc 1 260 3 view .LVU27
 112 005a DFF8C480 		ldr	r8, .L3+4
 113 005e 2246     		mov	r2, r4
 114 0060 E021     		movs	r1, #224
 115 0062 4046     		mov	r0, r8
 116 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL0:
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 263:Core/Src/main.c ****   HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 118              		.loc 1 263 3 view .LVU28
 119 0068 2E4D     		ldr	r5, .L3+8
 120 006a 2246     		mov	r2, r4
 121 006c 4021     		movs	r1, #64
 122 006e 2846     		mov	r0, r5
 123 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL1:
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 266:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 125              		.loc 1 266 3 view .LVU29
 126              		.loc 1 266 23 is_stmt 0 view .LVU30
 127 0074 4FF40053 		mov	r3, #8192
 128 0078 0493     		str	r3, [sp, #16]
 267:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 129              		.loc 1 267 3 is_stmt 1 view .LVU31
 130              		.loc 1 267 24 is_stmt 0 view .LVU32
 131 007a 2B4F     		ldr	r7, .L3+12
 132 007c 0597     		str	r7, [sp, #20]
 268:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 8


 133              		.loc 1 268 3 is_stmt 1 view .LVU33
 134              		.loc 1 268 24 is_stmt 0 view .LVU34
 135 007e 0694     		str	r4, [sp, #24]
 269:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 136              		.loc 1 269 3 is_stmt 1 view .LVU35
 137 0080 04A9     		add	r1, sp, #16
 138 0082 2A48     		ldr	r0, .L3+16
 139 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 140              	.LVL2:
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /*Configure GPIO pins : B_START_Pin B_DOWN_Pin */
 272:Core/Src/main.c ****   GPIO_InitStruct.Pin = B_START_Pin|B_DOWN_Pin;
 141              		.loc 1 272 3 view .LVU36
 142              		.loc 1 272 23 is_stmt 0 view .LVU37
 143 0088 1223     		movs	r3, #18
 144 008a 0493     		str	r3, [sp, #16]
 273:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 145              		.loc 1 273 3 is_stmt 1 view .LVU38
 146              		.loc 1 273 24 is_stmt 0 view .LVU39
 147 008c 0597     		str	r7, [sp, #20]
 274:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 274 3 is_stmt 1 view .LVU40
 149              		.loc 1 274 24 is_stmt 0 view .LVU41
 150 008e 0694     		str	r4, [sp, #24]
 275:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151              		.loc 1 275 3 is_stmt 1 view .LVU42
 152 0090 04A9     		add	r1, sp, #16
 153 0092 4046     		mov	r0, r8
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL3:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD2_Pin LD3_Pin */
 278:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin|LD3_Pin;
 156              		.loc 1 278 3 view .LVU43
 157              		.loc 1 278 23 is_stmt 0 view .LVU44
 158 0098 E023     		movs	r3, #224
 159 009a 0493     		str	r3, [sp, #16]
 279:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 160              		.loc 1 279 3 is_stmt 1 view .LVU45
 161              		.loc 1 279 24 is_stmt 0 view .LVU46
 162 009c 0126     		movs	r6, #1
 163 009e 0596     		str	r6, [sp, #20]
 280:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 164              		.loc 1 280 3 is_stmt 1 view .LVU47
 165              		.loc 1 280 24 is_stmt 0 view .LVU48
 166 00a0 0694     		str	r4, [sp, #24]
 281:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 167              		.loc 1 281 3 is_stmt 1 view .LVU49
 168              		.loc 1 281 25 is_stmt 0 view .LVU50
 169 00a2 4FF00209 		mov	r9, #2
 170 00a6 CDF81C90 		str	r9, [sp, #28]
 282:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171              		.loc 1 282 3 is_stmt 1 view .LVU51
 172 00aa 04A9     		add	r1, sp, #16
 173 00ac 4046     		mov	r0, r8
 174 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL4:
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 9


 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /*Configure GPIO pin : B_UP_Pin */
 285:Core/Src/main.c ****   GPIO_InitStruct.Pin = B_UP_Pin;
 176              		.loc 1 285 3 view .LVU52
 177              		.loc 1 285 23 is_stmt 0 view .LVU53
 178 00b2 0496     		str	r6, [sp, #16]
 286:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 179              		.loc 1 286 3 is_stmt 1 view .LVU54
 180              		.loc 1 286 24 is_stmt 0 view .LVU55
 181 00b4 0597     		str	r7, [sp, #20]
 287:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 287 3 is_stmt 1 view .LVU56
 183              		.loc 1 287 24 is_stmt 0 view .LVU57
 184 00b6 0694     		str	r4, [sp, #24]
 288:Core/Src/main.c ****   HAL_GPIO_Init(B_UP_GPIO_Port, &GPIO_InitStruct);
 185              		.loc 1 288 3 is_stmt 1 view .LVU58
 186 00b8 04A9     		add	r1, sp, #16
 187 00ba 2846     		mov	r0, r5
 188 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL5:
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /*Configure GPIO pin : LD4_Pin */
 291:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD4_Pin;
 190              		.loc 1 291 3 view .LVU59
 191              		.loc 1 291 23 is_stmt 0 view .LVU60
 192 00c0 4023     		movs	r3, #64
 193 00c2 0493     		str	r3, [sp, #16]
 292:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 194              		.loc 1 292 3 is_stmt 1 view .LVU61
 195              		.loc 1 292 24 is_stmt 0 view .LVU62
 196 00c4 0596     		str	r6, [sp, #20]
 293:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 293 3 is_stmt 1 view .LVU63
 198              		.loc 1 293 24 is_stmt 0 view .LVU64
 199 00c6 0694     		str	r4, [sp, #24]
 294:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200              		.loc 1 294 3 is_stmt 1 view .LVU65
 201              		.loc 1 294 25 is_stmt 0 view .LVU66
 202 00c8 CDF81C90 		str	r9, [sp, #28]
 295:Core/Src/main.c ****   HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 203              		.loc 1 295 3 is_stmt 1 view .LVU67
 204 00cc 04A9     		add	r1, sp, #16
 205 00ce 2846     		mov	r0, r5
 206 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL6:
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* EXTI interrupt init*/
 298:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 208              		.loc 1 298 3 view .LVU68
 209 00d4 2246     		mov	r2, r4
 210 00d6 2146     		mov	r1, r4
 211 00d8 0620     		movs	r0, #6
 212 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
 213              	.LVL7:
 299:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 214              		.loc 1 299 3 view .LVU69
 215 00de 0620     		movs	r0, #6
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 10


 216 00e0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 217              	.LVL8:
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 218              		.loc 1 301 3 view .LVU70
 219 00e4 2246     		mov	r2, r4
 220 00e6 2146     		mov	r1, r4
 221 00e8 0720     		movs	r0, #7
 222 00ea FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL9:
 302:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 224              		.loc 1 302 3 view .LVU71
 225 00ee 0720     		movs	r0, #7
 226 00f0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL10:
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 228              		.loc 1 304 3 view .LVU72
 229 00f4 2246     		mov	r2, r4
 230 00f6 2146     		mov	r1, r4
 231 00f8 0A20     		movs	r0, #10
 232 00fa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 233              	.LVL11:
 305:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 234              		.loc 1 305 3 view .LVU73
 235 00fe 0A20     		movs	r0, #10
 236 0100 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 237              	.LVL12:
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 238              		.loc 1 307 3 view .LVU74
 239 0104 2246     		mov	r2, r4
 240 0106 2146     		mov	r1, r4
 241 0108 2820     		movs	r0, #40
 242 010a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 243              	.LVL13:
 308:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 244              		.loc 1 308 3 view .LVU75
 245 010e 2820     		movs	r0, #40
 246 0110 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 247              	.LVL14:
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** }
 248              		.loc 1 310 1 is_stmt 0 view .LVU76
 249 0114 09B0     		add	sp, sp, #36
 250              	.LCFI2:
 251              		.cfi_def_cfa_offset 28
 252              		@ sp needed
 253 0116 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 254              	.L4:
 255 011a 00BF     		.align	2
 256              	.L3:
 257 011c 00100240 		.word	1073876992
 258 0120 00080140 		.word	1073809408
 259 0124 000C0140 		.word	1073810432
 260 0128 00001110 		.word	269549568
 261 012c 00100140 		.word	1073811456
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 11


 262              		.cfi_endproc
 263              	.LFE69:
 265              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_GPIO_EXTI_Callback
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_GPIO_EXTI_Callback:
 273              	.LVL15:
 274              	.LFB70:
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 315:Core/Src/main.c **** {
 275              		.loc 1 315 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 316:Core/Src/main.c ****   switch (GPIO_Pin)
 280              		.loc 1 316 3 view .LVU78
 281 0000 0228     		cmp	r0, #2
 282 0002 04D0     		beq	.L6
 283 0004 1028     		cmp	r0, #16
 284 0006 0ED0     		beq	.L7
 285 0008 0128     		cmp	r0, #1
 286 000a 15D0     		beq	.L11
 287              	.L5:
 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     case B_START_Pin:
 319:Core/Src/main.c ****       if (stopped == 1)
 320:Core/Src/main.c ****         stopped = 0;
 321:Core/Src/main.c ****       else
 322:Core/Src/main.c ****         stopped = 1;
 323:Core/Src/main.c ****       break;
 324:Core/Src/main.c ****     case B_DOWN_Pin:
 325:Core/Src/main.c ****       if (delay <= 900)
 326:Core/Src/main.c ****         delay += 100;
 327:Core/Src/main.c ****       break;
 328:Core/Src/main.c ****     case B_UP_Pin:
 329:Core/Src/main.c ****       if (delay >= 200)
 330:Core/Src/main.c ****         delay -= 100;
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c **** }
 288              		.loc 1 332 1 is_stmt 0 view .LVU79
 289 000c 7047     		bx	lr
 290              	.L6:
 319:Core/Src/main.c ****         stopped = 0;
 291              		.loc 1 319 7 is_stmt 1 view .LVU80
 319:Core/Src/main.c ****         stopped = 0;
 292              		.loc 1 319 19 is_stmt 0 view .LVU81
 293 000e 0E4B     		ldr	r3, .L13
 294 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 319:Core/Src/main.c ****         stopped = 0;
 295              		.loc 1 319 10 view .LVU82
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 12


 296 0012 012B     		cmp	r3, #1
 297 0014 03D0     		beq	.L12
 322:Core/Src/main.c ****       break;
 298              		.loc 1 322 9 is_stmt 1 view .LVU83
 322:Core/Src/main.c ****       break;
 299              		.loc 1 322 17 is_stmt 0 view .LVU84
 300 0016 0C4B     		ldr	r3, .L13
 301 0018 0122     		movs	r2, #1
 302 001a 1A70     		strb	r2, [r3]
 303 001c 7047     		bx	lr
 304              	.L12:
 320:Core/Src/main.c ****       else
 305              		.loc 1 320 9 is_stmt 1 view .LVU85
 320:Core/Src/main.c ****       else
 306              		.loc 1 320 17 is_stmt 0 view .LVU86
 307 001e 0A4B     		ldr	r3, .L13
 308 0020 0022     		movs	r2, #0
 309 0022 1A70     		strb	r2, [r3]
 310 0024 7047     		bx	lr
 311              	.L7:
 325:Core/Src/main.c ****         delay += 100;
 312              		.loc 1 325 7 is_stmt 1 view .LVU87
 325:Core/Src/main.c ****         delay += 100;
 313              		.loc 1 325 17 is_stmt 0 view .LVU88
 314 0026 094B     		ldr	r3, .L13+4
 315 0028 1B68     		ldr	r3, [r3]
 325:Core/Src/main.c ****         delay += 100;
 316              		.loc 1 325 10 view .LVU89
 317 002a B3F5617F 		cmp	r3, #900
 318 002e EDD8     		bhi	.L5
 326:Core/Src/main.c ****       break;
 319              		.loc 1 326 9 is_stmt 1 view .LVU90
 326:Core/Src/main.c ****       break;
 320              		.loc 1 326 15 is_stmt 0 view .LVU91
 321 0030 6433     		adds	r3, r3, #100
 322 0032 064A     		ldr	r2, .L13+4
 323 0034 1360     		str	r3, [r2]
 324 0036 7047     		bx	lr
 325              	.L11:
 329:Core/Src/main.c ****         delay -= 100;
 326              		.loc 1 329 7 is_stmt 1 view .LVU92
 329:Core/Src/main.c ****         delay -= 100;
 327              		.loc 1 329 17 is_stmt 0 view .LVU93
 328 0038 044B     		ldr	r3, .L13+4
 329 003a 1B68     		ldr	r3, [r3]
 329:Core/Src/main.c ****         delay -= 100;
 330              		.loc 1 329 10 view .LVU94
 331 003c C72B     		cmp	r3, #199
 332 003e E5D9     		bls	.L5
 330:Core/Src/main.c ****   }
 333              		.loc 1 330 9 is_stmt 1 view .LVU95
 330:Core/Src/main.c ****   }
 334              		.loc 1 330 15 is_stmt 0 view .LVU96
 335 0040 643B     		subs	r3, r3, #100
 336 0042 024A     		ldr	r2, .L13+4
 337 0044 1360     		str	r3, [r2]
 338              		.loc 1 332 1 view .LVU97
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 13


 339 0046 E1E7     		b	.L5
 340              	.L14:
 341              		.align	2
 342              	.L13:
 343 0048 00000000 		.word	.LANCHOR0
 344 004c 00000000 		.word	.LANCHOR1
 345              		.cfi_endproc
 346              	.LFE70:
 348              		.section	.text.setState,"ax",%progbits
 349              		.align	1
 350              		.global	setState
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	setState:
 356              	.LVL16:
 357              	.LFB71:
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** void setState(uint8_t curState)
 335:Core/Src/main.c **** {
 358              		.loc 1 335 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 335 1 is_stmt 0 view .LVU99
 363 0000 10B5     		push	{r4, lr}
 364              	.LCFI3:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 4, -8
 367              		.cfi_offset 14, -4
 368 0002 0446     		mov	r4, r0
 336:Core/Src/main.c ****   HAL_Delay(delay);
 369              		.loc 1 336 3 is_stmt 1 view .LVU100
 370 0004 304B     		ldr	r3, .L23
 371 0006 1868     		ldr	r0, [r3]
 372              	.LVL17:
 373              		.loc 1 336 3 is_stmt 0 view .LVU101
 374 0008 FFF7FEFF 		bl	HAL_Delay
 375              	.LVL18:
 337:Core/Src/main.c ****   switch (curState)
 376              		.loc 1 337 3 is_stmt 1 view .LVU102
 377 000c 032C     		cmp	r4, #3
 378 000e 18D8     		bhi	.L15
 379 0010 DFE804F0 		tbb	[pc, r4]
 380              	.L18:
 381 0014 02       		.byte	(.L21-.L18)/2
 382 0015 18       		.byte	(.L20-.L18)/2
 383 0016 2E       		.byte	(.L19-.L18)/2
 384 0017 44       		.byte	(.L17-.L18)/2
 385              		.p2align 1
 386              	.L21:
 338:Core/Src/main.c ****   {
 339:Core/Src/main.c ****     case 0:
 340:Core/Src/main.c ****       HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 387              		.loc 1 340 7 view .LVU103
 388 0018 2C4C     		ldr	r4, .L23+4
 389 001a 0022     		movs	r2, #0
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 14


 390 001c 2021     		movs	r1, #32
 391 001e 2046     		mov	r0, r4
 392 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 393              	.LVL19:
 341:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 394              		.loc 1 341 7 view .LVU104
 395 0024 0122     		movs	r2, #1
 396 0026 4021     		movs	r1, #64
 397 0028 2046     		mov	r0, r4
 398 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 399              	.LVL20:
 342:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 400              		.loc 1 342 7 view .LVU105
 401 002e 0122     		movs	r2, #1
 402 0030 8021     		movs	r1, #128
 403 0032 2046     		mov	r0, r4
 404 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 405              	.LVL21:
 343:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 406              		.loc 1 343 7 view .LVU106
 407 0038 0122     		movs	r2, #1
 408 003a 4021     		movs	r1, #64
 409 003c 2448     		ldr	r0, .L23+8
 410 003e FFF7FEFF 		bl	HAL_GPIO_WritePin
 411              	.LVL22:
 344:Core/Src/main.c ****       break;
 412              		.loc 1 344 7 view .LVU107
 413              	.L15:
 345:Core/Src/main.c ****     case 1:
 346:Core/Src/main.c ****       HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 347:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 348:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 349:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 350:Core/Src/main.c ****       break;
 351:Core/Src/main.c ****     case 2:
 352:Core/Src/main.c ****       HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 353:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 354:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 355:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 356:Core/Src/main.c ****       break;
 357:Core/Src/main.c ****     case 3:
 358:Core/Src/main.c ****       HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 359:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 360:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 361:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 362:Core/Src/main.c ****       break;
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c **** }
 414              		.loc 1 364 1 is_stmt 0 view .LVU108
 415 0042 10BD     		pop	{r4, pc}
 416              	.L20:
 346:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 417              		.loc 1 346 7 is_stmt 1 view .LVU109
 418 0044 214C     		ldr	r4, .L23+4
 419 0046 0122     		movs	r2, #1
 420 0048 2021     		movs	r1, #32
 421 004a 2046     		mov	r0, r4
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 15


 422 004c FFF7FEFF 		bl	HAL_GPIO_WritePin
 423              	.LVL23:
 347:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 424              		.loc 1 347 7 view .LVU110
 425 0050 0022     		movs	r2, #0
 426 0052 4021     		movs	r1, #64
 427 0054 2046     		mov	r0, r4
 428 0056 FFF7FEFF 		bl	HAL_GPIO_WritePin
 429              	.LVL24:
 348:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 430              		.loc 1 348 7 view .LVU111
 431 005a 0122     		movs	r2, #1
 432 005c 8021     		movs	r1, #128
 433 005e 2046     		mov	r0, r4
 434 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 435              	.LVL25:
 349:Core/Src/main.c ****       break;
 436              		.loc 1 349 7 view .LVU112
 437 0064 0122     		movs	r2, #1
 438 0066 4021     		movs	r1, #64
 439 0068 1948     		ldr	r0, .L23+8
 440 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 441              	.LVL26:
 350:Core/Src/main.c ****     case 2:
 442              		.loc 1 350 7 view .LVU113
 443 006e E8E7     		b	.L15
 444              	.L19:
 352:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 445              		.loc 1 352 7 view .LVU114
 446 0070 164C     		ldr	r4, .L23+4
 447 0072 0122     		movs	r2, #1
 448 0074 2021     		movs	r1, #32
 449 0076 2046     		mov	r0, r4
 450 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 451              	.LVL27:
 353:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 452              		.loc 1 353 7 view .LVU115
 453 007c 0122     		movs	r2, #1
 454 007e 4021     		movs	r1, #64
 455 0080 2046     		mov	r0, r4
 456 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 457              	.LVL28:
 354:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 458              		.loc 1 354 7 view .LVU116
 459 0086 0022     		movs	r2, #0
 460 0088 8021     		movs	r1, #128
 461 008a 2046     		mov	r0, r4
 462 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 463              	.LVL29:
 355:Core/Src/main.c ****       break;
 464              		.loc 1 355 7 view .LVU117
 465 0090 0122     		movs	r2, #1
 466 0092 4021     		movs	r1, #64
 467 0094 0E48     		ldr	r0, .L23+8
 468 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 469              	.LVL30:
 356:Core/Src/main.c ****     case 3:
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 16


 470              		.loc 1 356 7 view .LVU118
 471 009a D2E7     		b	.L15
 472              	.L17:
 358:Core/Src/main.c ****       HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 473              		.loc 1 358 7 view .LVU119
 474 009c 0B4C     		ldr	r4, .L23+4
 475 009e 0122     		movs	r2, #1
 476 00a0 2021     		movs	r1, #32
 477 00a2 2046     		mov	r0, r4
 478 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 479              	.LVL31:
 359:Core/Src/main.c ****       HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 480              		.loc 1 359 7 view .LVU120
 481 00a8 0122     		movs	r2, #1
 482 00aa 4021     		movs	r1, #64
 483 00ac 2046     		mov	r0, r4
 484 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 485              	.LVL32:
 360:Core/Src/main.c ****       HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 486              		.loc 1 360 7 view .LVU121
 487 00b2 0122     		movs	r2, #1
 488 00b4 8021     		movs	r1, #128
 489 00b6 2046     		mov	r0, r4
 490 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 491              	.LVL33:
 361:Core/Src/main.c ****       break;
 492              		.loc 1 361 7 view .LVU122
 493 00bc 0022     		movs	r2, #0
 494 00be 4021     		movs	r1, #64
 495 00c0 0348     		ldr	r0, .L23+8
 496 00c2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 497              	.LVL34:
 362:Core/Src/main.c ****   }
 498              		.loc 1 362 7 view .LVU123
 499              		.loc 1 364 1 is_stmt 0 view .LVU124
 500 00c6 BCE7     		b	.L15
 501              	.L24:
 502              		.align	2
 503              	.L23:
 504 00c8 00000000 		.word	.LANCHOR1
 505 00cc 00080140 		.word	1073809408
 506 00d0 000C0140 		.word	1073810432
 507              		.cfi_endproc
 508              	.LFE71:
 510              		.section	.text.Error_Handler,"ax",%progbits
 511              		.align	1
 512              		.global	Error_Handler
 513              		.syntax unified
 514              		.thumb
 515              		.thumb_func
 517              	Error_Handler:
 518              	.LFB72:
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** 
 367:Core/Src/main.c **** /* USER CODE END 4 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** /**
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 17


 370:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** void Error_Handler(void)
 374:Core/Src/main.c **** {
 519              		.loc 1 374 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ Volatile: function does not return.
 522              		@ args = 0, pretend = 0, frame = 0
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		@ link register save eliminated.
 375:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 376:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 377:Core/Src/main.c ****   __disable_irq();
 525              		.loc 1 377 3 view .LVU126
 526              	.LBB8:
 527              	.LBI8:
 528              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 18


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 19


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 529              		.loc 2 140 27 view .LVU127
 530              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 531              		.loc 2 142 3 view .LVU128
 532              		.syntax unified
 533              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 534 0000 72B6     		cpsid i
 535              	@ 0 "" 2
 536              		.thumb
 537              		.syntax unified
 538              	.L26:
 539              	.LBE9:
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 20


 540              	.LBE8:
 378:Core/Src/main.c ****   while (1)
 541              		.loc 1 378 3 discriminator 1 view .LVU129
 379:Core/Src/main.c ****   {
 380:Core/Src/main.c ****   }
 542              		.loc 1 380 3 discriminator 1 view .LVU130
 378:Core/Src/main.c ****   while (1)
 543              		.loc 1 378 9 discriminator 1 view .LVU131
 544 0002 FEE7     		b	.L26
 545              		.cfi_endproc
 546              	.LFE72:
 548              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 549              		.align	1
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 554              	MX_USART2_UART_Init:
 555              	.LFB68:
 217:Core/Src/main.c **** 
 556              		.loc 1 217 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560 0000 08B5     		push	{r3, lr}
 561              	.LCFI4:
 562              		.cfi_def_cfa_offset 8
 563              		.cfi_offset 3, -8
 564              		.cfi_offset 14, -4
 226:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 565              		.loc 1 226 3 view .LVU133
 226:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 566              		.loc 1 226 19 is_stmt 0 view .LVU134
 567 0002 0A48     		ldr	r0, .L31
 568 0004 0A4B     		ldr	r3, .L31+4
 569 0006 0360     		str	r3, [r0]
 227:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 570              		.loc 1 227 3 is_stmt 1 view .LVU135
 227:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 571              		.loc 1 227 24 is_stmt 0 view .LVU136
 572 0008 4FF4E133 		mov	r3, #115200
 573 000c 4360     		str	r3, [r0, #4]
 228:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 574              		.loc 1 228 3 is_stmt 1 view .LVU137
 228:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 575              		.loc 1 228 26 is_stmt 0 view .LVU138
 576 000e 0023     		movs	r3, #0
 577 0010 8360     		str	r3, [r0, #8]
 229:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 578              		.loc 1 229 3 is_stmt 1 view .LVU139
 229:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 579              		.loc 1 229 24 is_stmt 0 view .LVU140
 580 0012 C360     		str	r3, [r0, #12]
 230:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 581              		.loc 1 230 3 is_stmt 1 view .LVU141
 230:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 582              		.loc 1 230 22 is_stmt 0 view .LVU142
 583 0014 0361     		str	r3, [r0, #16]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 21


 231:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 584              		.loc 1 231 3 is_stmt 1 view .LVU143
 231:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 585              		.loc 1 231 20 is_stmt 0 view .LVU144
 586 0016 0C22     		movs	r2, #12
 587 0018 4261     		str	r2, [r0, #20]
 232:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 588              		.loc 1 232 3 is_stmt 1 view .LVU145
 232:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 589              		.loc 1 232 25 is_stmt 0 view .LVU146
 590 001a 8361     		str	r3, [r0, #24]
 233:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 591              		.loc 1 233 3 is_stmt 1 view .LVU147
 233:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 592              		.loc 1 233 28 is_stmt 0 view .LVU148
 593 001c C361     		str	r3, [r0, #28]
 234:Core/Src/main.c ****   {
 594              		.loc 1 234 3 is_stmt 1 view .LVU149
 234:Core/Src/main.c ****   {
 595              		.loc 1 234 7 is_stmt 0 view .LVU150
 596 001e FFF7FEFF 		bl	HAL_UART_Init
 597              	.LVL35:
 234:Core/Src/main.c ****   {
 598              		.loc 1 234 6 view .LVU151
 599 0022 00B9     		cbnz	r0, .L30
 242:Core/Src/main.c **** 
 600              		.loc 1 242 1 view .LVU152
 601 0024 08BD     		pop	{r3, pc}
 602              	.L30:
 236:Core/Src/main.c ****   }
 603              		.loc 1 236 5 is_stmt 1 view .LVU153
 604 0026 FFF7FEFF 		bl	Error_Handler
 605              	.LVL36:
 606              	.L32:
 607 002a 00BF     		.align	2
 608              	.L31:
 609 002c 00000000 		.word	.LANCHOR2
 610 0030 00440040 		.word	1073759232
 611              		.cfi_endproc
 612              	.LFE68:
 614              		.section	.text.MX_TIM1_Init,"ax",%progbits
 615              		.align	1
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 620              	MX_TIM1_Init:
 621              	.LFB67:
 164:Core/Src/main.c **** 
 622              		.loc 1 164 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 48
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626 0000 00B5     		push	{lr}
 627              	.LCFI5:
 628              		.cfi_def_cfa_offset 4
 629              		.cfi_offset 14, -4
 630 0002 8DB0     		sub	sp, sp, #52
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 22


 631              	.LCFI6:
 632              		.cfi_def_cfa_offset 56
 170:Core/Src/main.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 633              		.loc 1 170 3 view .LVU155
 170:Core/Src/main.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 634              		.loc 1 170 26 is_stmt 0 view .LVU156
 635 0004 0023     		movs	r3, #0
 636 0006 0893     		str	r3, [sp, #32]
 637 0008 0993     		str	r3, [sp, #36]
 638 000a 0A93     		str	r3, [sp, #40]
 639 000c 0B93     		str	r3, [sp, #44]
 171:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 640              		.loc 1 171 3 is_stmt 1 view .LVU157
 171:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 641              		.loc 1 171 26 is_stmt 0 view .LVU158
 642 000e 0393     		str	r3, [sp, #12]
 643 0010 0493     		str	r3, [sp, #16]
 644 0012 0593     		str	r3, [sp, #20]
 645 0014 0693     		str	r3, [sp, #24]
 646 0016 0793     		str	r3, [sp, #28]
 172:Core/Src/main.c **** 
 647              		.loc 1 172 3 is_stmt 1 view .LVU159
 172:Core/Src/main.c **** 
 648              		.loc 1 172 27 is_stmt 0 view .LVU160
 649 0018 0193     		str	r3, [sp, #4]
 650 001a 0293     		str	r3, [sp, #8]
 177:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 651              		.loc 1 177 3 is_stmt 1 view .LVU161
 177:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 652              		.loc 1 177 18 is_stmt 0 view .LVU162
 653 001c 1848     		ldr	r0, .L43
 654 001e 194A     		ldr	r2, .L43+4
 655 0020 0260     		str	r2, [r0]
 178:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 656              		.loc 1 178 3 is_stmt 1 view .LVU163
 178:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 657              		.loc 1 178 24 is_stmt 0 view .LVU164
 658 0022 4360     		str	r3, [r0, #4]
 179:Core/Src/main.c ****   htim1.Init.Period = 65535;
 659              		.loc 1 179 3 is_stmt 1 view .LVU165
 179:Core/Src/main.c ****   htim1.Init.Period = 65535;
 660              		.loc 1 179 26 is_stmt 0 view .LVU166
 661 0024 8360     		str	r3, [r0, #8]
 180:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 662              		.loc 1 180 3 is_stmt 1 view .LVU167
 180:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 663              		.loc 1 180 21 is_stmt 0 view .LVU168
 664 0026 4FF6FF72 		movw	r2, #65535
 665 002a C260     		str	r2, [r0, #12]
 181:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 666              		.loc 1 181 3 is_stmt 1 view .LVU169
 181:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 667              		.loc 1 181 28 is_stmt 0 view .LVU170
 668 002c 0361     		str	r3, [r0, #16]
 182:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 669              		.loc 1 182 3 is_stmt 1 view .LVU171
 182:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 23


 670              		.loc 1 182 32 is_stmt 0 view .LVU172
 671 002e 4361     		str	r3, [r0, #20]
 183:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 672              		.loc 1 183 3 is_stmt 1 view .LVU173
 183:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 673              		.loc 1 183 32 is_stmt 0 view .LVU174
 674 0030 8361     		str	r3, [r0, #24]
 184:Core/Src/main.c ****   {
 675              		.loc 1 184 3 is_stmt 1 view .LVU175
 184:Core/Src/main.c ****   {
 676              		.loc 1 184 7 is_stmt 0 view .LVU176
 677 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 678              	.LVL37:
 184:Core/Src/main.c ****   {
 679              		.loc 1 184 6 view .LVU177
 680 0036 D0B9     		cbnz	r0, .L39
 188:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 681              		.loc 1 188 3 is_stmt 1 view .LVU178
 188:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 682              		.loc 1 188 34 is_stmt 0 view .LVU179
 683 0038 4FF48053 		mov	r3, #4096
 684 003c 0893     		str	r3, [sp, #32]
 189:Core/Src/main.c ****   {
 685              		.loc 1 189 3 is_stmt 1 view .LVU180
 189:Core/Src/main.c ****   {
 686              		.loc 1 189 7 is_stmt 0 view .LVU181
 687 003e 08A9     		add	r1, sp, #32
 688 0040 0F48     		ldr	r0, .L43
 689 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 690              	.LVL38:
 189:Core/Src/main.c ****   {
 691              		.loc 1 189 6 view .LVU182
 692 0046 A0B9     		cbnz	r0, .L40
 193:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 693              		.loc 1 193 3 is_stmt 1 view .LVU183
 193:Core/Src/main.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 694              		.loc 1 193 26 is_stmt 0 view .LVU184
 695 0048 0023     		movs	r3, #0
 696 004a 0393     		str	r3, [sp, #12]
 194:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 697              		.loc 1 194 3 is_stmt 1 view .LVU185
 194:Core/Src/main.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 698              		.loc 1 194 29 is_stmt 0 view .LVU186
 699 004c 0493     		str	r3, [sp, #16]
 195:Core/Src/main.c ****   {
 700              		.loc 1 195 3 is_stmt 1 view .LVU187
 195:Core/Src/main.c ****   {
 701              		.loc 1 195 7 is_stmt 0 view .LVU188
 702 004e 03A9     		add	r1, sp, #12
 703 0050 0B48     		ldr	r0, .L43
 704 0052 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 705              	.LVL39:
 195:Core/Src/main.c ****   {
 706              		.loc 1 195 6 view .LVU189
 707 0056 70B9     		cbnz	r0, .L41
 199:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 708              		.loc 1 199 3 is_stmt 1 view .LVU190
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 24


 199:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 709              		.loc 1 199 37 is_stmt 0 view .LVU191
 710 0058 0023     		movs	r3, #0
 711 005a 0193     		str	r3, [sp, #4]
 200:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 712              		.loc 1 200 3 is_stmt 1 view .LVU192
 200:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 713              		.loc 1 200 33 is_stmt 0 view .LVU193
 714 005c 0293     		str	r3, [sp, #8]
 201:Core/Src/main.c ****   {
 715              		.loc 1 201 3 is_stmt 1 view .LVU194
 201:Core/Src/main.c ****   {
 716              		.loc 1 201 7 is_stmt 0 view .LVU195
 717 005e 01A9     		add	r1, sp, #4
 718 0060 0748     		ldr	r0, .L43
 719 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 720              	.LVL40:
 201:Core/Src/main.c ****   {
 721              		.loc 1 201 6 view .LVU196
 722 0066 40B9     		cbnz	r0, .L42
 209:Core/Src/main.c **** 
 723              		.loc 1 209 1 view .LVU197
 724 0068 0DB0     		add	sp, sp, #52
 725              	.LCFI7:
 726              		.cfi_remember_state
 727              		.cfi_def_cfa_offset 4
 728              		@ sp needed
 729 006a 5DF804FB 		ldr	pc, [sp], #4
 730              	.L39:
 731              	.LCFI8:
 732              		.cfi_restore_state
 186:Core/Src/main.c ****   }
 733              		.loc 1 186 5 is_stmt 1 view .LVU198
 734 006e FFF7FEFF 		bl	Error_Handler
 735              	.LVL41:
 736              	.L40:
 191:Core/Src/main.c ****   }
 737              		.loc 1 191 5 view .LVU199
 738 0072 FFF7FEFF 		bl	Error_Handler
 739              	.LVL42:
 740              	.L41:
 197:Core/Src/main.c ****   }
 741              		.loc 1 197 5 view .LVU200
 742 0076 FFF7FEFF 		bl	Error_Handler
 743              	.LVL43:
 744              	.L42:
 203:Core/Src/main.c ****   }
 745              		.loc 1 203 5 view .LVU201
 746 007a FFF7FEFF 		bl	Error_Handler
 747              	.LVL44:
 748              	.L44:
 749 007e 00BF     		.align	2
 750              	.L43:
 751 0080 00000000 		.word	.LANCHOR3
 752 0084 002C0140 		.word	1073818624
 753              		.cfi_endproc
 754              	.LFE67:
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 25


 756              		.section	.text.SystemClock_Config,"ax",%progbits
 757              		.align	1
 758              		.global	SystemClock_Config
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 763              	SystemClock_Config:
 764              	.LFB66:
 125:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 765              		.loc 1 125 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 64
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769 0000 00B5     		push	{lr}
 770              	.LCFI9:
 771              		.cfi_def_cfa_offset 4
 772              		.cfi_offset 14, -4
 773 0002 91B0     		sub	sp, sp, #68
 774              	.LCFI10:
 775              		.cfi_def_cfa_offset 72
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 776              		.loc 1 126 3 view .LVU203
 126:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 777              		.loc 1 126 22 is_stmt 0 view .LVU204
 778 0004 2822     		movs	r2, #40
 779 0006 0021     		movs	r1, #0
 780 0008 06A8     		add	r0, sp, #24
 781 000a FFF7FEFF 		bl	memset
 782              	.LVL45:
 127:Core/Src/main.c **** 
 783              		.loc 1 127 3 is_stmt 1 view .LVU205
 127:Core/Src/main.c **** 
 784              		.loc 1 127 22 is_stmt 0 view .LVU206
 785 000e 0023     		movs	r3, #0
 786 0010 0193     		str	r3, [sp, #4]
 787 0012 0293     		str	r3, [sp, #8]
 788 0014 0393     		str	r3, [sp, #12]
 789 0016 0493     		str	r3, [sp, #16]
 790 0018 0593     		str	r3, [sp, #20]
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 791              		.loc 1 132 3 is_stmt 1 view .LVU207
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 792              		.loc 1 132 36 is_stmt 0 view .LVU208
 793 001a 0223     		movs	r3, #2
 794 001c 0693     		str	r3, [sp, #24]
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 795              		.loc 1 133 3 is_stmt 1 view .LVU209
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 796              		.loc 1 133 30 is_stmt 0 view .LVU210
 797 001e 0122     		movs	r2, #1
 798 0020 0A92     		str	r2, [sp, #40]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 799              		.loc 1 134 3 is_stmt 1 view .LVU211
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800              		.loc 1 134 41 is_stmt 0 view .LVU212
 801 0022 1022     		movs	r2, #16
 802 0024 0B92     		str	r2, [sp, #44]
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 26


 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 803              		.loc 1 135 3 is_stmt 1 view .LVU213
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 804              		.loc 1 135 34 is_stmt 0 view .LVU214
 805 0026 0D93     		str	r3, [sp, #52]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 806              		.loc 1 136 3 is_stmt 1 view .LVU215
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 807              		.loc 1 137 3 view .LVU216
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 808              		.loc 1 137 32 is_stmt 0 view .LVU217
 809 0028 4FF46013 		mov	r3, #3670016
 810 002c 0F93     		str	r3, [sp, #60]
 138:Core/Src/main.c ****   {
 811              		.loc 1 138 3 is_stmt 1 view .LVU218
 138:Core/Src/main.c ****   {
 812              		.loc 1 138 7 is_stmt 0 view .LVU219
 813 002e 06A8     		add	r0, sp, #24
 814 0030 FFF7FEFF 		bl	HAL_RCC_OscConfig
 815              	.LVL46:
 138:Core/Src/main.c ****   {
 816              		.loc 1 138 6 view .LVU220
 817 0034 80B9     		cbnz	r0, .L49
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 818              		.loc 1 145 3 is_stmt 1 view .LVU221
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 819              		.loc 1 145 31 is_stmt 0 view .LVU222
 820 0036 0F23     		movs	r3, #15
 821 0038 0193     		str	r3, [sp, #4]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 822              		.loc 1 147 3 is_stmt 1 view .LVU223
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 823              		.loc 1 147 34 is_stmt 0 view .LVU224
 824 003a 0221     		movs	r1, #2
 825 003c 0291     		str	r1, [sp, #8]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 826              		.loc 1 148 3 is_stmt 1 view .LVU225
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 827              		.loc 1 148 35 is_stmt 0 view .LVU226
 828 003e 0023     		movs	r3, #0
 829 0040 0393     		str	r3, [sp, #12]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 830              		.loc 1 149 3 is_stmt 1 view .LVU227
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 831              		.loc 1 149 36 is_stmt 0 view .LVU228
 832 0042 4FF48062 		mov	r2, #1024
 833 0046 0492     		str	r2, [sp, #16]
 150:Core/Src/main.c **** 
 834              		.loc 1 150 3 is_stmt 1 view .LVU229
 150:Core/Src/main.c **** 
 835              		.loc 1 150 36 is_stmt 0 view .LVU230
 836 0048 0593     		str	r3, [sp, #20]
 152:Core/Src/main.c ****   {
 837              		.loc 1 152 3 is_stmt 1 view .LVU231
 152:Core/Src/main.c ****   {
 838              		.loc 1 152 7 is_stmt 0 view .LVU232
 839 004a 01A8     		add	r0, sp, #4
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 27


 840 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 841              	.LVL47:
 152:Core/Src/main.c ****   {
 842              		.loc 1 152 6 view .LVU233
 843 0050 20B9     		cbnz	r0, .L50
 156:Core/Src/main.c **** 
 844              		.loc 1 156 1 view .LVU234
 845 0052 11B0     		add	sp, sp, #68
 846              	.LCFI11:
 847              		.cfi_remember_state
 848              		.cfi_def_cfa_offset 4
 849              		@ sp needed
 850 0054 5DF804FB 		ldr	pc, [sp], #4
 851              	.L49:
 852              	.LCFI12:
 853              		.cfi_restore_state
 140:Core/Src/main.c ****   }
 854              		.loc 1 140 5 is_stmt 1 view .LVU235
 855 0058 FFF7FEFF 		bl	Error_Handler
 856              	.LVL48:
 857              	.L50:
 154:Core/Src/main.c ****   }
 858              		.loc 1 154 5 view .LVU236
 859 005c FFF7FEFF 		bl	Error_Handler
 860              	.LVL49:
 861              		.cfi_endproc
 862              	.LFE66:
 864              		.section	.text.main,"ax",%progbits
 865              		.align	1
 866              		.global	main
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 871              	main:
 872              	.LFB65:
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 873              		.loc 1 73 1 view -0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 0
 876              		@ frame_needed = 0, uses_anonymous_args = 0
 877 0000 38B5     		push	{r3, r4, r5, lr}
 878              	.LCFI13:
 879              		.cfi_def_cfa_offset 16
 880              		.cfi_offset 3, -16
 881              		.cfi_offset 4, -12
 882              		.cfi_offset 5, -8
 883              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 
 884              		.loc 1 81 3 view .LVU238
 885 0002 FFF7FEFF 		bl	HAL_Init
 886              	.LVL50:
  88:Core/Src/main.c **** 
 887              		.loc 1 88 3 view .LVU239
 888 0006 FFF7FEFF 		bl	SystemClock_Config
 889              	.LVL51:
  95:Core/Src/main.c ****   MX_USART2_UART_Init();
 890              		.loc 1 95 3 view .LVU240
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 28


 891 000a FFF7FEFF 		bl	MX_GPIO_Init
 892              	.LVL52:
  96:Core/Src/main.c ****   MX_TIM1_Init();
 893              		.loc 1 96 3 view .LVU241
 894 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 895              	.LVL53:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 896              		.loc 1 97 3 view .LVU242
 897 0012 FFF7FEFF 		bl	MX_TIM1_Init
 898              	.LVL54:
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 899              		.loc 1 99 3 view .LVU243
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 900              		.loc 1 99 11 is_stmt 0 view .LVU244
 901 0016 0024     		movs	r4, #0
 902              	.LVL55:
 903              	.L52:
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 904              		.loc 1 99 11 view .LVU245
 905 0018 2546     		mov	r5, r4
 906              	.L53:
 907              	.LVL56:
 104:Core/Src/main.c ****   {
 908              		.loc 1 104 3 is_stmt 1 view .LVU246
 107:Core/Src/main.c ****     {
 909              		.loc 1 107 5 view .LVU247
 107:Core/Src/main.c ****     {
 910              		.loc 1 107 17 is_stmt 0 view .LVU248
 911 001a 064B     		ldr	r3, .L56
 912 001c 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 107:Core/Src/main.c ****     {
 913              		.loc 1 107 8 view .LVU249
 914 001e 002C     		cmp	r4, #0
 915 0020 FBD1     		bne	.L53
 109:Core/Src/main.c ****       if (curState < 3)
 916              		.loc 1 109 7 is_stmt 1 view .LVU250
 917 0022 2846     		mov	r0, r5
 918 0024 FFF7FEFF 		bl	setState
 919              	.LVL57:
 110:Core/Src/main.c ****         curState++;
 920              		.loc 1 110 7 view .LVU251
 110:Core/Src/main.c ****         curState++;
 921              		.loc 1 110 10 is_stmt 0 view .LVU252
 922 0028 022D     		cmp	r5, #2
 923 002a F5D8     		bhi	.L52
 111:Core/Src/main.c ****       else
 924              		.loc 1 111 9 is_stmt 1 view .LVU253
 111:Core/Src/main.c ****       else
 925              		.loc 1 111 17 is_stmt 0 view .LVU254
 926 002c 6C1C     		adds	r4, r5, #1
 927 002e E4B2     		uxtb	r4, r4
 928              	.LVL58:
 111:Core/Src/main.c ****       else
 929              		.loc 1 111 17 view .LVU255
 930 0030 F2E7     		b	.L52
 931              	.L57:
 932 0032 00BF     		.align	2
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 29


 933              	.L56:
 934 0034 00000000 		.word	.LANCHOR0
 935              		.cfi_endproc
 936              	.LFE65:
 938              		.global	delay
 939              		.global	state
 940              		.global	stopped
 941              		.global	huart2
 942              		.global	htim1
 943              		.section	.bss.htim1,"aw",%nobits
 944              		.align	2
 945              		.set	.LANCHOR3,. + 0
 948              	htim1:
 949 0000 00000000 		.space	72
 949      00000000 
 949      00000000 
 949      00000000 
 949      00000000 
 950              		.section	.bss.huart2,"aw",%nobits
 951              		.align	2
 952              		.set	.LANCHOR2,. + 0
 955              	huart2:
 956 0000 00000000 		.space	68
 956      00000000 
 956      00000000 
 956      00000000 
 956      00000000 
 957              		.section	.bss.state,"aw",%nobits
 960              	state:
 961 0000 00       		.space	1
 962              		.section	.bss.stopped,"aw",%nobits
 963              		.set	.LANCHOR0,. + 0
 966              	stopped:
 967 0000 00       		.space	1
 968              		.section	.data.delay,"aw"
 969              		.align	2
 970              		.set	.LANCHOR1,. + 0
 973              	delay:
 974 0000 F4010000 		.word	500
 975              		.text
 976              	.Letext0:
 977              		.file 3 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 978              		.file 4 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 979              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 980              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 981              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 982              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 983              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 984              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 985              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 986              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 987              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 988              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 989              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 990              		.file 16 "<built-in>"
ARM GAS  /var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s 			page 30


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:257    .text.MX_GPIO_Init:000000000000011c $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:266    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:272    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:343    .text.HAL_GPIO_EXTI_Callback:0000000000000048 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:349    .text.setState:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:355    .text.setState:0000000000000000 setState
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:381    .text.setState:0000000000000014 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:385    .text.setState:0000000000000018 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:504    .text.setState:00000000000000c8 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:511    .text.Error_Handler:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:517    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:549    .text.MX_USART2_UART_Init:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:554    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:609    .text.MX_USART2_UART_Init:000000000000002c $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:615    .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:620    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:751    .text.MX_TIM1_Init:0000000000000080 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:757    .text.SystemClock_Config:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:763    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:865    .text.main:0000000000000000 $t
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:871    .text.main:0000000000000000 main
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:934    .text.main:0000000000000034 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:973    .data.delay:0000000000000000 delay
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:960    .bss.state:0000000000000000 state
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:966    .bss.stopped:0000000000000000 stopped
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:955    .bss.huart2:0000000000000000 huart2
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:948    .bss.htim1:0000000000000000 htim1
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:944    .bss.htim1:0000000000000000 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:951    .bss.huart2:0000000000000000 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:961    .bss.state:0000000000000000 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:967    .bss.stopped:0000000000000000 $d
/var/folders/4j/h0s8jllx34d4kvb_9k9v0kmh0000gn/T//ccvRp7Pp.s:969    .data.delay:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_Delay
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
