-- A DUT entity is used to wrap your design.
--  This example shows how you can do this for the
--  Full-adder.

library ieee;
use ieee.std_logic_1164.all;
entity DUT is
   port(input_vector: in std_logic_vector(1 downto 0);
       	output_vector: out std_logic_vector(2 downto 0));
end entity;

architecture DutWrap of DUT is
   component sg_B is
     port( reset,clk: in std_logic;
         	Y: out std_logic_vector(2 downto 0));
end component;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: sg_B 
			port map (
			    reset => input_vector(1),
				 clk => input_vector(0),
				 Y(2) => output_vector(2),
				 Y(1) => output_vector(1),
				 Y(0) => output_vector(0));

end DutWrap;

