#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 00:04:25 2020
# Process ID: 56912
# Current directory: F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49912 F:\Semester 7\HDL\project\Median_Filter_For_SandPNoice\Median_Filter_For_SandPNoice.xpr
# Log file: F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/vivado.log
# Journal file: F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'uartlite' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'uartlite' do not match.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 718.770 ; gain = 137.723
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_component' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_component_vlog.prj"
"xvhdl --incr --relax -prj main_component_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim'
"xelab -wto 346904a4b4e64b0bad82b581b8b9d543 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_24 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_component_behav xil_defaultlib.main_component xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 346904a4b4e64b0bad82b581b8b9d543 --incr --debug typical --relax --mt 2 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_cdc_v1_0_2 -L axi_uartlite_v2_0_24 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_component_behav xil_defaultlib.main_component xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3146] binding entity 'sort_component' does not have generic 'addr_bit_size' [F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.srcs/sources_1/new/convolution_component.vhd:53]
ERROR: [VRFC 10-3146] binding entity 'sort_component' does not have generic 'data_bit_size' [F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.srcs/sources_1/new/convolution_component.vhd:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Semester 7/HDL/project/Median_Filter_For_SandPNoice/Median_Filter_For_SandPNoice.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 730.125 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 00:20:03 2020...
