Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Rough.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Rough.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Rough"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Rough
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "XOR_8.v" in library work
Compiling verilog file "S_BOX_LUT.v" in library work
Module <xor_8> compiled
Compiling verilog file "Key_scheduler.v" in library work
Module <S_BOX_LUT> compiled
Compiling verilog file "COUNTER.v" in library work
Module <Key_scheduler> compiled
Module <COUNTER> compiled
No errors in compilation
Analysis of file <"Rough.prj"> succeeded.
 
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf" in Library work.
Entity <fd8ce_mxilinx_rough> compiled.
Entity <fd8ce_mxilinx_rough> (Architecture <behavioral>) compiled.
Entity <main_muser_rough> compiled.
Entity <main_muser_rough> (Architecture <behavioral>) compiled.
Entity <rough> compiled.
Entity <rough> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Main.vhf" in Library work.
Entity <fd8ce_mxilinx_main> compiled.
Entity <fd8ce_mxilinx_main> (Architecture <behavioral>) compiled.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Rough> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <COUNTER> in library <work>.

Analyzing hierarchy for entity <Main_MUSER_Rough> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <S_BOX> in library <work>.

Analyzing hierarchy for module <xor_8> in library <work>.

Analyzing hierarchy for module <Key_scheduler> in library <work>.

Analyzing hierarchy for entity <FD8CE_MXILINX_Rough> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Rough> in library <work> (Architecture <behavioral>).
Entity <Rough> analyzed. Unit <Rough> generated.

Analyzing module <COUNTER> in library <work>.
Module <COUNTER> is correct for synthesis.
 
Analyzing Entity <Main_MUSER_Rough> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_14_0" for instance <XLXI_14> in unit <Main_MUSER_Rough>.
    Set user-defined property "HU_SET =  XLXI_15_1" for instance <XLXI_15> in unit <Main_MUSER_Rough>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <XLXI_16> in unit <Main_MUSER_Rough>.
    Set user-defined property "HU_SET =  XLXI_17_3" for instance <XLXI_17> in unit <Main_MUSER_Rough>.
Entity <Main_MUSER_Rough> analyzed. Unit <Main_MUSER_Rough> generated.

Analyzing module <S_BOX> in library <work>.
Module <S_BOX> is correct for synthesis.
 
Analyzing module <xor_8> in library <work>.
Module <xor_8> is correct for synthesis.
 
Analyzing module <Key_scheduler> in library <work>.
	Calling function <scheduling>.
	Calling function <key_arr>.
	Calling function <scheduling>.
	Calling function <key_arr>.
	Calling function <scheduling>.
	Calling function <key_arr>.
Module <Key_scheduler> is correct for synthesis.
 
Analyzing Entity <FD8CE_MXILINX_Rough> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_Rough>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_Rough>.
Entity <FD8CE_MXILINX_Rough> analyzed. Unit <FD8CE_MXILINX_Rough> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <COUNTER>.
    Related source file is "COUNTER.v".
    Found 5-bit up counter for signal <cnt>.
    Found 1-bit register for signal <en_w>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <COUNTER> synthesized.


Synthesizing Unit <S_BOX>.
    Related source file is "S-BOX.v".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <S_BOX> synthesized.


Synthesizing Unit <xor_8>.
    Related source file is "XOR_8.v".
    Found 8-bit xor2 for signal <OUTput>.
Unit <xor_8> synthesized.


Synthesizing Unit <Key_scheduler>.
    Related source file is "Key_scheduler.v".
WARNING:Xst:653 - Signal <key> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111.
    Found 8-bit register for signal <K_1>.
    Found 8-bit register for signal <K_2>.
    Found 8-bit register for signal <K_3>.
    Found 5-bit up counter for signal <cnt>.
    Found 5x2-bit multiplier for signal <K_1$mult0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <Key_scheduler> synthesized.


Synthesizing Unit <FD8CE_MXILINX_Rough>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf".
Unit <FD8CE_MXILINX_Rough> synthesized.


Synthesizing Unit <Main_MUSER_Rough>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf".
Unit <Main_MUSER_Rough> synthesized.


Synthesizing Unit <Rough>.
    Related source file is "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/Rough.vhf".
Unit <Rough> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 7
 1-bit register                                        : 1
 8-bit register                                        : 6
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <K_1_5> in Unit <XLXI_10> is equivalent to the following 8 FFs/Latches, which will be removed : <K_1_6> <K_1_7> <K_2_5> <K_2_6> <K_2_7> <K_3_5> <K_3_6> <K_3_7> 
WARNING:Xst:1426 - The value init of the FF/Latch en_w hinder the constant cleaning in the block XLXI_5.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch K_1_5 hinder the constant cleaning in the block XLXI_10.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 81
 Flip-Flops                                            : 81
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch en_w hinder the constant cleaning in the block COUNTER.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch K_1_7 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_1_6 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_1_5 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_2_7 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_2_6 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_2_5 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_3_7 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_3_6 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch K_3_5 hinder the constant cleaning in the block Key_scheduler.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <K_1_5> in Unit <Key_scheduler> is equivalent to the following 8 FFs/Latches, which will be removed : <K_1_6> <K_1_7> <K_2_5> <K_2_6> <K_2_7> <K_3_5> <K_3_6> <K_3_7> 
INFO:Xst:2261 - The FF/Latch <K_1_1> in Unit <Key_scheduler> is equivalent to the following FF/Latch, which will be removed : <cnt_1> 
INFO:Xst:2261 - The FF/Latch <K_1_0> in Unit <Key_scheduler> is equivalent to the following FF/Latch, which will be removed : <K_3_0> 

Optimizing unit <Rough> ...

Optimizing unit <S_BOX> ...

Optimizing unit <Key_scheduler> ...

Optimizing unit <FD8CE_MXILINX_Rough> ...

Optimizing unit <Main_MUSER_Rough> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Rough, actual ratio is 23.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Rough.ngr
Top Level Output File Name         : Rough
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 89

Cell Usage :
# BELS                             : 807
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 10
#      LUT3                        : 60
#      LUT4                        : 538
#      LUT4_L                      : 60
#      MUXF5                       : 135
#      VCC                         : 1
# FlipFlops/Latches                : 81
#      FD                          : 4
#      FDCE                        : 32
#      FDE                         : 44
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 88
#      OBUF                        : 88
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      376  out of   2448    15%  
 Number of Slice Flip Flops:             81  out of   4896     1%  
 Number of 4 input LUTs:                670  out of   4896    13%  
 Number of IOs:                          89
 Number of bonded IOBs:                  89  out of     92    96%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------+-------+
Control Signal                     | Buffer(FF name)          | Load  |
-----------------------------------+--------------------------+-------+
N0(XST_GND:G)                      | NONE(XLXI_6/XLXI_14/I_Q0)| 32    |
-----------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.735ns (Maximum Frequency: 85.215MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.784ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.735ns (frequency: 85.215MHz)
  Total number of paths / destination ports: 2348 / 155
-------------------------------------------------------------------------
Delay:               5.868ns (Levels of Logic = 6)
  Source:            XLXI_6/XLXI_14/I_Q3 (FF)
  Destination:       XLXI_6/XLXI_1/temp_3 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: XLXI_6/XLXI_14/I_Q3 to XLXI_6/XLXI_1/temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           135   0.514   1.253  I_Q3 (Q<3>)
     end scope: 'XLXI_6/XLXI_14'
     LUT4:I0->O            1   0.612   0.360  XLXI_6/XLXI_1/_COND_4<3>1452 (XLXI_6/XLXI_1/_COND_4<3>1452)
     LUT4:I3->O            1   0.612   0.387  XLXI_6/XLXI_1/_COND_4<3>1500 (XLXI_6/XLXI_1/_COND_4<3>1500)
     LUT4:I2->O            1   0.612   0.000  XLXI_6/XLXI_1/_COND_4<3>1780_F (N744)
     MUXF5:I0->O           1   0.278   0.360  XLXI_6/XLXI_1/_COND_4<3>1780 (XLXI_6/XLXI_1/_COND_4<3>1780)
     LUT4:I3->O            1   0.612   0.000  XLXI_6/XLXI_1/_COND_4<3>1812 (XLXI_6/XLXI_1/_COND_4<3>)
     FDE:D                     0.268          XLXI_6/XLXI_1/temp_3
    ----------------------------------------
    Total                      5.868ns (3.508ns logic, 2.360ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              4.784ns (Levels of Logic = 2)
  Source:            XLXI_6/XLXI_14/I_Q3 (FF)
  Destination:       IN_1<3> (PAD)
  Source Clock:      CLK falling

  Data Path: XLXI_6/XLXI_14/I_Q3 to IN_1<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           135   0.514   1.101  I_Q3 (Q<3>)
     end scope: 'XLXI_6/XLXI_14'
     OBUF:I->O                 3.169          IN_1_3_OBUF (IN_1<3>)
    ----------------------------------------
    Total                      4.784ns (3.683ns logic, 1.101ns route)
                                       (77.0% logic, 23.0% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.63 secs
 
--> 

Total memory usage is 368312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    4 (   0 filtered)

