{:input (genetic.crossover/dumb-crossover 784165970 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1098702966 (genetic.mutation/change-names-remove-clause 511105998 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_12 , \\wire1_:missing_12_13 , \\wire:missing_edge , wire3_21, wire4_17, \\wire26_:missing_35 , \\wire27_:missing_35 , wire28_37, wire29_17);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  wire wire10_17_25;\n  wire wire10_18;\n  wire \\wire11_17_:missing ;\n  wire \\wire11_:missing ;\n  wire \\wire15_:missing_7 ;\n  wire \\wire16_:missing ;\n  wire wire19;\n  input \\wire1_:missing_12_13 ;\n  wire \\wire1_:missing_12_13 ;\n  wire wire21_17;\n  wire wire22;\n  wire wire23;\n  wire wire24;\n  input \\wire26_:missing_35 ;\n  wire \\wire26_:missing_35 ;\n  input \\wire27_:missing_35 ;\n  wire \\wire27_:missing_35 ;\n  input wire28_37;\n  wire wire28_37;\n  output wire29_17;\n  wire wire29_17;\n  wire \\wire30_38_:missing_44 ;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire wire33_17_48;\n  wire \\wire33_:missing ;\n  wire wire34_17_47;\n  wire wire34_46;\n  wire wire36_41;\n  wire \\wire36_:missing_37 ;\n  wire \\wire36_:missing_44 ;\n  wire wire38;\n  output wire3_21;\n  wire wire3_21;\n  wire wire42_47;\n  wire wire43_48;\n  wire wire45;\n  wire wire46;\n  wire wire47_15;\n  wire \\wire47_19_:missing ;\n  wire \\wire47_39_:missing_45 ;\n  wire \\wire47_:missing_13 ;\n  output wire4_17;\n  wire wire4_17;\n  wire wire6_20_22_23_24;\n  wire wire8_12;\n  wire \\wire8_:missing ;\n  wire wire9_17;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_14_16_17 ;\n  wire \\wire:missing_14_16_44 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_12;\n  assign wire23 = 2'hx >> wire6_20_22_23_24;\n  assign wire24 = 2'hx >> wire6_20_22_23_24;\n  assign \\wire31_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire9_17;\n  assign \\wire32_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire33_:missing  = 2'h1 >> wire33_17_48;\n  assign wire34_46 = 2'h1 >> wire34_17_47;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire27_:missing_35 , \\wire26_:missing_35  };\n  assign wire36_41 = 4'h2 >> { \\wire36_:missing_37 , \\wire36_:missing_44  };\n  assign wire10_18 = 2'h1 >> wire10_17_25;\n  assign wire45 = 2'hx >> \\wire47_39_:missing_45 ;\n  assign \\wire11_:missing  = 2'h1 >> \\wire11_17_:missing ;\n  assign wire8_12 = 4'h8 >> { \\wire1_:missing_12_13 , \\wire0_:missing_12  };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire47_:missing_13 , \\wire1_:missing_12_13  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_14_16_17 , \\wire:missing_14_16_44  };\n  assign \\wire:missing_15  = 4'h6 >> { wire47_15, \\wire15_:missing_7  };\n  assign \\wire16_:missing  = 4'h8 >> { \\wire:missing_14_16_17 , \\wire:missing_14_16_44  };\n  assign wire6_20_22_23_24 = 1'h1;\n  assign \\wire15_:missing_7  = 1'h0;\n  assign \\wire30_38_:missing_44  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire43_48 = wire33_17_48;\n  assign \\wire47_19_:missing  = wire34_17_47;\n  assign wire46 = wire34_46;\n  assign \\wire:missing_14_16_44  = \\wire30_38_:missing_44 ;\n  assign \\wire:missing_43  = wire43_48;\n  assign \\wire:missing_42  = wire42_47;\n  assign \\wire:missing_edge  = wire36_41;\n  assign \\wire:missing_40  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire47_39_:missing_45 ;\n  assign wire38 = \\wire30_38_:missing_44 ;\n  assign \\wire36_:missing_37  = wire28_37;\n  assign \\wire:missing_edge  = wire10_17_25;\n  assign wire22 = wire6_20_22_23_24;\n  assign wire3_21 = wire21_17;\n  assign \\wire:missing_edge  = wire6_20_22_23_24;\n  assign wire19 = \\wire47_19_:missing ;\n  assign \\wire:missing_edge  = wire10_18;\n  assign wire4_17 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:3.1-104.10\" *)\nmodule postsynth(\\wire0_:missing_12 , \\wire1_:missing_12_13 , \\wire:missing_edge , wire3_21, wire4_17, \\wire26_:missing_35 , \\wire27_:missing_35 , wire28_37, wire29_17);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:5.9-5.27\" *)\n  input \\wire0_:missing_12 ;\n  wire \\wire0_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:7.8-7.20\" *)\n  wire wire10_17_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:8.8-8.17\" *)\n  wire wire10_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:11.8-11.26\" *)\n  wire \\wire15_:missing_7 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:14.9-14.30\" *)\n  input \\wire1_:missing_12_13 ;\n  wire \\wire1_:missing_12_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:16.8-16.17\" *)\n  wire wire21_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:17.8-17.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:18.8-18.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:19.8-19.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:20.9-20.28\" *)\n  input \\wire26_:missing_35 ;\n  wire \\wire26_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:22.9-22.28\" *)\n  input \\wire27_:missing_35 ;\n  wire \\wire27_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:24.9-24.18\" *)\n  input wire28_37;\n  wire wire28_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:26.10-26.19\" *)\n  output wire29_17;\n  wire wire29_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:28.8-28.30\" *)\n  wire \\wire30_38_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:29.8-29.24\" *)\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:30.8-30.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:35.8-35.17\" *)\n  wire wire36_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:36.8-36.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire36_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:38.8-38.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:39.10-39.18\" *)\n  output wire3_21;\n  wire wire3_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:43.8-43.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:47.8-47.30\" *)\n  wire \\wire47_39_:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:49.10-49.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:51.8-51.25\" *)\n  wire wire6_20_22_23_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:57.8-57.30\" *)\n  wire \\wire:missing_14_16_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:59.8-59.24\" *)\n  wire \\wire:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4492B73C.v:62.9-62.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_17_25 = 1'h1;\n  assign wire10_18 = 1'h1;\n  assign \\wire15_:missing_7  = 1'h0;\n  assign wire21_17 = 1'hx;\n  assign wire22 = 1'h1;\n  assign wire23 = 1'hx;\n  assign wire24 = 1'hx;\n  assign wire29_17 = 1'hx;\n  assign \\wire30_38_:missing_44  = 1'h0;\n  assign \\wire31_:missing  = 1'h0;\n  assign \\wire32_:missing  = 1'h0;\n  assign wire36_41 = 1'h1;\n  assign \\wire36_:missing_37  = wire28_37;\n  assign wire38 = 1'h0;\n  assign wire3_21 = 1'hx;\n  assign wire45 = 1'hx;\n  assign \\wire47_39_:missing_45  = 1'h1;\n  assign wire4_17 = 1'h1;\n  assign wire6_20_22_23_24 = 1'h1;\n  assign \\wire:missing_14_16_44  = 1'h0;\n  assign \\wire:missing_40  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:35:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej/src/top.v'.\nSBY  3:35:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] Copy '/tmp/fuzzmount2DDF5D8C/4492B73C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej/src/4492B73C.v'.\nSBY  3:35:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] Copy '/tmp/fuzzmount2DDF5D8C/4492B73C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej/src/4492B73C.post.v'.\nSBY  3:35:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: abc pdr\nSBY  3:35:34 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:73$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:73$39.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:72$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:72$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:68$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:68$34.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:79$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4492B73C.v:79$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Wire presynth.\\wire3_21 is used but has no driver.\nSBY  3:35:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: Warning: Wire presynth.\\wire29_17 is used but has no driver.\nSBY  3:35:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] base: finished (returncode=0)\nSBY  3:35:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:35:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] aig: Warning: Wire presynth.\\wire3_21 is used but has no driver.\nSBY  3:35:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] aig: Warning: Wire presynth.\\wire29_17 is used but has no driver.\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] aig: finished (returncode=0)\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: Warning: The network has no constraints.\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: finished (returncode=0)\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] engine_0: Status returned by engine: FAIL\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej'.\nSBY  3:35:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp44q6htej] DONE (FAIL, rc=2)\n", :err ""}}}