// Seed: 424088298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_8 or posedge id_12) begin : LABEL_0
    if (1) id_2 <= id_5 < 1;
    else assert (1);
    id_2 <= id_12;
  end
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always id_2 <= #1  (1) == id_9;
  always @(*) if (1 || module_1) id_8 <= #1 1'd0 == id_11[1];
  tri0 id_15;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_12,
      id_14,
      id_13,
      id_4,
      id_15,
      id_8,
      id_12,
      id_13,
      id_9,
      id_8,
      id_15
  );
  wire id_16;
  assign id_15 = 1;
endmodule
