
Massage-over-PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003948  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08003a08  08003a08  00013a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a78  08003a78  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003a78  08003a78  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a78  08003a78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a78  08003a78  00013a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a7c  08003a7c  00013a7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000070  08003af0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08003af0  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b02a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001af3  00000000  00000000  0002b0c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b90  00000000  00000000  0002cbb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b08  00000000  00000000  0002d748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181c3  00000000  00000000  0002e250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cbb6  00000000  00000000  00046413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f27b  00000000  00000000  00052fc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e2244  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d14  00000000  00000000  000e2298  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080039f0 	.word	0x080039f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080039f0 	.word	0x080039f0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <HAL_TIM_IC_CaptureCallback>:
uint8_t chartimer = 0;
char CharOutput = 0;
uint8_t CharOutputRaw[9] = {0};
//uint8_t  FlagFirstRecieve = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000244:	b580      	push	{r7, lr}
 8000246:	b0a4      	sub	sp, #144	; 0x90
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
//    int a = 0, b = 0;

    if (htim->Instance == TIM2){
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681a      	ldr	r2, [r3, #0]
 8000250:	2380      	movs	r3, #128	; 0x80
 8000252:	05db      	lsls	r3, r3, #23
 8000254:	429a      	cmp	r2, r3
 8000256:	d000      	beq.n	800025a <HAL_TIM_IC_CaptureCallback+0x16>
 8000258:	e08e      	b.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
          if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	7f1b      	ldrb	r3, [r3, #28]
 800025e:	2b01      	cmp	r3, #1
 8000260:	d000      	beq.n	8000264 <HAL_TIM_IC_CaptureCallback+0x20>
 8000262:	e089      	b.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
        	  TIM2->CNT = 0;
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	05db      	lsls	r3, r3, #23
 8000268:	2200      	movs	r2, #0
 800026a:	625a      	str	r2, [r3, #36]	; 0x24

        	  period = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800026c:	4b44      	ldr	r3, [pc, #272]	; (8000380 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800026e:	2100      	movs	r1, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f002 f89f 	bl	80023b4 <HAL_TIM_ReadCapturedValue>
 8000276:	0002      	movs	r2, r0
 8000278:	4b42      	ldr	r3, [pc, #264]	; (8000384 <HAL_TIM_IC_CaptureCallback+0x140>)
 800027a:	601a      	str	r2, [r3, #0]
        	  pulseWidth = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2);
 800027c:	4b40      	ldr	r3, [pc, #256]	; (8000380 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800027e:	2104      	movs	r1, #4
 8000280:	0018      	movs	r0, r3
 8000282:	f002 f897 	bl	80023b4 <HAL_TIM_ReadCapturedValue>
 8000286:	0002      	movs	r2, r0
 8000288:	4b3f      	ldr	r3, [pc, #252]	; (8000388 <HAL_TIM_IC_CaptureCallback+0x144>)
 800028a:	601a      	str	r2, [r3, #0]


              uint8_t str[128] = {0};
 800028c:	230c      	movs	r3, #12
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	2200      	movs	r2, #0
 8000292:	601a      	str	r2, [r3, #0]
 8000294:	3304      	adds	r3, #4
 8000296:	227c      	movs	r2, #124	; 0x7c
 8000298:	2100      	movs	r1, #0
 800029a:	0018      	movs	r0, r3
 800029c:	f002 ff7a 	bl	8003194 <memset>
              uint8_t symb = 0;
 80002a0:	218f      	movs	r1, #143	; 0x8f
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]


              if(period > 900){
 80002a8:	4b36      	ldr	r3, [pc, #216]	; (8000384 <HAL_TIM_IC_CaptureCallback+0x140>)
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	23e1      	movs	r3, #225	; 0xe1
 80002ae:	009b      	lsls	r3, r3, #2
 80002b0:	429a      	cmp	r2, r3
 80002b2:	d92b      	bls.n	800030c <HAL_TIM_IC_CaptureCallback+0xc8>
                  if (period - pulseWidth < 500){
 80002b4:	4b33      	ldr	r3, [pc, #204]	; (8000384 <HAL_TIM_IC_CaptureCallback+0x140>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4b33      	ldr	r3, [pc, #204]	; (8000388 <HAL_TIM_IC_CaptureCallback+0x144>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	1ad2      	subs	r2, r2, r3
 80002be:	23fa      	movs	r3, #250	; 0xfa
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d209      	bcs.n	80002da <HAL_TIM_IC_CaptureCallback+0x96>
                	  symb = '1';
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	2231      	movs	r2, #49	; 0x31
 80002ca:	701a      	strb	r2, [r3, #0]
                	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80002cc:	4b2f      	ldr	r3, [pc, #188]	; (800038c <HAL_TIM_IC_CaptureCallback+0x148>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	2108      	movs	r1, #8
 80002d2:	0018      	movs	r0, r3
 80002d4:	f000 fe4c 	bl	8000f70 <HAL_GPIO_WritePin>
 80002d8:	e01c      	b.n	8000314 <HAL_TIM_IC_CaptureCallback+0xd0>
                  } else if(period - pulseWidth > 500){
 80002da:	4b2a      	ldr	r3, [pc, #168]	; (8000384 <HAL_TIM_IC_CaptureCallback+0x140>)
 80002dc:	681a      	ldr	r2, [r3, #0]
 80002de:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <HAL_TIM_IC_CaptureCallback+0x144>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	1ad2      	subs	r2, r2, r3
 80002e4:	23fa      	movs	r3, #250	; 0xfa
 80002e6:	005b      	lsls	r3, r3, #1
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d90a      	bls.n	8000302 <HAL_TIM_IC_CaptureCallback+0xbe>
                	  symb = '0';
 80002ec:	238f      	movs	r3, #143	; 0x8f
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	2230      	movs	r2, #48	; 0x30
 80002f2:	701a      	strb	r2, [r3, #0]
                	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80002f4:	4b25      	ldr	r3, [pc, #148]	; (800038c <HAL_TIM_IC_CaptureCallback+0x148>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	2108      	movs	r1, #8
 80002fa:	0018      	movs	r0, r3
 80002fc:	f000 fe38 	bl	8000f70 <HAL_GPIO_WritePin>
 8000300:	e008      	b.n	8000314 <HAL_TIM_IC_CaptureCallback+0xd0>
                  } else {
                	  symb = '?';
 8000302:	238f      	movs	r3, #143	; 0x8f
 8000304:	18fb      	adds	r3, r7, r3
 8000306:	223f      	movs	r2, #63	; 0x3f
 8000308:	701a      	strb	r2, [r3, #0]
 800030a:	e003      	b.n	8000314 <HAL_TIM_IC_CaptureCallback+0xd0>
                  }
              } else {
            	  symb = '*';
 800030c:	238f      	movs	r3, #143	; 0x8f
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	222a      	movs	r2, #42	; 0x2a
 8000312:	701a      	strb	r2, [r3, #0]

//              if(chartimer <= 3){
//            	  chartimer++;
//              } else
//
              if(BeforeCount > 3){
 8000314:	4b1e      	ldr	r3, [pc, #120]	; (8000390 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	2b03      	cmp	r3, #3
 800031a:	d927      	bls.n	800036c <HAL_TIM_IC_CaptureCallback+0x128>

            	  if(chartimer < 8){
 800031c:	4b1d      	ldr	r3, [pc, #116]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	2b07      	cmp	r3, #7
 8000322:	d829      	bhi.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
            	  if(symb == '1'){
 8000324:	238f      	movs	r3, #143	; 0x8f
 8000326:	18fb      	adds	r3, r7, r3
 8000328:	781b      	ldrb	r3, [r3, #0]
 800032a:	2b31      	cmp	r3, #49	; 0x31
 800032c:	d10c      	bne.n	8000348 <HAL_TIM_IC_CaptureCallback+0x104>
            		  CharOutputRaw[chartimer] = '1';
 800032e:	4b19      	ldr	r3, [pc, #100]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	001a      	movs	r2, r3
 8000334:	4b18      	ldr	r3, [pc, #96]	; (8000398 <HAL_TIM_IC_CaptureCallback+0x154>)
 8000336:	2131      	movs	r1, #49	; 0x31
 8000338:	5499      	strb	r1, [r3, r2]

            		  chartimer++;
 800033a:	4b16      	ldr	r3, [pc, #88]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	3301      	adds	r3, #1
 8000340:	b2da      	uxtb	r2, r3
 8000342:	4b14      	ldr	r3, [pc, #80]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000344:	701a      	strb	r2, [r3, #0]
// 				TIM2->CNT = 0;
//              period = 0;
//              pulseWidth = 0;
          }
    }
}
 8000346:	e017      	b.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
            	  } else if(symb == '0'){
 8000348:	238f      	movs	r3, #143	; 0x8f
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b30      	cmp	r3, #48	; 0x30
 8000350:	d112      	bne.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
            		  CharOutputRaw[chartimer] = '0';
 8000352:	4b10      	ldr	r3, [pc, #64]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	001a      	movs	r2, r3
 8000358:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <HAL_TIM_IC_CaptureCallback+0x154>)
 800035a:	2130      	movs	r1, #48	; 0x30
 800035c:	5499      	strb	r1, [r3, r2]
            		  chartimer++;
 800035e:	4b0d      	ldr	r3, [pc, #52]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	3301      	adds	r3, #1
 8000364:	b2da      	uxtb	r2, r3
 8000366:	4b0b      	ldr	r3, [pc, #44]	; (8000394 <HAL_TIM_IC_CaptureCallback+0x150>)
 8000368:	701a      	strb	r2, [r3, #0]
}
 800036a:	e005      	b.n	8000378 <HAL_TIM_IC_CaptureCallback+0x134>
                  BeforeCount++;
 800036c:	4b08      	ldr	r3, [pc, #32]	; (8000390 <HAL_TIM_IC_CaptureCallback+0x14c>)
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	3301      	adds	r3, #1
 8000372:	b2da      	uxtb	r2, r3
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8000376:	701a      	strb	r2, [r3, #0]
}
 8000378:	46c0      	nop			; (mov r8, r8)
 800037a:	46bd      	mov	sp, r7
 800037c:	b024      	add	sp, #144	; 0x90
 800037e:	bd80      	pop	{r7, pc}
 8000380:	20000134 	.word	0x20000134
 8000384:	2000008c 	.word	0x2000008c
 8000388:	20000090 	.word	0x20000090
 800038c:	48000400 	.word	0x48000400
 8000390:	20000094 	.word	0x20000094
 8000394:	20000095 	.word	0x20000095
 8000398:	20000098 	.word	0x20000098

0800039c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b092      	sub	sp, #72	; 0x48
 80003a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003a2:	f000 fb3b 	bl	8000a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003a6:	f000 f875 	bl	8000494 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003aa:	f000 f983 	bl	80006b4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80003ae:	f000 f8c5 	bl	800053c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80003b2:	f000 f94f 	bl	8000654 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80003b6:	4b30      	ldr	r3, [pc, #192]	; (8000478 <main+0xdc>)
 80003b8:	2100      	movs	r1, #0
 80003ba:	0018      	movs	r0, r3
 80003bc:	f001 fc8c 	bl	8001cd8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80003c0:	4b2d      	ldr	r3, [pc, #180]	; (8000478 <main+0xdc>)
 80003c2:	2104      	movs	r1, #4
 80003c4:	0018      	movs	r0, r3
 80003c6:	f001 fc87 	bl	8001cd8 <HAL_TIM_IC_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if(chartimer == 8) {
 80003ca:	4b2c      	ldr	r3, [pc, #176]	; (800047c <main+0xe0>)
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2b08      	cmp	r3, #8
 80003d0:	d1fb      	bne.n	80003ca <main+0x2e>
    	  char str[64] = {0};
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	2200      	movs	r2, #0
 80003d6:	601a      	str	r2, [r3, #0]
 80003d8:	3304      	adds	r3, #4
 80003da:	223c      	movs	r2, #60	; 0x3c
 80003dc:	2100      	movs	r1, #0
 80003de:	0018      	movs	r0, r3
 80003e0:	f002 fed8 	bl	8003194 <memset>

		  for(uint8_t i=0; i<8; i++){
 80003e4:	2347      	movs	r3, #71	; 0x47
 80003e6:	18fb      	adds	r3, r7, r3
 80003e8:	2200      	movs	r2, #0
 80003ea:	701a      	strb	r2, [r3, #0]
 80003ec:	e017      	b.n	800041e <main+0x82>
			  CharOutput += CharOutputRaw[i] - '0';
 80003ee:	2147      	movs	r1, #71	; 0x47
 80003f0:	187b      	adds	r3, r7, r1
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	4a22      	ldr	r2, [pc, #136]	; (8000480 <main+0xe4>)
 80003f6:	5cd2      	ldrb	r2, [r2, r3]
 80003f8:	4b22      	ldr	r3, [pc, #136]	; (8000484 <main+0xe8>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	18d3      	adds	r3, r2, r3
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	3b30      	subs	r3, #48	; 0x30
 8000402:	b2da      	uxtb	r2, r3
 8000404:	4b1f      	ldr	r3, [pc, #124]	; (8000484 <main+0xe8>)
 8000406:	701a      	strb	r2, [r3, #0]
			  CharOutput = CharOutput << 1;
 8000408:	4b1e      	ldr	r3, [pc, #120]	; (8000484 <main+0xe8>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	18db      	adds	r3, r3, r3
 800040e:	b2da      	uxtb	r2, r3
 8000410:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <main+0xe8>)
 8000412:	701a      	strb	r2, [r3, #0]
		  for(uint8_t i=0; i<8; i++){
 8000414:	187b      	adds	r3, r7, r1
 8000416:	781a      	ldrb	r2, [r3, #0]
 8000418:	187b      	adds	r3, r7, r1
 800041a:	3201      	adds	r2, #1
 800041c:	701a      	strb	r2, [r3, #0]
 800041e:	2347      	movs	r3, #71	; 0x47
 8000420:	18fb      	adds	r3, r7, r3
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	2b07      	cmp	r3, #7
 8000426:	d9e2      	bls.n	80003ee <main+0x52>
		  }
		  CharOutput = CharOutput >> 1;
 8000428:	4b16      	ldr	r3, [pc, #88]	; (8000484 <main+0xe8>)
 800042a:	781b      	ldrb	r3, [r3, #0]
 800042c:	085b      	lsrs	r3, r3, #1
 800042e:	b2da      	uxtb	r2, r3
 8000430:	4b14      	ldr	r3, [pc, #80]	; (8000484 <main+0xe8>)
 8000432:	701a      	strb	r2, [r3, #0]



    	  sprintf(str, "%c", CharOutput);
 8000434:	4b13      	ldr	r3, [pc, #76]	; (8000484 <main+0xe8>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	001a      	movs	r2, r3
 800043a:	4913      	ldr	r1, [pc, #76]	; (8000488 <main+0xec>)
 800043c:	1d3b      	adds	r3, r7, #4
 800043e:	0018      	movs	r0, r3
 8000440:	f002 feb0 	bl	80031a4 <siprintf>
    	  HAL_UART_Transmit(&huart1, str, strlen(str), -1);
 8000444:	1d3b      	adds	r3, r7, #4
 8000446:	0018      	movs	r0, r3
 8000448:	f7ff fe5e 	bl	8000108 <strlen>
 800044c:	0003      	movs	r3, r0
 800044e:	b29a      	uxth	r2, r3
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	1d39      	adds	r1, r7, #4
 8000456:	480d      	ldr	r0, [pc, #52]	; (800048c <main+0xf0>)
 8000458:	f002 fb0e 	bl	8002a78 <HAL_UART_Transmit>
    	  chartimer = 0;
 800045c:	4b07      	ldr	r3, [pc, #28]	; (800047c <main+0xe0>)
 800045e:	2200      	movs	r2, #0
 8000460:	701a      	strb	r2, [r3, #0]
    	  CharOutput = 0;
 8000462:	4b08      	ldr	r3, [pc, #32]	; (8000484 <main+0xe8>)
 8000464:	2200      	movs	r2, #0
 8000466:	701a      	strb	r2, [r3, #0]
    	  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000468:	4b09      	ldr	r3, [pc, #36]	; (8000490 <main+0xf4>)
 800046a:	2200      	movs	r2, #0
 800046c:	2108      	movs	r1, #8
 800046e:	0018      	movs	r0, r3
 8000470:	f000 fd7e 	bl	8000f70 <HAL_GPIO_WritePin>
	  if(chartimer == 8) {
 8000474:	e7a9      	b.n	80003ca <main+0x2e>
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	20000134 	.word	0x20000134
 800047c:	20000095 	.word	0x20000095
 8000480:	20000098 	.word	0x20000098
 8000484:	20000096 	.word	0x20000096
 8000488:	08003a08 	.word	0x08003a08
 800048c:	200000b0 	.word	0x200000b0
 8000490:	48000400 	.word	0x48000400

08000494 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000494:	b590      	push	{r4, r7, lr}
 8000496:	b099      	sub	sp, #100	; 0x64
 8000498:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800049a:	242c      	movs	r4, #44	; 0x2c
 800049c:	193b      	adds	r3, r7, r4
 800049e:	0018      	movs	r0, r3
 80004a0:	2334      	movs	r3, #52	; 0x34
 80004a2:	001a      	movs	r2, r3
 80004a4:	2100      	movs	r1, #0
 80004a6:	f002 fe75 	bl	8003194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004aa:	231c      	movs	r3, #28
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	0018      	movs	r0, r3
 80004b0:	2310      	movs	r3, #16
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f002 fe6d 	bl	8003194 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	0018      	movs	r0, r3
 80004be:	2318      	movs	r3, #24
 80004c0:	001a      	movs	r2, r3
 80004c2:	2100      	movs	r1, #0
 80004c4:	f002 fe66 	bl	8003194 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80004c8:	193b      	adds	r3, r7, r4
 80004ca:	2220      	movs	r2, #32
 80004cc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80004ce:	193b      	adds	r3, r7, r4
 80004d0:	2201      	movs	r2, #1
 80004d2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004d4:	193b      	adds	r3, r7, r4
 80004d6:	2200      	movs	r2, #0
 80004d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004da:	193b      	adds	r3, r7, r4
 80004dc:	0018      	movs	r0, r3
 80004de:	f000 fd65 	bl	8000fac <HAL_RCC_OscConfig>
 80004e2:	1e03      	subs	r3, r0, #0
 80004e4:	d001      	beq.n	80004ea <SystemClock_Config+0x56>
  {
    Error_Handler();
 80004e6:	f000 f92d 	bl	8000744 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ea:	211c      	movs	r1, #28
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2207      	movs	r2, #7
 80004f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	2203      	movs	r2, #3
 80004f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2200      	movs	r2, #0
 80004fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004fe:	187b      	adds	r3, r7, r1
 8000500:	2200      	movs	r2, #0
 8000502:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2101      	movs	r1, #1
 8000508:	0018      	movs	r0, r3
 800050a:	f001 f8d5 	bl	80016b8 <HAL_RCC_ClockConfig>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000512:	f000 f917 	bl	8000744 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2201      	movs	r2, #1
 800051a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	0018      	movs	r0, r3
 8000526:	f001 fa41 	bl	80019ac <HAL_RCCEx_PeriphCLKConfig>
 800052a:	1e03      	subs	r3, r0, #0
 800052c:	d001      	beq.n	8000532 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800052e:	f000 f909 	bl	8000744 <Error_Handler>
  }
}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	b019      	add	sp, #100	; 0x64
 8000538:	bd90      	pop	{r4, r7, pc}
	...

0800053c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08a      	sub	sp, #40	; 0x28
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000542:	2318      	movs	r3, #24
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	2310      	movs	r3, #16
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f002 fe21 	bl	8003194 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000552:	2310      	movs	r3, #16
 8000554:	18fb      	adds	r3, r7, r3
 8000556:	0018      	movs	r0, r3
 8000558:	2308      	movs	r3, #8
 800055a:	001a      	movs	r2, r3
 800055c:	2100      	movs	r1, #0
 800055e:	f002 fe19 	bl	8003194 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000562:	003b      	movs	r3, r7
 8000564:	0018      	movs	r0, r3
 8000566:	2310      	movs	r3, #16
 8000568:	001a      	movs	r2, r3
 800056a:	2100      	movs	r1, #0
 800056c:	f002 fe12 	bl	8003194 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000570:	4b36      	ldr	r3, [pc, #216]	; (800064c <MX_TIM2_Init+0x110>)
 8000572:	2280      	movs	r2, #128	; 0x80
 8000574:	05d2      	lsls	r2, r2, #23
 8000576:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48000-1;
 8000578:	4b34      	ldr	r3, [pc, #208]	; (800064c <MX_TIM2_Init+0x110>)
 800057a:	4a35      	ldr	r2, [pc, #212]	; (8000650 <MX_TIM2_Init+0x114>)
 800057c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057e:	4b33      	ldr	r3, [pc, #204]	; (800064c <MX_TIM2_Init+0x110>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000584:	4b31      	ldr	r3, [pc, #196]	; (800064c <MX_TIM2_Init+0x110>)
 8000586:	22fa      	movs	r2, #250	; 0xfa
 8000588:	0092      	lsls	r2, r2, #2
 800058a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800058c:	4b2f      	ldr	r3, [pc, #188]	; (800064c <MX_TIM2_Init+0x110>)
 800058e:	2200      	movs	r2, #0
 8000590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000592:	4b2e      	ldr	r3, [pc, #184]	; (800064c <MX_TIM2_Init+0x110>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000598:	4b2c      	ldr	r3, [pc, #176]	; (800064c <MX_TIM2_Init+0x110>)
 800059a:	0018      	movs	r0, r3
 800059c:	f001 faf4 	bl	8001b88 <HAL_TIM_Base_Init>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80005a4:	f000 f8ce 	bl	8000744 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005a8:	2118      	movs	r1, #24
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2280      	movs	r2, #128	; 0x80
 80005ae:	0152      	lsls	r2, r2, #5
 80005b0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005b2:	187a      	adds	r2, r7, r1
 80005b4:	4b25      	ldr	r3, [pc, #148]	; (800064c <MX_TIM2_Init+0x110>)
 80005b6:	0011      	movs	r1, r2
 80005b8:	0018      	movs	r0, r3
 80005ba:	f001 fe31 	bl	8002220 <HAL_TIM_ConfigClockSource>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80005c2:	f000 f8bf 	bl	8000744 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80005c6:	4b21      	ldr	r3, [pc, #132]	; (800064c <MX_TIM2_Init+0x110>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f001 fb2d 	bl	8001c28 <HAL_TIM_IC_Init>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80005d2:	f000 f8b7 	bl	8000744 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005d6:	2110      	movs	r1, #16
 80005d8:	187b      	adds	r3, r7, r1
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005de:	187b      	adds	r3, r7, r1
 80005e0:	2200      	movs	r2, #0
 80005e2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005e4:	187a      	adds	r2, r7, r1
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <MX_TIM2_Init+0x110>)
 80005e8:	0011      	movs	r1, r2
 80005ea:	0018      	movs	r0, r3
 80005ec:	f002 f988 	bl	8002900 <HAL_TIMEx_MasterConfigSynchronization>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80005f4:	f000 f8a6 	bl	8000744 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80005f8:	003b      	movs	r3, r7
 80005fa:	2200      	movs	r2, #0
 80005fc:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80005fe:	003b      	movs	r3, r7
 8000600:	2201      	movs	r2, #1
 8000602:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000604:	003b      	movs	r3, r7
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 800060a:	003b      	movs	r3, r7
 800060c:	2200      	movs	r2, #0
 800060e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000610:	0039      	movs	r1, r7
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <MX_TIM2_Init+0x110>)
 8000614:	2200      	movs	r2, #0
 8000616:	0018      	movs	r0, r3
 8000618:	f001 fd6c 	bl	80020f4 <HAL_TIM_IC_ConfigChannel>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000620:	f000 f890 	bl	8000744 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000624:	003b      	movs	r3, r7
 8000626:	2202      	movs	r2, #2
 8000628:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800062a:	003b      	movs	r3, r7
 800062c:	2202      	movs	r2, #2
 800062e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000630:	0039      	movs	r1, r7
 8000632:	4b06      	ldr	r3, [pc, #24]	; (800064c <MX_TIM2_Init+0x110>)
 8000634:	2204      	movs	r2, #4
 8000636:	0018      	movs	r0, r3
 8000638:	f001 fd5c 	bl	80020f4 <HAL_TIM_IC_ConfigChannel>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d001      	beq.n	8000644 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8000640:	f000 f880 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000644:	46c0      	nop			; (mov r8, r8)
 8000646:	46bd      	mov	sp, r7
 8000648:	b00a      	add	sp, #40	; 0x28
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000134 	.word	0x20000134
 8000650:	0000bb7f 	.word	0x0000bb7f

08000654 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000658:	4b14      	ldr	r3, [pc, #80]	; (80006ac <MX_USART1_UART_Init+0x58>)
 800065a:	4a15      	ldr	r2, [pc, #84]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800065c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800065e:	4b13      	ldr	r3, [pc, #76]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000660:	2296      	movs	r2, #150	; 0x96
 8000662:	0192      	lsls	r2, r2, #6
 8000664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b11      	ldr	r3, [pc, #68]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <MX_USART1_UART_Init+0x58>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000672:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b0c      	ldr	r3, [pc, #48]	; (80006ac <MX_USART1_UART_Init+0x58>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000684:	4b09      	ldr	r3, [pc, #36]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068a:	4b08      	ldr	r3, [pc, #32]	; (80006ac <MX_USART1_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000692:	2200      	movs	r2, #0
 8000694:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000696:	4b05      	ldr	r3, [pc, #20]	; (80006ac <MX_USART1_UART_Init+0x58>)
 8000698:	0018      	movs	r0, r3
 800069a:	f002 f999 	bl	80029d0 <HAL_UART_Init>
 800069e:	1e03      	subs	r3, r0, #0
 80006a0:	d001      	beq.n	80006a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006a2:	f000 f84f 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	200000b0 	.word	0x200000b0
 80006b0:	40013800 	.word	0x40013800

080006b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b089      	sub	sp, #36	; 0x24
 80006b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	240c      	movs	r4, #12
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	0018      	movs	r0, r3
 80006c0:	2314      	movs	r3, #20
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f002 fd65 	bl	8003194 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	4b1c      	ldr	r3, [pc, #112]	; (800073c <MX_GPIO_Init+0x88>)
 80006cc:	695a      	ldr	r2, [r3, #20]
 80006ce:	4b1b      	ldr	r3, [pc, #108]	; (800073c <MX_GPIO_Init+0x88>)
 80006d0:	2180      	movs	r1, #128	; 0x80
 80006d2:	0289      	lsls	r1, r1, #10
 80006d4:	430a      	orrs	r2, r1
 80006d6:	615a      	str	r2, [r3, #20]
 80006d8:	4b18      	ldr	r3, [pc, #96]	; (800073c <MX_GPIO_Init+0x88>)
 80006da:	695a      	ldr	r2, [r3, #20]
 80006dc:	2380      	movs	r3, #128	; 0x80
 80006de:	029b      	lsls	r3, r3, #10
 80006e0:	4013      	ands	r3, r2
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	4b15      	ldr	r3, [pc, #84]	; (800073c <MX_GPIO_Init+0x88>)
 80006e8:	695a      	ldr	r2, [r3, #20]
 80006ea:	4b14      	ldr	r3, [pc, #80]	; (800073c <MX_GPIO_Init+0x88>)
 80006ec:	2180      	movs	r1, #128	; 0x80
 80006ee:	02c9      	lsls	r1, r1, #11
 80006f0:	430a      	orrs	r2, r1
 80006f2:	615a      	str	r2, [r3, #20]
 80006f4:	4b11      	ldr	r3, [pc, #68]	; (800073c <MX_GPIO_Init+0x88>)
 80006f6:	695a      	ldr	r2, [r3, #20]
 80006f8:	2380      	movs	r3, #128	; 0x80
 80006fa:	02db      	lsls	r3, r3, #11
 80006fc:	4013      	ands	r3, r2
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000702:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_GPIO_Init+0x8c>)
 8000704:	2200      	movs	r2, #0
 8000706:	2108      	movs	r1, #8
 8000708:	0018      	movs	r0, r3
 800070a:	f000 fc31 	bl	8000f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800070e:	0021      	movs	r1, r4
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2208      	movs	r2, #8
 8000714:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2201      	movs	r2, #1
 800071a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000722:	187b      	adds	r3, r7, r1
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000728:	187b      	adds	r3, r7, r1
 800072a:	4a05      	ldr	r2, [pc, #20]	; (8000740 <MX_GPIO_Init+0x8c>)
 800072c:	0019      	movs	r1, r3
 800072e:	0010      	movs	r0, r2
 8000730:	f000 fab6 	bl	8000ca0 <HAL_GPIO_Init>

}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b009      	add	sp, #36	; 0x24
 800073a:	bd90      	pop	{r4, r7, pc}
 800073c:	40021000 	.word	0x40021000
 8000740:	48000400 	.word	0x48000400

08000744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074c:	e7fe      	b.n	800074c <Error_Handler+0x8>
	...

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000756:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <HAL_MspInit+0x44>)
 8000758:	699a      	ldr	r2, [r3, #24]
 800075a:	4b0e      	ldr	r3, [pc, #56]	; (8000794 <HAL_MspInit+0x44>)
 800075c:	2101      	movs	r1, #1
 800075e:	430a      	orrs	r2, r1
 8000760:	619a      	str	r2, [r3, #24]
 8000762:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <HAL_MspInit+0x44>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	2201      	movs	r2, #1
 8000768:	4013      	ands	r3, r2
 800076a:	607b      	str	r3, [r7, #4]
 800076c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800076e:	4b09      	ldr	r3, [pc, #36]	; (8000794 <HAL_MspInit+0x44>)
 8000770:	69da      	ldr	r2, [r3, #28]
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <HAL_MspInit+0x44>)
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	0549      	lsls	r1, r1, #21
 8000778:	430a      	orrs	r2, r1
 800077a:	61da      	str	r2, [r3, #28]
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <HAL_MspInit+0x44>)
 800077e:	69da      	ldr	r2, [r3, #28]
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	055b      	lsls	r3, r3, #21
 8000784:	4013      	ands	r3, r2
 8000786:	603b      	str	r3, [r7, #0]
 8000788:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	b002      	add	sp, #8
 8000790:	bd80      	pop	{r7, pc}
 8000792:	46c0      	nop			; (mov r8, r8)
 8000794:	40021000 	.word	0x40021000

08000798 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b08b      	sub	sp, #44	; 0x2c
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a0:	2414      	movs	r4, #20
 80007a2:	193b      	adds	r3, r7, r4
 80007a4:	0018      	movs	r0, r3
 80007a6:	2314      	movs	r3, #20
 80007a8:	001a      	movs	r2, r3
 80007aa:	2100      	movs	r1, #0
 80007ac:	f002 fcf2 	bl	8003194 <memset>
  if(htim_base->Instance==TIM2)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	2380      	movs	r3, #128	; 0x80
 80007b6:	05db      	lsls	r3, r3, #23
 80007b8:	429a      	cmp	r2, r3
 80007ba:	d138      	bne.n	800082e <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007bc:	4b1e      	ldr	r3, [pc, #120]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007be:	69da      	ldr	r2, [r3, #28]
 80007c0:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007c2:	2101      	movs	r1, #1
 80007c4:	430a      	orrs	r2, r1
 80007c6:	61da      	str	r2, [r3, #28]
 80007c8:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007ca:	69db      	ldr	r3, [r3, #28]
 80007cc:	2201      	movs	r2, #1
 80007ce:	4013      	ands	r3, r2
 80007d0:	613b      	str	r3, [r7, #16]
 80007d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007d4:	4b18      	ldr	r3, [pc, #96]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007d6:	695a      	ldr	r2, [r3, #20]
 80007d8:	4b17      	ldr	r3, [pc, #92]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007da:	2180      	movs	r1, #128	; 0x80
 80007dc:	0289      	lsls	r1, r1, #10
 80007de:	430a      	orrs	r2, r1
 80007e0:	615a      	str	r2, [r3, #20]
 80007e2:	4b15      	ldr	r3, [pc, #84]	; (8000838 <HAL_TIM_Base_MspInit+0xa0>)
 80007e4:	695a      	ldr	r2, [r3, #20]
 80007e6:	2380      	movs	r3, #128	; 0x80
 80007e8:	029b      	lsls	r3, r3, #10
 80007ea:	4013      	ands	r3, r2
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007f0:	0021      	movs	r1, r4
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	2201      	movs	r2, #1
 80007f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2202      	movs	r2, #2
 80007fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2202      	movs	r2, #2
 800080e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000810:	187a      	adds	r2, r7, r1
 8000812:	2390      	movs	r3, #144	; 0x90
 8000814:	05db      	lsls	r3, r3, #23
 8000816:	0011      	movs	r1, r2
 8000818:	0018      	movs	r0, r3
 800081a:	f000 fa41 	bl	8000ca0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	200f      	movs	r0, #15
 8000824:	f000 fa0a 	bl	8000c3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000828:	200f      	movs	r0, #15
 800082a:	f000 fa1c 	bl	8000c66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	46bd      	mov	sp, r7
 8000832:	b00b      	add	sp, #44	; 0x2c
 8000834:	bd90      	pop	{r4, r7, pc}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	40021000 	.word	0x40021000

0800083c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b08b      	sub	sp, #44	; 0x2c
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000844:	2414      	movs	r4, #20
 8000846:	193b      	adds	r3, r7, r4
 8000848:	0018      	movs	r0, r3
 800084a:	2314      	movs	r3, #20
 800084c:	001a      	movs	r2, r3
 800084e:	2100      	movs	r1, #0
 8000850:	f002 fca0 	bl	8003194 <memset>
  if(huart->Instance==USART1)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a1d      	ldr	r2, [pc, #116]	; (80008d0 <HAL_UART_MspInit+0x94>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d133      	bne.n	80008c6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800085e:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <HAL_UART_MspInit+0x98>)
 8000860:	699a      	ldr	r2, [r3, #24]
 8000862:	4b1c      	ldr	r3, [pc, #112]	; (80008d4 <HAL_UART_MspInit+0x98>)
 8000864:	2180      	movs	r1, #128	; 0x80
 8000866:	01c9      	lsls	r1, r1, #7
 8000868:	430a      	orrs	r2, r1
 800086a:	619a      	str	r2, [r3, #24]
 800086c:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <HAL_UART_MspInit+0x98>)
 800086e:	699a      	ldr	r2, [r3, #24]
 8000870:	2380      	movs	r3, #128	; 0x80
 8000872:	01db      	lsls	r3, r3, #7
 8000874:	4013      	ands	r3, r2
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <HAL_UART_MspInit+0x98>)
 800087c:	695a      	ldr	r2, [r3, #20]
 800087e:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <HAL_UART_MspInit+0x98>)
 8000880:	2180      	movs	r1, #128	; 0x80
 8000882:	0289      	lsls	r1, r1, #10
 8000884:	430a      	orrs	r2, r1
 8000886:	615a      	str	r2, [r3, #20]
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <HAL_UART_MspInit+0x98>)
 800088a:	695a      	ldr	r2, [r3, #20]
 800088c:	2380      	movs	r3, #128	; 0x80
 800088e:	029b      	lsls	r3, r3, #10
 8000890:	4013      	ands	r3, r2
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000896:	193b      	adds	r3, r7, r4
 8000898:	22c0      	movs	r2, #192	; 0xc0
 800089a:	00d2      	lsls	r2, r2, #3
 800089c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089e:	0021      	movs	r1, r4
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	2202      	movs	r2, #2
 80008a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2203      	movs	r2, #3
 80008b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2201      	movs	r2, #1
 80008b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b8:	187a      	adds	r2, r7, r1
 80008ba:	2390      	movs	r3, #144	; 0x90
 80008bc:	05db      	lsls	r3, r3, #23
 80008be:	0011      	movs	r1, r2
 80008c0:	0018      	movs	r0, r3
 80008c2:	f000 f9ed 	bl	8000ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b00b      	add	sp, #44	; 0x2c
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	40013800 	.word	0x40013800
 80008d4:	40021000 	.word	0x40021000

080008d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008dc:	e7fe      	b.n	80008dc <NMI_Handler+0x4>

080008de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e2:	e7fe      	b.n	80008e2 <HardFault_Handler+0x4>

080008e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008e8:	46c0      	nop			; (mov r8, r8)
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008fc:	f000 f8d6 	bl	8000aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800090c:	4b03      	ldr	r3, [pc, #12]	; (800091c <TIM2_IRQHandler+0x14>)
 800090e:	0018      	movs	r0, r3
 8000910:	f001 fada 	bl	8001ec8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000914:	46c0      	nop			; (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	20000134 	.word	0x20000134

08000920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <_sbrk+0x5c>)
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <_sbrk+0x60>)
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d102      	bne.n	8000942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <_sbrk+0x64>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <_sbrk+0x68>)
 8000940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	18d3      	adds	r3, r2, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	d207      	bcs.n	8000960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000950:	f002 fbf6 	bl	8003140 <__errno>
 8000954:	0003      	movs	r3, r0
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095a:	2301      	movs	r3, #1
 800095c:	425b      	negs	r3, r3
 800095e:	e009      	b.n	8000974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000966:	4b07      	ldr	r3, [pc, #28]	; (8000984 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	18d2      	adds	r2, r2, r3
 800096e:	4b05      	ldr	r3, [pc, #20]	; (8000984 <_sbrk+0x64>)
 8000970:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	0018      	movs	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	b006      	add	sp, #24
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20001800 	.word	0x20001800
 8000980:	00000400 	.word	0x00000400
 8000984:	200000a4 	.word	0x200000a4
 8000988:	20000190 	.word	0x20000190

0800098c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000998:	4813      	ldr	r0, [pc, #76]	; (80009e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800099a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800099c:	4813      	ldr	r0, [pc, #76]	; (80009ec <LoopForever+0x6>)
    LDR R1, [R0]
 800099e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80009a0:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80009a2:	4a13      	ldr	r2, [pc, #76]	; (80009f0 <LoopForever+0xa>)
    CMP R1, R2
 80009a4:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80009a6:	d105      	bne.n	80009b4 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 80009a8:	4812      	ldr	r0, [pc, #72]	; (80009f4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80009aa:	4913      	ldr	r1, [pc, #76]	; (80009f8 <LoopForever+0x12>)
    STR R1, [R0]
 80009ac:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80009ae:	4813      	ldr	r0, [pc, #76]	; (80009fc <LoopForever+0x16>)
    LDR R1,=0x00000000
 80009b0:	4913      	ldr	r1, [pc, #76]	; (8000a00 <LoopForever+0x1a>)
    STR R1, [R0]
 80009b2:	6001      	str	r1, [r0, #0]

080009b4 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b4:	4813      	ldr	r0, [pc, #76]	; (8000a04 <LoopForever+0x1e>)
  ldr r1, =_edata
 80009b6:	4914      	ldr	r1, [pc, #80]	; (8000a08 <LoopForever+0x22>)
  ldr r2, =_sidata
 80009b8:	4a14      	ldr	r2, [pc, #80]	; (8000a0c <LoopForever+0x26>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009bc:	e002      	b.n	80009c4 <LoopCopyDataInit>

080009be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c2:	3304      	adds	r3, #4

080009c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c8:	d3f9      	bcc.n	80009be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ca:	4a11      	ldr	r2, [pc, #68]	; (8000a10 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80009cc:	4c11      	ldr	r4, [pc, #68]	; (8000a14 <LoopForever+0x2e>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d0:	e001      	b.n	80009d6 <LoopFillZerobss>

080009d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d4:	3204      	adds	r2, #4

080009d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d8:	d3fb      	bcc.n	80009d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009da:	f7ff ffd7 	bl	800098c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80009de:	f002 fbb5 	bl	800314c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009e2:	f7ff fcdb 	bl	800039c <main>

080009e6 <LoopForever>:

LoopForever:
    b LoopForever
 80009e6:	e7fe      	b.n	80009e6 <LoopForever>
  ldr   r0, =_estack
 80009e8:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80009ec:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80009f0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80009f4:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80009f8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80009fc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000a00:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a0c:	08003a80 	.word	0x08003a80
  ldr r2, =_sbss
 8000a10:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a14:	20000190 	.word	0x20000190

08000a18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_IRQHandler>
	...

08000a1c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a20:	4b07      	ldr	r3, [pc, #28]	; (8000a40 <HAL_Init+0x24>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <HAL_Init+0x24>)
 8000a26:	2110      	movs	r1, #16
 8000a28:	430a      	orrs	r2, r1
 8000a2a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a2c:	2000      	movs	r0, #0
 8000a2e:	f000 f809 	bl	8000a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a32:	f7ff fe8d 	bl	8000750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	40022000 	.word	0x40022000

08000a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a4c:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <HAL_InitTick+0x5c>)
 8000a4e:	681c      	ldr	r4, [r3, #0]
 8000a50:	4b14      	ldr	r3, [pc, #80]	; (8000aa4 <HAL_InitTick+0x60>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	0019      	movs	r1, r3
 8000a56:	23fa      	movs	r3, #250	; 0xfa
 8000a58:	0098      	lsls	r0, r3, #2
 8000a5a:	f7ff fb67 	bl	800012c <__udivsi3>
 8000a5e:	0003      	movs	r3, r0
 8000a60:	0019      	movs	r1, r3
 8000a62:	0020      	movs	r0, r4
 8000a64:	f7ff fb62 	bl	800012c <__udivsi3>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 f90b 	bl	8000c86 <HAL_SYSTICK_Config>
 8000a70:	1e03      	subs	r3, r0, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e00f      	b.n	8000a98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	d80b      	bhi.n	8000a96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	2301      	movs	r3, #1
 8000a82:	425b      	negs	r3, r3
 8000a84:	2200      	movs	r2, #0
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 f8d8 	bl	8000c3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <HAL_InitTick+0x64>)
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a92:	2300      	movs	r3, #0
 8000a94:	e000      	b.n	8000a98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a96:	2301      	movs	r3, #1
}
 8000a98:	0018      	movs	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	b003      	add	sp, #12
 8000a9e:	bd90      	pop	{r4, r7, pc}
 8000aa0:	20000000 	.word	0x20000000
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	20000004 	.word	0x20000004

08000aac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_IncTick+0x1c>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_IncTick+0x20>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	18d2      	adds	r2, r2, r3
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <HAL_IncTick+0x20>)
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	46c0      	nop			; (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	2000017c 	.word	0x2000017c

08000ad0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad4:	4b02      	ldr	r3, [pc, #8]	; (8000ae0 <HAL_GetTick+0x10>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
}
 8000ad8:	0018      	movs	r0, r3
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	2000017c 	.word	0x2000017c

08000ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	0002      	movs	r2, r0
 8000aec:	1dfb      	adds	r3, r7, #7
 8000aee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000af0:	1dfb      	adds	r3, r7, #7
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b7f      	cmp	r3, #127	; 0x7f
 8000af6:	d809      	bhi.n	8000b0c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af8:	1dfb      	adds	r3, r7, #7
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	001a      	movs	r2, r3
 8000afe:	231f      	movs	r3, #31
 8000b00:	401a      	ands	r2, r3
 8000b02:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <__NVIC_EnableIRQ+0x30>)
 8000b04:	2101      	movs	r1, #1
 8000b06:	4091      	lsls	r1, r2
 8000b08:	000a      	movs	r2, r1
 8000b0a:	601a      	str	r2, [r3, #0]
  }
}
 8000b0c:	46c0      	nop			; (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	b002      	add	sp, #8
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b18:	b590      	push	{r4, r7, lr}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	0002      	movs	r2, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b7f      	cmp	r3, #127	; 0x7f
 8000b2c:	d828      	bhi.n	8000b80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b2e:	4a2f      	ldr	r2, [pc, #188]	; (8000bec <__NVIC_SetPriority+0xd4>)
 8000b30:	1dfb      	adds	r3, r7, #7
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b25b      	sxtb	r3, r3
 8000b36:	089b      	lsrs	r3, r3, #2
 8000b38:	33c0      	adds	r3, #192	; 0xc0
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	589b      	ldr	r3, [r3, r2]
 8000b3e:	1dfa      	adds	r2, r7, #7
 8000b40:	7812      	ldrb	r2, [r2, #0]
 8000b42:	0011      	movs	r1, r2
 8000b44:	2203      	movs	r2, #3
 8000b46:	400a      	ands	r2, r1
 8000b48:	00d2      	lsls	r2, r2, #3
 8000b4a:	21ff      	movs	r1, #255	; 0xff
 8000b4c:	4091      	lsls	r1, r2
 8000b4e:	000a      	movs	r2, r1
 8000b50:	43d2      	mvns	r2, r2
 8000b52:	401a      	ands	r2, r3
 8000b54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	019b      	lsls	r3, r3, #6
 8000b5a:	22ff      	movs	r2, #255	; 0xff
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	0018      	movs	r0, r3
 8000b64:	2303      	movs	r3, #3
 8000b66:	4003      	ands	r3, r0
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b6c:	481f      	ldr	r0, [pc, #124]	; (8000bec <__NVIC_SetPriority+0xd4>)
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	b25b      	sxtb	r3, r3
 8000b74:	089b      	lsrs	r3, r3, #2
 8000b76:	430a      	orrs	r2, r1
 8000b78:	33c0      	adds	r3, #192	; 0xc0
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b7e:	e031      	b.n	8000be4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b80:	4a1b      	ldr	r2, [pc, #108]	; (8000bf0 <__NVIC_SetPriority+0xd8>)
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	0019      	movs	r1, r3
 8000b88:	230f      	movs	r3, #15
 8000b8a:	400b      	ands	r3, r1
 8000b8c:	3b08      	subs	r3, #8
 8000b8e:	089b      	lsrs	r3, r3, #2
 8000b90:	3306      	adds	r3, #6
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	18d3      	adds	r3, r2, r3
 8000b96:	3304      	adds	r3, #4
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	1dfa      	adds	r2, r7, #7
 8000b9c:	7812      	ldrb	r2, [r2, #0]
 8000b9e:	0011      	movs	r1, r2
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	400a      	ands	r2, r1
 8000ba4:	00d2      	lsls	r2, r2, #3
 8000ba6:	21ff      	movs	r1, #255	; 0xff
 8000ba8:	4091      	lsls	r1, r2
 8000baa:	000a      	movs	r2, r1
 8000bac:	43d2      	mvns	r2, r2
 8000bae:	401a      	ands	r2, r3
 8000bb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	019b      	lsls	r3, r3, #6
 8000bb6:	22ff      	movs	r2, #255	; 0xff
 8000bb8:	401a      	ands	r2, r3
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	4003      	ands	r3, r0
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc8:	4809      	ldr	r0, [pc, #36]	; (8000bf0 <__NVIC_SetPriority+0xd8>)
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	001c      	movs	r4, r3
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	4023      	ands	r3, r4
 8000bd4:	3b08      	subs	r3, #8
 8000bd6:	089b      	lsrs	r3, r3, #2
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	3306      	adds	r3, #6
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	18c3      	adds	r3, r0, r3
 8000be0:	3304      	adds	r3, #4
 8000be2:	601a      	str	r2, [r3, #0]
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b003      	add	sp, #12
 8000bea:	bd90      	pop	{r4, r7, pc}
 8000bec:	e000e100 	.word	0xe000e100
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	1e5a      	subs	r2, r3, #1
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	045b      	lsls	r3, r3, #17
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d301      	bcc.n	8000c0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e010      	b.n	8000c2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0c:	4b0a      	ldr	r3, [pc, #40]	; (8000c38 <SysTick_Config+0x44>)
 8000c0e:	687a      	ldr	r2, [r7, #4]
 8000c10:	3a01      	subs	r2, #1
 8000c12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c14:	2301      	movs	r3, #1
 8000c16:	425b      	negs	r3, r3
 8000c18:	2103      	movs	r1, #3
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f7ff ff7c 	bl	8000b18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c20:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <SysTick_Config+0x44>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c26:	4b04      	ldr	r3, [pc, #16]	; (8000c38 <SysTick_Config+0x44>)
 8000c28:	2207      	movs	r2, #7
 8000c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	0018      	movs	r0, r3
 8000c30:	46bd      	mov	sp, r7
 8000c32:	b002      	add	sp, #8
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	e000e010 	.word	0xe000e010

08000c3c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60b9      	str	r1, [r7, #8]
 8000c44:	607a      	str	r2, [r7, #4]
 8000c46:	210f      	movs	r1, #15
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	1c02      	adds	r2, r0, #0
 8000c4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c4e:	68ba      	ldr	r2, [r7, #8]
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	b25b      	sxtb	r3, r3
 8000c56:	0011      	movs	r1, r2
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f7ff ff5d 	bl	8000b18 <__NVIC_SetPriority>
}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	b004      	add	sp, #16
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	0002      	movs	r2, r0
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	b25b      	sxtb	r3, r3
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f7ff ff33 	bl	8000ae4 <__NVIC_EnableIRQ>
}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b002      	add	sp, #8
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	0018      	movs	r0, r3
 8000c92:	f7ff ffaf 	bl	8000bf4 <SysTick_Config>
 8000c96:	0003      	movs	r3, r0
}
 8000c98:	0018      	movs	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cae:	e149      	b.n	8000f44 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4091      	lsls	r1, r2
 8000cba:	000a      	movs	r2, r1
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d100      	bne.n	8000cc8 <HAL_GPIO_Init+0x28>
 8000cc6:	e13a      	b.n	8000f3e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d00b      	beq.n	8000ce8 <HAL_GPIO_Init+0x48>
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	2b02      	cmp	r3, #2
 8000cd6:	d007      	beq.n	8000ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000cdc:	2b11      	cmp	r3, #17
 8000cde:	d003      	beq.n	8000ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	2b12      	cmp	r3, #18
 8000ce6:	d130      	bne.n	8000d4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	409a      	lsls	r2, r3
 8000cf6:	0013      	movs	r3, r2
 8000cf8:	43da      	mvns	r2, r3
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	005b      	lsls	r3, r3, #1
 8000d08:	409a      	lsls	r2, r3
 8000d0a:	0013      	movs	r3, r2
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d1e:	2201      	movs	r2, #1
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	409a      	lsls	r2, r3
 8000d24:	0013      	movs	r3, r2
 8000d26:	43da      	mvns	r2, r3
 8000d28:	693b      	ldr	r3, [r7, #16]
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	091b      	lsrs	r3, r3, #4
 8000d34:	2201      	movs	r2, #1
 8000d36:	401a      	ands	r2, r3
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	409a      	lsls	r2, r3
 8000d3c:	0013      	movs	r3, r2
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	693a      	ldr	r2, [r7, #16]
 8000d48:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	2203      	movs	r2, #3
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	409a      	lsls	r2, r3
 8000d6c:	0013      	movs	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d003      	beq.n	8000d8a <HAL_GPIO_Init+0xea>
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b12      	cmp	r3, #18
 8000d88:	d123      	bne.n	8000dd2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	08da      	lsrs	r2, r3, #3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3208      	adds	r2, #8
 8000d92:	0092      	lsls	r2, r2, #2
 8000d94:	58d3      	ldr	r3, [r2, r3]
 8000d96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	2207      	movs	r2, #7
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	220f      	movs	r2, #15
 8000da2:	409a      	lsls	r2, r3
 8000da4:	0013      	movs	r3, r2
 8000da6:	43da      	mvns	r2, r3
 8000da8:	693b      	ldr	r3, [r7, #16]
 8000daa:	4013      	ands	r3, r2
 8000dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	691a      	ldr	r2, [r3, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	2107      	movs	r1, #7
 8000db6:	400b      	ands	r3, r1
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	409a      	lsls	r2, r3
 8000dbc:	0013      	movs	r3, r2
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	08da      	lsrs	r2, r3, #3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3208      	adds	r2, #8
 8000dcc:	0092      	lsls	r2, r2, #2
 8000dce:	6939      	ldr	r1, [r7, #16]
 8000dd0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	2203      	movs	r2, #3
 8000dde:	409a      	lsls	r2, r3
 8000de0:	0013      	movs	r3, r2
 8000de2:	43da      	mvns	r2, r3
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	4013      	ands	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	2203      	movs	r2, #3
 8000df0:	401a      	ands	r2, r3
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	409a      	lsls	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685a      	ldr	r2, [r3, #4]
 8000e0a:	2380      	movs	r3, #128	; 0x80
 8000e0c:	055b      	lsls	r3, r3, #21
 8000e0e:	4013      	ands	r3, r2
 8000e10:	d100      	bne.n	8000e14 <HAL_GPIO_Init+0x174>
 8000e12:	e094      	b.n	8000f3e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e14:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <HAL_GPIO_Init+0x2bc>)
 8000e16:	699a      	ldr	r2, [r3, #24]
 8000e18:	4b50      	ldr	r3, [pc, #320]	; (8000f5c <HAL_GPIO_Init+0x2bc>)
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	430a      	orrs	r2, r1
 8000e1e:	619a      	str	r2, [r3, #24]
 8000e20:	4b4e      	ldr	r3, [pc, #312]	; (8000f5c <HAL_GPIO_Init+0x2bc>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	2201      	movs	r2, #1
 8000e26:	4013      	ands	r3, r2
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e2c:	4a4c      	ldr	r2, [pc, #304]	; (8000f60 <HAL_GPIO_Init+0x2c0>)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	089b      	lsrs	r3, r3, #2
 8000e32:	3302      	adds	r3, #2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	589b      	ldr	r3, [r3, r2]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	2203      	movs	r2, #3
 8000e3e:	4013      	ands	r3, r2
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	220f      	movs	r2, #15
 8000e44:	409a      	lsls	r2, r3
 8000e46:	0013      	movs	r3, r2
 8000e48:	43da      	mvns	r2, r3
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e50:	687a      	ldr	r2, [r7, #4]
 8000e52:	2390      	movs	r3, #144	; 0x90
 8000e54:	05db      	lsls	r3, r3, #23
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d00d      	beq.n	8000e76 <HAL_GPIO_Init+0x1d6>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a41      	ldr	r2, [pc, #260]	; (8000f64 <HAL_GPIO_Init+0x2c4>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d007      	beq.n	8000e72 <HAL_GPIO_Init+0x1d2>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a40      	ldr	r2, [pc, #256]	; (8000f68 <HAL_GPIO_Init+0x2c8>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d101      	bne.n	8000e6e <HAL_GPIO_Init+0x1ce>
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	e004      	b.n	8000e78 <HAL_GPIO_Init+0x1d8>
 8000e6e:	2305      	movs	r3, #5
 8000e70:	e002      	b.n	8000e78 <HAL_GPIO_Init+0x1d8>
 8000e72:	2301      	movs	r3, #1
 8000e74:	e000      	b.n	8000e78 <HAL_GPIO_Init+0x1d8>
 8000e76:	2300      	movs	r3, #0
 8000e78:	697a      	ldr	r2, [r7, #20]
 8000e7a:	2103      	movs	r1, #3
 8000e7c:	400a      	ands	r2, r1
 8000e7e:	0092      	lsls	r2, r2, #2
 8000e80:	4093      	lsls	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e88:	4935      	ldr	r1, [pc, #212]	; (8000f60 <HAL_GPIO_Init+0x2c0>)
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	089b      	lsrs	r3, r3, #2
 8000e8e:	3302      	adds	r3, #2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e96:	4b35      	ldr	r3, [pc, #212]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	43da      	mvns	r2, r3
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	025b      	lsls	r3, r3, #9
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d003      	beq.n	8000eba <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eba:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ec0:	4b2a      	ldr	r3, [pc, #168]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	43da      	mvns	r2, r3
 8000eca:	693b      	ldr	r3, [r7, #16]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685a      	ldr	r2, [r3, #4]
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	029b      	lsls	r3, r3, #10
 8000ed8:	4013      	ands	r3, r2
 8000eda:	d003      	beq.n	8000ee4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ee4:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eea:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685a      	ldr	r2, [r3, #4]
 8000efe:	2380      	movs	r3, #128	; 0x80
 8000f00:	035b      	lsls	r3, r3, #13
 8000f02:	4013      	ands	r3, r2
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f0e:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000f10:	693a      	ldr	r2, [r7, #16]
 8000f12:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f14:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	039b      	lsls	r3, r3, #14
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f38:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <HAL_GPIO_Init+0x2cc>)
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	3301      	adds	r3, #1
 8000f42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	40da      	lsrs	r2, r3
 8000f4c:	1e13      	subs	r3, r2, #0
 8000f4e:	d000      	beq.n	8000f52 <HAL_GPIO_Init+0x2b2>
 8000f50:	e6ae      	b.n	8000cb0 <HAL_GPIO_Init+0x10>
  } 
}
 8000f52:	46c0      	nop			; (mov r8, r8)
 8000f54:	46c0      	nop			; (mov r8, r8)
 8000f56:	46bd      	mov	sp, r7
 8000f58:	b006      	add	sp, #24
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010000 	.word	0x40010000
 8000f64:	48000400 	.word	0x48000400
 8000f68:	48000800 	.word	0x48000800
 8000f6c:	40010400 	.word	0x40010400

08000f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	0008      	movs	r0, r1
 8000f7a:	0011      	movs	r1, r2
 8000f7c:	1cbb      	adds	r3, r7, #2
 8000f7e:	1c02      	adds	r2, r0, #0
 8000f80:	801a      	strh	r2, [r3, #0]
 8000f82:	1c7b      	adds	r3, r7, #1
 8000f84:	1c0a      	adds	r2, r1, #0
 8000f86:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f88:	1c7b      	adds	r3, r7, #1
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d004      	beq.n	8000f9a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f90:	1cbb      	adds	r3, r7, #2
 8000f92:	881a      	ldrh	r2, [r3, #0]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f98:	e003      	b.n	8000fa2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f9a:	1cbb      	adds	r3, r7, #2
 8000f9c:	881a      	ldrh	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fa2:	46c0      	nop			; (mov r8, r8)
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	b002      	add	sp, #8
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d102      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	f000 fb76 	bl	80016ac <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d100      	bne.n	8000fcc <HAL_RCC_OscConfig+0x20>
 8000fca:	e08e      	b.n	80010ea <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fcc:	4bc5      	ldr	r3, [pc, #788]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	220c      	movs	r2, #12
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	2b04      	cmp	r3, #4
 8000fd6:	d00e      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fd8:	4bc2      	ldr	r3, [pc, #776]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	220c      	movs	r2, #12
 8000fde:	4013      	ands	r3, r2
 8000fe0:	2b08      	cmp	r3, #8
 8000fe2:	d117      	bne.n	8001014 <HAL_RCC_OscConfig+0x68>
 8000fe4:	4bbf      	ldr	r3, [pc, #764]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	23c0      	movs	r3, #192	; 0xc0
 8000fea:	025b      	lsls	r3, r3, #9
 8000fec:	401a      	ands	r2, r3
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	025b      	lsls	r3, r3, #9
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	d10e      	bne.n	8001014 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ff6:	4bbb      	ldr	r3, [pc, #748]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	029b      	lsls	r3, r3, #10
 8000ffe:	4013      	ands	r3, r2
 8001000:	d100      	bne.n	8001004 <HAL_RCC_OscConfig+0x58>
 8001002:	e071      	b.n	80010e8 <HAL_RCC_OscConfig+0x13c>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d000      	beq.n	800100e <HAL_RCC_OscConfig+0x62>
 800100c:	e06c      	b.n	80010e8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	f000 fb4c 	bl	80016ac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d107      	bne.n	800102c <HAL_RCC_OscConfig+0x80>
 800101c:	4bb1      	ldr	r3, [pc, #708]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4bb0      	ldr	r3, [pc, #704]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001022:	2180      	movs	r1, #128	; 0x80
 8001024:	0249      	lsls	r1, r1, #9
 8001026:	430a      	orrs	r2, r1
 8001028:	601a      	str	r2, [r3, #0]
 800102a:	e02f      	b.n	800108c <HAL_RCC_OscConfig+0xe0>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d10c      	bne.n	800104e <HAL_RCC_OscConfig+0xa2>
 8001034:	4bab      	ldr	r3, [pc, #684]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001036:	681a      	ldr	r2, [r3, #0]
 8001038:	4baa      	ldr	r3, [pc, #680]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800103a:	49ab      	ldr	r1, [pc, #684]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800103c:	400a      	ands	r2, r1
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	4ba8      	ldr	r3, [pc, #672]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4ba7      	ldr	r3, [pc, #668]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001046:	49a9      	ldr	r1, [pc, #676]	; (80012ec <HAL_RCC_OscConfig+0x340>)
 8001048:	400a      	ands	r2, r1
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e01e      	b.n	800108c <HAL_RCC_OscConfig+0xe0>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	2b05      	cmp	r3, #5
 8001054:	d10e      	bne.n	8001074 <HAL_RCC_OscConfig+0xc8>
 8001056:	4ba3      	ldr	r3, [pc, #652]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	4ba2      	ldr	r3, [pc, #648]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800105c:	2180      	movs	r1, #128	; 0x80
 800105e:	02c9      	lsls	r1, r1, #11
 8001060:	430a      	orrs	r2, r1
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	4b9f      	ldr	r3, [pc, #636]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b9e      	ldr	r3, [pc, #632]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	0249      	lsls	r1, r1, #9
 800106e:	430a      	orrs	r2, r1
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	e00b      	b.n	800108c <HAL_RCC_OscConfig+0xe0>
 8001074:	4b9b      	ldr	r3, [pc, #620]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	4b9a      	ldr	r3, [pc, #616]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800107a:	499b      	ldr	r1, [pc, #620]	; (80012e8 <HAL_RCC_OscConfig+0x33c>)
 800107c:	400a      	ands	r2, r1
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	4b98      	ldr	r3, [pc, #608]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b97      	ldr	r3, [pc, #604]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001086:	4999      	ldr	r1, [pc, #612]	; (80012ec <HAL_RCC_OscConfig+0x340>)
 8001088:	400a      	ands	r2, r1
 800108a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d014      	beq.n	80010be <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001094:	f7ff fd1c 	bl	8000ad0 <HAL_GetTick>
 8001098:	0003      	movs	r3, r0
 800109a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800109e:	f7ff fd17 	bl	8000ad0 <HAL_GetTick>
 80010a2:	0002      	movs	r2, r0
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b64      	cmp	r3, #100	; 0x64
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e2fd      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b0:	4b8c      	ldr	r3, [pc, #560]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	029b      	lsls	r3, r3, #10
 80010b8:	4013      	ands	r3, r2
 80010ba:	d0f0      	beq.n	800109e <HAL_RCC_OscConfig+0xf2>
 80010bc:	e015      	b.n	80010ea <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010be:	f7ff fd07 	bl	8000ad0 <HAL_GetTick>
 80010c2:	0003      	movs	r3, r0
 80010c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010c6:	e008      	b.n	80010da <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010c8:	f7ff fd02 	bl	8000ad0 <HAL_GetTick>
 80010cc:	0002      	movs	r2, r0
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	1ad3      	subs	r3, r2, r3
 80010d2:	2b64      	cmp	r3, #100	; 0x64
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e2e8      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010da:	4b82      	ldr	r3, [pc, #520]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	029b      	lsls	r3, r3, #10
 80010e2:	4013      	ands	r3, r2
 80010e4:	d1f0      	bne.n	80010c8 <HAL_RCC_OscConfig+0x11c>
 80010e6:	e000      	b.n	80010ea <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2202      	movs	r2, #2
 80010f0:	4013      	ands	r3, r2
 80010f2:	d100      	bne.n	80010f6 <HAL_RCC_OscConfig+0x14a>
 80010f4:	e06c      	b.n	80011d0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010f6:	4b7b      	ldr	r3, [pc, #492]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	220c      	movs	r2, #12
 80010fc:	4013      	ands	r3, r2
 80010fe:	d00e      	beq.n	800111e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001100:	4b78      	ldr	r3, [pc, #480]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	220c      	movs	r2, #12
 8001106:	4013      	ands	r3, r2
 8001108:	2b08      	cmp	r3, #8
 800110a:	d11f      	bne.n	800114c <HAL_RCC_OscConfig+0x1a0>
 800110c:	4b75      	ldr	r3, [pc, #468]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800110e:	685a      	ldr	r2, [r3, #4]
 8001110:	23c0      	movs	r3, #192	; 0xc0
 8001112:	025b      	lsls	r3, r3, #9
 8001114:	401a      	ands	r2, r3
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	021b      	lsls	r3, r3, #8
 800111a:	429a      	cmp	r2, r3
 800111c:	d116      	bne.n	800114c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800111e:	4b71      	ldr	r3, [pc, #452]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2202      	movs	r2, #2
 8001124:	4013      	ands	r3, r2
 8001126:	d005      	beq.n	8001134 <HAL_RCC_OscConfig+0x188>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d001      	beq.n	8001134 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e2bb      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001134:	4b6b      	ldr	r3, [pc, #428]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	22f8      	movs	r2, #248	; 0xf8
 800113a:	4393      	bics	r3, r2
 800113c:	0019      	movs	r1, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	00da      	lsls	r2, r3, #3
 8001144:	4b67      	ldr	r3, [pc, #412]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001146:	430a      	orrs	r2, r1
 8001148:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800114a:	e041      	b.n	80011d0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d024      	beq.n	800119e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001154:	4b63      	ldr	r3, [pc, #396]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	4b62      	ldr	r3, [pc, #392]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800115a:	2101      	movs	r1, #1
 800115c:	430a      	orrs	r2, r1
 800115e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff fcb6 	bl	8000ad0 <HAL_GetTick>
 8001164:	0003      	movs	r3, r0
 8001166:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001168:	e008      	b.n	800117c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800116a:	f7ff fcb1 	bl	8000ad0 <HAL_GetTick>
 800116e:	0002      	movs	r2, r0
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	2b02      	cmp	r3, #2
 8001176:	d901      	bls.n	800117c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001178:	2303      	movs	r3, #3
 800117a:	e297      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117c:	4b59      	ldr	r3, [pc, #356]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2202      	movs	r2, #2
 8001182:	4013      	ands	r3, r2
 8001184:	d0f1      	beq.n	800116a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001186:	4b57      	ldr	r3, [pc, #348]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	22f8      	movs	r2, #248	; 0xf8
 800118c:	4393      	bics	r3, r2
 800118e:	0019      	movs	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	691b      	ldr	r3, [r3, #16]
 8001194:	00da      	lsls	r2, r3, #3
 8001196:	4b53      	ldr	r3, [pc, #332]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e018      	b.n	80011d0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800119e:	4b51      	ldr	r3, [pc, #324]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4b50      	ldr	r3, [pc, #320]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80011a4:	2101      	movs	r1, #1
 80011a6:	438a      	bics	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011aa:	f7ff fc91 	bl	8000ad0 <HAL_GetTick>
 80011ae:	0003      	movs	r3, r0
 80011b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011b4:	f7ff fc8c 	bl	8000ad0 <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e272      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c6:	4b47      	ldr	r3, [pc, #284]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2202      	movs	r2, #2
 80011cc:	4013      	ands	r3, r2
 80011ce:	d1f1      	bne.n	80011b4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2208      	movs	r2, #8
 80011d6:	4013      	ands	r3, r2
 80011d8:	d036      	beq.n	8001248 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d019      	beq.n	8001216 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011e2:	4b40      	ldr	r3, [pc, #256]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80011e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011e6:	4b3f      	ldr	r3, [pc, #252]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80011e8:	2101      	movs	r1, #1
 80011ea:	430a      	orrs	r2, r1
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ee:	f7ff fc6f 	bl	8000ad0 <HAL_GetTick>
 80011f2:	0003      	movs	r3, r0
 80011f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011f8:	f7ff fc6a 	bl	8000ad0 <HAL_GetTick>
 80011fc:	0002      	movs	r2, r0
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b02      	cmp	r3, #2
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e250      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800120a:	4b36      	ldr	r3, [pc, #216]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	2202      	movs	r2, #2
 8001210:	4013      	ands	r3, r2
 8001212:	d0f1      	beq.n	80011f8 <HAL_RCC_OscConfig+0x24c>
 8001214:	e018      	b.n	8001248 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001216:	4b33      	ldr	r3, [pc, #204]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001218:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800121a:	4b32      	ldr	r3, [pc, #200]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800121c:	2101      	movs	r1, #1
 800121e:	438a      	bics	r2, r1
 8001220:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001222:	f7ff fc55 	bl	8000ad0 <HAL_GetTick>
 8001226:	0003      	movs	r3, r0
 8001228:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800122a:	e008      	b.n	800123e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800122c:	f7ff fc50 	bl	8000ad0 <HAL_GetTick>
 8001230:	0002      	movs	r2, r0
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d901      	bls.n	800123e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e236      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800123e:	4b29      	ldr	r3, [pc, #164]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001242:	2202      	movs	r2, #2
 8001244:	4013      	ands	r3, r2
 8001246:	d1f1      	bne.n	800122c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2204      	movs	r2, #4
 800124e:	4013      	ands	r3, r2
 8001250:	d100      	bne.n	8001254 <HAL_RCC_OscConfig+0x2a8>
 8001252:	e0b5      	b.n	80013c0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001254:	201f      	movs	r0, #31
 8001256:	183b      	adds	r3, r7, r0
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800125c:	4b21      	ldr	r3, [pc, #132]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800125e:	69da      	ldr	r2, [r3, #28]
 8001260:	2380      	movs	r3, #128	; 0x80
 8001262:	055b      	lsls	r3, r3, #21
 8001264:	4013      	ands	r3, r2
 8001266:	d110      	bne.n	800128a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001268:	4b1e      	ldr	r3, [pc, #120]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800126a:	69da      	ldr	r2, [r3, #28]
 800126c:	4b1d      	ldr	r3, [pc, #116]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 800126e:	2180      	movs	r1, #128	; 0x80
 8001270:	0549      	lsls	r1, r1, #21
 8001272:	430a      	orrs	r2, r1
 8001274:	61da      	str	r2, [r3, #28]
 8001276:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 8001278:	69da      	ldr	r2, [r3, #28]
 800127a:	2380      	movs	r3, #128	; 0x80
 800127c:	055b      	lsls	r3, r3, #21
 800127e:	4013      	ands	r3, r2
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001284:	183b      	adds	r3, r7, r0
 8001286:	2201      	movs	r2, #1
 8001288:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <HAL_RCC_OscConfig+0x344>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	2380      	movs	r3, #128	; 0x80
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	4013      	ands	r3, r2
 8001294:	d11a      	bne.n	80012cc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <HAL_RCC_OscConfig+0x344>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4b15      	ldr	r3, [pc, #84]	; (80012f0 <HAL_RCC_OscConfig+0x344>)
 800129c:	2180      	movs	r1, #128	; 0x80
 800129e:	0049      	lsls	r1, r1, #1
 80012a0:	430a      	orrs	r2, r1
 80012a2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012a4:	f7ff fc14 	bl	8000ad0 <HAL_GetTick>
 80012a8:	0003      	movs	r3, r0
 80012aa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ac:	e008      	b.n	80012c0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012ae:	f7ff fc0f 	bl	8000ad0 <HAL_GetTick>
 80012b2:	0002      	movs	r2, r0
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	2b64      	cmp	r3, #100	; 0x64
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e1f5      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <HAL_RCC_OscConfig+0x344>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	2380      	movs	r3, #128	; 0x80
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4013      	ands	r3, r2
 80012ca:	d0f0      	beq.n	80012ae <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d10f      	bne.n	80012f4 <HAL_RCC_OscConfig+0x348>
 80012d4:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80012d6:	6a1a      	ldr	r2, [r3, #32]
 80012d8:	4b02      	ldr	r3, [pc, #8]	; (80012e4 <HAL_RCC_OscConfig+0x338>)
 80012da:	2101      	movs	r1, #1
 80012dc:	430a      	orrs	r2, r1
 80012de:	621a      	str	r2, [r3, #32]
 80012e0:	e036      	b.n	8001350 <HAL_RCC_OscConfig+0x3a4>
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	40021000 	.word	0x40021000
 80012e8:	fffeffff 	.word	0xfffeffff
 80012ec:	fffbffff 	.word	0xfffbffff
 80012f0:	40007000 	.word	0x40007000
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10c      	bne.n	8001316 <HAL_RCC_OscConfig+0x36a>
 80012fc:	4bca      	ldr	r3, [pc, #808]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80012fe:	6a1a      	ldr	r2, [r3, #32]
 8001300:	4bc9      	ldr	r3, [pc, #804]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001302:	2101      	movs	r1, #1
 8001304:	438a      	bics	r2, r1
 8001306:	621a      	str	r2, [r3, #32]
 8001308:	4bc7      	ldr	r3, [pc, #796]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800130a:	6a1a      	ldr	r2, [r3, #32]
 800130c:	4bc6      	ldr	r3, [pc, #792]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800130e:	2104      	movs	r1, #4
 8001310:	438a      	bics	r2, r1
 8001312:	621a      	str	r2, [r3, #32]
 8001314:	e01c      	b.n	8001350 <HAL_RCC_OscConfig+0x3a4>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2b05      	cmp	r3, #5
 800131c:	d10c      	bne.n	8001338 <HAL_RCC_OscConfig+0x38c>
 800131e:	4bc2      	ldr	r3, [pc, #776]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001320:	6a1a      	ldr	r2, [r3, #32]
 8001322:	4bc1      	ldr	r3, [pc, #772]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001324:	2104      	movs	r1, #4
 8001326:	430a      	orrs	r2, r1
 8001328:	621a      	str	r2, [r3, #32]
 800132a:	4bbf      	ldr	r3, [pc, #764]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800132c:	6a1a      	ldr	r2, [r3, #32]
 800132e:	4bbe      	ldr	r3, [pc, #760]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001330:	2101      	movs	r1, #1
 8001332:	430a      	orrs	r2, r1
 8001334:	621a      	str	r2, [r3, #32]
 8001336:	e00b      	b.n	8001350 <HAL_RCC_OscConfig+0x3a4>
 8001338:	4bbb      	ldr	r3, [pc, #748]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800133a:	6a1a      	ldr	r2, [r3, #32]
 800133c:	4bba      	ldr	r3, [pc, #744]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800133e:	2101      	movs	r1, #1
 8001340:	438a      	bics	r2, r1
 8001342:	621a      	str	r2, [r3, #32]
 8001344:	4bb8      	ldr	r3, [pc, #736]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001346:	6a1a      	ldr	r2, [r3, #32]
 8001348:	4bb7      	ldr	r3, [pc, #732]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800134a:	2104      	movs	r1, #4
 800134c:	438a      	bics	r2, r1
 800134e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d014      	beq.n	8001382 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001358:	f7ff fbba 	bl	8000ad0 <HAL_GetTick>
 800135c:	0003      	movs	r3, r0
 800135e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001360:	e009      	b.n	8001376 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001362:	f7ff fbb5 	bl	8000ad0 <HAL_GetTick>
 8001366:	0002      	movs	r2, r0
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	1ad3      	subs	r3, r2, r3
 800136c:	4aaf      	ldr	r2, [pc, #700]	; (800162c <HAL_RCC_OscConfig+0x680>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e19a      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001376:	4bac      	ldr	r3, [pc, #688]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	2202      	movs	r2, #2
 800137c:	4013      	ands	r3, r2
 800137e:	d0f0      	beq.n	8001362 <HAL_RCC_OscConfig+0x3b6>
 8001380:	e013      	b.n	80013aa <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fba5 	bl	8000ad0 <HAL_GetTick>
 8001386:	0003      	movs	r3, r0
 8001388:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800138a:	e009      	b.n	80013a0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138c:	f7ff fba0 	bl	8000ad0 <HAL_GetTick>
 8001390:	0002      	movs	r2, r0
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	4aa5      	ldr	r2, [pc, #660]	; (800162c <HAL_RCC_OscConfig+0x680>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e185      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a0:	4ba1      	ldr	r3, [pc, #644]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	2202      	movs	r2, #2
 80013a6:	4013      	ands	r3, r2
 80013a8:	d1f0      	bne.n	800138c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013aa:	231f      	movs	r3, #31
 80013ac:	18fb      	adds	r3, r7, r3
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d105      	bne.n	80013c0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013b4:	4b9c      	ldr	r3, [pc, #624]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013b6:	69da      	ldr	r2, [r3, #28]
 80013b8:	4b9b      	ldr	r3, [pc, #620]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013ba:	499d      	ldr	r1, [pc, #628]	; (8001630 <HAL_RCC_OscConfig+0x684>)
 80013bc:	400a      	ands	r2, r1
 80013be:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2210      	movs	r2, #16
 80013c6:	4013      	ands	r3, r2
 80013c8:	d063      	beq.n	8001492 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d12a      	bne.n	8001428 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013d2:	4b95      	ldr	r3, [pc, #596]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013d6:	4b94      	ldr	r3, [pc, #592]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013d8:	2104      	movs	r1, #4
 80013da:	430a      	orrs	r2, r1
 80013dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80013de:	4b92      	ldr	r3, [pc, #584]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013e2:	4b91      	ldr	r3, [pc, #580]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80013e4:	2101      	movs	r1, #1
 80013e6:	430a      	orrs	r2, r1
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff fb71 	bl	8000ad0 <HAL_GetTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013f4:	f7ff fb6c 	bl	8000ad0 <HAL_GetTick>
 80013f8:	0002      	movs	r2, r0
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e152      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001406:	4b88      	ldr	r3, [pc, #544]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800140a:	2202      	movs	r2, #2
 800140c:	4013      	ands	r3, r2
 800140e:	d0f1      	beq.n	80013f4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001410:	4b85      	ldr	r3, [pc, #532]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001414:	22f8      	movs	r2, #248	; 0xf8
 8001416:	4393      	bics	r3, r2
 8001418:	0019      	movs	r1, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	00da      	lsls	r2, r3, #3
 8001420:	4b81      	ldr	r3, [pc, #516]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001422:	430a      	orrs	r2, r1
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
 8001426:	e034      	b.n	8001492 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	695b      	ldr	r3, [r3, #20]
 800142c:	3305      	adds	r3, #5
 800142e:	d111      	bne.n	8001454 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001430:	4b7d      	ldr	r3, [pc, #500]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001432:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001434:	4b7c      	ldr	r3, [pc, #496]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001436:	2104      	movs	r1, #4
 8001438:	438a      	bics	r2, r1
 800143a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800143c:	4b7a      	ldr	r3, [pc, #488]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800143e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001440:	22f8      	movs	r2, #248	; 0xf8
 8001442:	4393      	bics	r3, r2
 8001444:	0019      	movs	r1, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	00da      	lsls	r2, r3, #3
 800144c:	4b76      	ldr	r3, [pc, #472]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800144e:	430a      	orrs	r2, r1
 8001450:	635a      	str	r2, [r3, #52]	; 0x34
 8001452:	e01e      	b.n	8001492 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001454:	4b74      	ldr	r3, [pc, #464]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001456:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001458:	4b73      	ldr	r3, [pc, #460]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800145a:	2104      	movs	r1, #4
 800145c:	430a      	orrs	r2, r1
 800145e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001460:	4b71      	ldr	r3, [pc, #452]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001462:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001464:	4b70      	ldr	r3, [pc, #448]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001466:	2101      	movs	r1, #1
 8001468:	438a      	bics	r2, r1
 800146a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146c:	f7ff fb30 	bl	8000ad0 <HAL_GetTick>
 8001470:	0003      	movs	r3, r0
 8001472:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001476:	f7ff fb2b 	bl	8000ad0 <HAL_GetTick>
 800147a:	0002      	movs	r2, r0
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e111      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001488:	4b67      	ldr	r3, [pc, #412]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800148a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800148c:	2202      	movs	r2, #2
 800148e:	4013      	ands	r3, r2
 8001490:	d1f1      	bne.n	8001476 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2220      	movs	r2, #32
 8001498:	4013      	ands	r3, r2
 800149a:	d05c      	beq.n	8001556 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800149c:	4b62      	ldr	r3, [pc, #392]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	220c      	movs	r2, #12
 80014a2:	4013      	ands	r3, r2
 80014a4:	2b0c      	cmp	r3, #12
 80014a6:	d00e      	beq.n	80014c6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014a8:	4b5f      	ldr	r3, [pc, #380]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	220c      	movs	r2, #12
 80014ae:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80014b0:	2b08      	cmp	r3, #8
 80014b2:	d114      	bne.n	80014de <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014b4:	4b5c      	ldr	r3, [pc, #368]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80014b6:	685a      	ldr	r2, [r3, #4]
 80014b8:	23c0      	movs	r3, #192	; 0xc0
 80014ba:	025b      	lsls	r3, r3, #9
 80014bc:	401a      	ands	r2, r3
 80014be:	23c0      	movs	r3, #192	; 0xc0
 80014c0:	025b      	lsls	r3, r3, #9
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d10b      	bne.n	80014de <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80014c6:	4b58      	ldr	r3, [pc, #352]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80014c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	025b      	lsls	r3, r3, #9
 80014ce:	4013      	ands	r3, r2
 80014d0:	d040      	beq.n	8001554 <HAL_RCC_OscConfig+0x5a8>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d03c      	beq.n	8001554 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e0e6      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d01b      	beq.n	800151e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80014e6:	4b50      	ldr	r3, [pc, #320]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80014e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ea:	4b4f      	ldr	r3, [pc, #316]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80014ec:	2180      	movs	r1, #128	; 0x80
 80014ee:	0249      	lsls	r1, r1, #9
 80014f0:	430a      	orrs	r2, r1
 80014f2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f4:	f7ff faec 	bl	8000ad0 <HAL_GetTick>
 80014f8:	0003      	movs	r3, r0
 80014fa:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014fe:	f7ff fae7 	bl	8000ad0 <HAL_GetTick>
 8001502:	0002      	movs	r2, r0
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e0cd      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001510:	4b45      	ldr	r3, [pc, #276]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	4013      	ands	r3, r2
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x552>
 800151c:	e01b      	b.n	8001556 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800151e:	4b42      	ldr	r3, [pc, #264]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001520:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001524:	4943      	ldr	r1, [pc, #268]	; (8001634 <HAL_RCC_OscConfig+0x688>)
 8001526:	400a      	ands	r2, r1
 8001528:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff fad1 	bl	8000ad0 <HAL_GetTick>
 800152e:	0003      	movs	r3, r0
 8001530:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001532:	e008      	b.n	8001546 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001534:	f7ff facc 	bl	8000ad0 <HAL_GetTick>
 8001538:	0002      	movs	r2, r0
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	2b02      	cmp	r3, #2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e0b2      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001546:	4b38      	ldr	r3, [pc, #224]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800154a:	2380      	movs	r3, #128	; 0x80
 800154c:	025b      	lsls	r3, r3, #9
 800154e:	4013      	ands	r3, r2
 8001550:	d1f0      	bne.n	8001534 <HAL_RCC_OscConfig+0x588>
 8001552:	e000      	b.n	8001556 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001554:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800155a:	2b00      	cmp	r3, #0
 800155c:	d100      	bne.n	8001560 <HAL_RCC_OscConfig+0x5b4>
 800155e:	e0a4      	b.n	80016aa <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001560:	4b31      	ldr	r3, [pc, #196]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	220c      	movs	r2, #12
 8001566:	4013      	ands	r3, r2
 8001568:	2b08      	cmp	r3, #8
 800156a:	d100      	bne.n	800156e <HAL_RCC_OscConfig+0x5c2>
 800156c:	e078      	b.n	8001660 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001572:	2b02      	cmp	r3, #2
 8001574:	d14c      	bne.n	8001610 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001576:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 800157c:	492e      	ldr	r1, [pc, #184]	; (8001638 <HAL_RCC_OscConfig+0x68c>)
 800157e:	400a      	ands	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001582:	f7ff faa5 	bl	8000ad0 <HAL_GetTick>
 8001586:	0003      	movs	r3, r0
 8001588:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800158c:	f7ff faa0 	bl	8000ad0 <HAL_GetTick>
 8001590:	0002      	movs	r2, r0
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e086      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800159e:	4b22      	ldr	r3, [pc, #136]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	2380      	movs	r3, #128	; 0x80
 80015a4:	049b      	lsls	r3, r3, #18
 80015a6:	4013      	ands	r3, r2
 80015a8:	d1f0      	bne.n	800158c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015aa:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ae:	220f      	movs	r2, #15
 80015b0:	4393      	bics	r3, r2
 80015b2:	0019      	movs	r1, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015ba:	430a      	orrs	r2, r1
 80015bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	4a1e      	ldr	r2, [pc, #120]	; (800163c <HAL_RCC_OscConfig+0x690>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	0019      	movs	r1, r3
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d0:	431a      	orrs	r2, r3
 80015d2:	4b15      	ldr	r3, [pc, #84]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015d4:	430a      	orrs	r2, r1
 80015d6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015d8:	4b13      	ldr	r3, [pc, #76]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 80015de:	2180      	movs	r1, #128	; 0x80
 80015e0:	0449      	lsls	r1, r1, #17
 80015e2:	430a      	orrs	r2, r1
 80015e4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7ff fa73 	bl	8000ad0 <HAL_GetTick>
 80015ea:	0003      	movs	r3, r0
 80015ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015ee:	e008      	b.n	8001602 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015f0:	f7ff fa6e 	bl	8000ad0 <HAL_GetTick>
 80015f4:	0002      	movs	r2, r0
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e054      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	2380      	movs	r3, #128	; 0x80
 8001608:	049b      	lsls	r3, r3, #18
 800160a:	4013      	ands	r3, r2
 800160c:	d0f0      	beq.n	80015f0 <HAL_RCC_OscConfig+0x644>
 800160e:	e04c      	b.n	80016aa <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <HAL_RCC_OscConfig+0x67c>)
 8001616:	4908      	ldr	r1, [pc, #32]	; (8001638 <HAL_RCC_OscConfig+0x68c>)
 8001618:	400a      	ands	r2, r1
 800161a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161c:	f7ff fa58 	bl	8000ad0 <HAL_GetTick>
 8001620:	0003      	movs	r3, r0
 8001622:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001624:	e015      	b.n	8001652 <HAL_RCC_OscConfig+0x6a6>
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	40021000 	.word	0x40021000
 800162c:	00001388 	.word	0x00001388
 8001630:	efffffff 	.word	0xefffffff
 8001634:	fffeffff 	.word	0xfffeffff
 8001638:	feffffff 	.word	0xfeffffff
 800163c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001640:	f7ff fa46 	bl	8000ad0 <HAL_GetTick>
 8001644:	0002      	movs	r2, r0
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e02c      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001652:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <HAL_RCC_OscConfig+0x708>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	2380      	movs	r3, #128	; 0x80
 8001658:	049b      	lsls	r3, r3, #18
 800165a:	4013      	ands	r3, r2
 800165c:	d1f0      	bne.n	8001640 <HAL_RCC_OscConfig+0x694>
 800165e:	e024      	b.n	80016aa <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001664:	2b01      	cmp	r3, #1
 8001666:	d101      	bne.n	800166c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e01f      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <HAL_RCC_OscConfig+0x708>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <HAL_RCC_OscConfig+0x708>)
 8001674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001676:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	23c0      	movs	r3, #192	; 0xc0
 800167c:	025b      	lsls	r3, r3, #9
 800167e:	401a      	ands	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001684:	429a      	cmp	r2, r3
 8001686:	d10e      	bne.n	80016a6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	220f      	movs	r2, #15
 800168c:	401a      	ands	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001692:	429a      	cmp	r2, r3
 8001694:	d107      	bne.n	80016a6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	23f0      	movs	r3, #240	; 0xf0
 800169a:	039b      	lsls	r3, r3, #14
 800169c:	401a      	ands	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d001      	beq.n	80016aa <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b008      	add	sp, #32
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40021000 	.word	0x40021000

080016b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e0bf      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016cc:	4b61      	ldr	r3, [pc, #388]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2201      	movs	r2, #1
 80016d2:	4013      	ands	r3, r2
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d911      	bls.n	80016fe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016da:	4b5e      	ldr	r3, [pc, #376]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2201      	movs	r2, #1
 80016e0:	4393      	bics	r3, r2
 80016e2:	0019      	movs	r1, r3
 80016e4:	4b5b      	ldr	r3, [pc, #364]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	430a      	orrs	r2, r1
 80016ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ec:	4b59      	ldr	r3, [pc, #356]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	2201      	movs	r2, #1
 80016f2:	4013      	ands	r3, r2
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d001      	beq.n	80016fe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e0a6      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2202      	movs	r2, #2
 8001704:	4013      	ands	r3, r2
 8001706:	d015      	beq.n	8001734 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2204      	movs	r2, #4
 800170e:	4013      	ands	r3, r2
 8001710:	d006      	beq.n	8001720 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001712:	4b51      	ldr	r3, [pc, #324]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	4b50      	ldr	r3, [pc, #320]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001718:	21e0      	movs	r1, #224	; 0xe0
 800171a:	00c9      	lsls	r1, r1, #3
 800171c:	430a      	orrs	r2, r1
 800171e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001720:	4b4d      	ldr	r3, [pc, #308]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	22f0      	movs	r2, #240	; 0xf0
 8001726:	4393      	bics	r3, r2
 8001728:	0019      	movs	r1, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	4b4a      	ldr	r3, [pc, #296]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001730:	430a      	orrs	r2, r1
 8001732:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2201      	movs	r2, #1
 800173a:	4013      	ands	r3, r2
 800173c:	d04c      	beq.n	80017d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d107      	bne.n	8001756 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001746:	4b44      	ldr	r3, [pc, #272]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	2380      	movs	r3, #128	; 0x80
 800174c:	029b      	lsls	r3, r3, #10
 800174e:	4013      	ands	r3, r2
 8001750:	d120      	bne.n	8001794 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e07a      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d107      	bne.n	800176e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175e:	4b3e      	ldr	r3, [pc, #248]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	2380      	movs	r3, #128	; 0x80
 8001764:	049b      	lsls	r3, r3, #18
 8001766:	4013      	ands	r3, r2
 8001768:	d114      	bne.n	8001794 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e06e      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b03      	cmp	r3, #3
 8001774:	d107      	bne.n	8001786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001776:	4b38      	ldr	r3, [pc, #224]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800177a:	2380      	movs	r3, #128	; 0x80
 800177c:	025b      	lsls	r3, r3, #9
 800177e:	4013      	ands	r3, r2
 8001780:	d108      	bne.n	8001794 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e062      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001786:	4b34      	ldr	r3, [pc, #208]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2202      	movs	r2, #2
 800178c:	4013      	ands	r3, r2
 800178e:	d101      	bne.n	8001794 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e05b      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001794:	4b30      	ldr	r3, [pc, #192]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	2203      	movs	r2, #3
 800179a:	4393      	bics	r3, r2
 800179c:	0019      	movs	r1, r3
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4b2d      	ldr	r3, [pc, #180]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 80017a4:	430a      	orrs	r2, r1
 80017a6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017a8:	f7ff f992 	bl	8000ad0 <HAL_GetTick>
 80017ac:	0003      	movs	r3, r0
 80017ae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b0:	e009      	b.n	80017c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b2:	f7ff f98d 	bl	8000ad0 <HAL_GetTick>
 80017b6:	0002      	movs	r2, r0
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	4a27      	ldr	r2, [pc, #156]	; (800185c <HAL_RCC_ClockConfig+0x1a4>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e042      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017c6:	4b24      	ldr	r3, [pc, #144]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	220c      	movs	r2, #12
 80017cc:	401a      	ands	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d1ec      	bne.n	80017b2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017d8:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2201      	movs	r2, #1
 80017de:	4013      	ands	r3, r2
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d211      	bcs.n	800180a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e6:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4393      	bics	r3, r2
 80017ee:	0019      	movs	r1, r3
 80017f0:	4b18      	ldr	r3, [pc, #96]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	430a      	orrs	r2, r1
 80017f6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f8:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_RCC_ClockConfig+0x19c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2201      	movs	r2, #1
 80017fe:	4013      	ands	r3, r2
 8001800:	683a      	ldr	r2, [r7, #0]
 8001802:	429a      	cmp	r2, r3
 8001804:	d001      	beq.n	800180a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e020      	b.n	800184c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2204      	movs	r2, #4
 8001810:	4013      	ands	r3, r2
 8001812:	d009      	beq.n	8001828 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001814:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4a11      	ldr	r2, [pc, #68]	; (8001860 <HAL_RCC_ClockConfig+0x1a8>)
 800181a:	4013      	ands	r3, r2
 800181c:	0019      	movs	r1, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	68da      	ldr	r2, [r3, #12]
 8001822:	4b0d      	ldr	r3, [pc, #52]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001824:	430a      	orrs	r2, r1
 8001826:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001828:	f000 f820 	bl	800186c <HAL_RCC_GetSysClockFreq>
 800182c:	0001      	movs	r1, r0
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <HAL_RCC_ClockConfig+0x1a0>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	091b      	lsrs	r3, r3, #4
 8001834:	220f      	movs	r2, #15
 8001836:	4013      	ands	r3, r2
 8001838:	4a0a      	ldr	r2, [pc, #40]	; (8001864 <HAL_RCC_ClockConfig+0x1ac>)
 800183a:	5cd3      	ldrb	r3, [r2, r3]
 800183c:	000a      	movs	r2, r1
 800183e:	40da      	lsrs	r2, r3
 8001840:	4b09      	ldr	r3, [pc, #36]	; (8001868 <HAL_RCC_ClockConfig+0x1b0>)
 8001842:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001844:	2000      	movs	r0, #0
 8001846:	f7ff f8fd 	bl	8000a44 <HAL_InitTick>
  
  return HAL_OK;
 800184a:	2300      	movs	r3, #0
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	b004      	add	sp, #16
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40022000 	.word	0x40022000
 8001858:	40021000 	.word	0x40021000
 800185c:	00001388 	.word	0x00001388
 8001860:	fffff8ff 	.word	0xfffff8ff
 8001864:	08003a2c 	.word	0x08003a2c
 8001868:	20000000 	.word	0x20000000

0800186c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800186c:	b590      	push	{r4, r7, lr}
 800186e:	b08f      	sub	sp, #60	; 0x3c
 8001870:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001872:	2314      	movs	r3, #20
 8001874:	18fb      	adds	r3, r7, r3
 8001876:	4a38      	ldr	r2, [pc, #224]	; (8001958 <HAL_RCC_GetSysClockFreq+0xec>)
 8001878:	ca13      	ldmia	r2!, {r0, r1, r4}
 800187a:	c313      	stmia	r3!, {r0, r1, r4}
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	4a36      	ldr	r2, [pc, #216]	; (800195c <HAL_RCC_GetSysClockFreq+0xf0>)
 8001884:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001886:	c313      	stmia	r3!, {r0, r1, r4}
 8001888:	6812      	ldr	r2, [r2, #0]
 800188a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001890:	2300      	movs	r3, #0
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
 8001894:	2300      	movs	r3, #0
 8001896:	637b      	str	r3, [r7, #52]	; 0x34
 8001898:	2300      	movs	r3, #0
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800189c:	2300      	movs	r3, #0
 800189e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80018a0:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf4>)
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a8:	220c      	movs	r2, #12
 80018aa:	4013      	ands	r3, r2
 80018ac:	2b0c      	cmp	r3, #12
 80018ae:	d047      	beq.n	8001940 <HAL_RCC_GetSysClockFreq+0xd4>
 80018b0:	d849      	bhi.n	8001946 <HAL_RCC_GetSysClockFreq+0xda>
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d002      	beq.n	80018bc <HAL_RCC_GetSysClockFreq+0x50>
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d003      	beq.n	80018c2 <HAL_RCC_GetSysClockFreq+0x56>
 80018ba:	e044      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018bc:	4b29      	ldr	r3, [pc, #164]	; (8001964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018be:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018c0:	e044      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80018c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c4:	0c9b      	lsrs	r3, r3, #18
 80018c6:	220f      	movs	r2, #15
 80018c8:	4013      	ands	r3, r2
 80018ca:	2214      	movs	r2, #20
 80018cc:	18ba      	adds	r2, r7, r2
 80018ce:	5cd3      	ldrb	r3, [r2, r3]
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80018d2:	4b23      	ldr	r3, [pc, #140]	; (8001960 <HAL_RCC_GetSysClockFreq+0xf4>)
 80018d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d6:	220f      	movs	r2, #15
 80018d8:	4013      	ands	r3, r2
 80018da:	1d3a      	adds	r2, r7, #4
 80018dc:	5cd3      	ldrb	r3, [r2, r3]
 80018de:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018e2:	23c0      	movs	r3, #192	; 0xc0
 80018e4:	025b      	lsls	r3, r3, #9
 80018e6:	401a      	ands	r2, r3
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	025b      	lsls	r3, r3, #9
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d109      	bne.n	8001904 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018f2:	481c      	ldr	r0, [pc, #112]	; (8001964 <HAL_RCC_GetSysClockFreq+0xf8>)
 80018f4:	f7fe fc1a 	bl	800012c <__udivsi3>
 80018f8:	0003      	movs	r3, r0
 80018fa:	001a      	movs	r2, r3
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	4353      	muls	r3, r2
 8001900:	637b      	str	r3, [r7, #52]	; 0x34
 8001902:	e01a      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001904:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001906:	23c0      	movs	r3, #192	; 0xc0
 8001908:	025b      	lsls	r3, r3, #9
 800190a:	401a      	ands	r2, r3
 800190c:	23c0      	movs	r3, #192	; 0xc0
 800190e:	025b      	lsls	r3, r3, #9
 8001910:	429a      	cmp	r2, r3
 8001912:	d109      	bne.n	8001928 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001914:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001916:	4814      	ldr	r0, [pc, #80]	; (8001968 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001918:	f7fe fc08 	bl	800012c <__udivsi3>
 800191c:	0003      	movs	r3, r0
 800191e:	001a      	movs	r2, r3
 8001920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001922:	4353      	muls	r3, r2
 8001924:	637b      	str	r3, [r7, #52]	; 0x34
 8001926:	e008      	b.n	800193a <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001928:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800192a:	480e      	ldr	r0, [pc, #56]	; (8001964 <HAL_RCC_GetSysClockFreq+0xf8>)
 800192c:	f7fe fbfe 	bl	800012c <__udivsi3>
 8001930:	0003      	movs	r3, r0
 8001932:	001a      	movs	r2, r3
 8001934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001936:	4353      	muls	r3, r2
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800193a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800193c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800193e:	e005      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001942:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001944:	e002      	b.n	800194c <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001946:	4b07      	ldr	r3, [pc, #28]	; (8001964 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001948:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800194a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800194c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800194e:	0018      	movs	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	b00f      	add	sp, #60	; 0x3c
 8001954:	bd90      	pop	{r4, r7, pc}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	08003a0c 	.word	0x08003a0c
 800195c:	08003a1c 	.word	0x08003a1c
 8001960:	40021000 	.word	0x40021000
 8001964:	007a1200 	.word	0x007a1200
 8001968:	02dc6c00 	.word	0x02dc6c00

0800196c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001970:	4b02      	ldr	r3, [pc, #8]	; (800197c <HAL_RCC_GetHCLKFreq+0x10>)
 8001972:	681b      	ldr	r3, [r3, #0]
}
 8001974:	0018      	movs	r0, r3
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	20000000 	.word	0x20000000

08001980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001984:	f7ff fff2 	bl	800196c <HAL_RCC_GetHCLKFreq>
 8001988:	0001      	movs	r1, r0
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	2207      	movs	r2, #7
 8001992:	4013      	ands	r3, r2
 8001994:	4a04      	ldr	r2, [pc, #16]	; (80019a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001996:	5cd3      	ldrb	r3, [r2, r3]
 8001998:	40d9      	lsrs	r1, r3
 800199a:	000b      	movs	r3, r1
}    
 800199c:	0018      	movs	r0, r3
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	46c0      	nop			; (mov r8, r8)
 80019a4:	40021000 	.word	0x40021000
 80019a8:	08003a3c 	.word	0x08003a3c

080019ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019b4:	2300      	movs	r3, #0
 80019b6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	2380      	movs	r3, #128	; 0x80
 80019c2:	025b      	lsls	r3, r3, #9
 80019c4:	4013      	ands	r3, r2
 80019c6:	d100      	bne.n	80019ca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80019c8:	e08e      	b.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80019ca:	2017      	movs	r0, #23
 80019cc:	183b      	adds	r3, r7, r0
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019d2:	4b67      	ldr	r3, [pc, #412]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019d4:	69da      	ldr	r2, [r3, #28]
 80019d6:	2380      	movs	r3, #128	; 0x80
 80019d8:	055b      	lsls	r3, r3, #21
 80019da:	4013      	ands	r3, r2
 80019dc:	d110      	bne.n	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	4b64      	ldr	r3, [pc, #400]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019e0:	69da      	ldr	r2, [r3, #28]
 80019e2:	4b63      	ldr	r3, [pc, #396]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019e4:	2180      	movs	r1, #128	; 0x80
 80019e6:	0549      	lsls	r1, r1, #21
 80019e8:	430a      	orrs	r2, r1
 80019ea:	61da      	str	r2, [r3, #28]
 80019ec:	4b60      	ldr	r3, [pc, #384]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80019ee:	69da      	ldr	r2, [r3, #28]
 80019f0:	2380      	movs	r3, #128	; 0x80
 80019f2:	055b      	lsls	r3, r3, #21
 80019f4:	4013      	ands	r3, r2
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019fa:	183b      	adds	r3, r7, r0
 80019fc:	2201      	movs	r2, #1
 80019fe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	4b5c      	ldr	r3, [pc, #368]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	2380      	movs	r3, #128	; 0x80
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d11a      	bne.n	8001a42 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a0c:	4b59      	ldr	r3, [pc, #356]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	4b58      	ldr	r3, [pc, #352]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001a12:	2180      	movs	r1, #128	; 0x80
 8001a14:	0049      	lsls	r1, r1, #1
 8001a16:	430a      	orrs	r2, r1
 8001a18:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff f859 	bl	8000ad0 <HAL_GetTick>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a22:	e008      	b.n	8001a36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a24:	f7ff f854 	bl	8000ad0 <HAL_GetTick>
 8001a28:	0002      	movs	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	; 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e097      	b.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b4f      	ldr	r3, [pc, #316]	; (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	4013      	ands	r3, r2
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a42:	4b4b      	ldr	r3, [pc, #300]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a44:	6a1a      	ldr	r2, [r3, #32]
 8001a46:	23c0      	movs	r3, #192	; 0xc0
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d034      	beq.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	685a      	ldr	r2, [r3, #4]
 8001a58:	23c0      	movs	r3, #192	; 0xc0
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d02c      	beq.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a64:	4b42      	ldr	r3, [pc, #264]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4a43      	ldr	r2, [pc, #268]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a6e:	4b40      	ldr	r3, [pc, #256]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a70:	6a1a      	ldr	r2, [r3, #32]
 8001a72:	4b3f      	ldr	r3, [pc, #252]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a74:	2180      	movs	r1, #128	; 0x80
 8001a76:	0249      	lsls	r1, r1, #9
 8001a78:	430a      	orrs	r2, r1
 8001a7a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a7c:	4b3c      	ldr	r3, [pc, #240]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a7e:	6a1a      	ldr	r2, [r3, #32]
 8001a80:	4b3b      	ldr	r3, [pc, #236]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a82:	493e      	ldr	r1, [pc, #248]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a84:	400a      	ands	r2, r1
 8001a86:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a88:	4b39      	ldr	r3, [pc, #228]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2201      	movs	r2, #1
 8001a92:	4013      	ands	r3, r2
 8001a94:	d013      	beq.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a96:	f7ff f81b 	bl	8000ad0 <HAL_GetTick>
 8001a9a:	0003      	movs	r3, r0
 8001a9c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a9e:	e009      	b.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa0:	f7ff f816 	bl	8000ad0 <HAL_GetTick>
 8001aa4:	0002      	movs	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	4a35      	ldr	r2, [pc, #212]	; (8001b80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e058      	b.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab4:	4b2e      	ldr	r3, [pc, #184]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	2202      	movs	r2, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d0f0      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001abe:	4b2c      	ldr	r3, [pc, #176]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4a2d      	ldr	r2, [pc, #180]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685a      	ldr	r2, [r3, #4]
 8001acc:	4b28      	ldr	r3, [pc, #160]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ad2:	2317      	movs	r3, #23
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d105      	bne.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001adc:	4b24      	ldr	r3, [pc, #144]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ade:	69da      	ldr	r2, [r3, #28]
 8001ae0:	4b23      	ldr	r3, [pc, #140]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ae2:	4928      	ldr	r1, [pc, #160]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2201      	movs	r2, #1
 8001aee:	4013      	ands	r3, r2
 8001af0:	d009      	beq.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001af2:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af6:	2203      	movs	r2, #3
 8001af8:	4393      	bics	r3, r2
 8001afa:	0019      	movs	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b02:	430a      	orrs	r2, r1
 8001b04:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d009      	beq.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b10:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b14:	2210      	movs	r2, #16
 8001b16:	4393      	bics	r3, r2
 8001b18:	0019      	movs	r1, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	68da      	ldr	r2, [r3, #12]
 8001b1e:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b20:	430a      	orrs	r2, r1
 8001b22:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	2380      	movs	r3, #128	; 0x80
 8001b2a:	029b      	lsls	r3, r3, #10
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d009      	beq.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	2280      	movs	r2, #128	; 0x80
 8001b36:	4393      	bics	r3, r2
 8001b38:	0019      	movs	r1, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	695a      	ldr	r2, [r3, #20]
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b40:	430a      	orrs	r2, r1
 8001b42:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	00db      	lsls	r3, r3, #3
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	d009      	beq.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b54:	2240      	movs	r2, #64	; 0x40
 8001b56:	4393      	bics	r3, r2
 8001b58:	0019      	movs	r1, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	691a      	ldr	r2, [r3, #16]
 8001b5e:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b60:	430a      	orrs	r2, r1
 8001b62:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b006      	add	sp, #24
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	40021000 	.word	0x40021000
 8001b74:	40007000 	.word	0x40007000
 8001b78:	fffffcff 	.word	0xfffffcff
 8001b7c:	fffeffff 	.word	0xfffeffff
 8001b80:	00001388 	.word	0x00001388
 8001b84:	efffffff 	.word	0xefffffff

08001b88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e042      	b.n	8001c20 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	223d      	movs	r2, #61	; 0x3d
 8001b9e:	5c9b      	ldrb	r3, [r3, r2]
 8001ba0:	b2db      	uxtb	r3, r3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d107      	bne.n	8001bb6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	223c      	movs	r2, #60	; 0x3c
 8001baa:	2100      	movs	r1, #0
 8001bac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f7fe fdf1 	bl	8000798 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	223d      	movs	r2, #61	; 0x3d
 8001bba:	2102      	movs	r1, #2
 8001bbc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	0010      	movs	r0, r2
 8001bca:	f000 fc47 	bl	800245c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2246      	movs	r2, #70	; 0x46
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	223e      	movs	r2, #62	; 0x3e
 8001bda:	2101      	movs	r1, #1
 8001bdc:	5499      	strb	r1, [r3, r2]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	223f      	movs	r2, #63	; 0x3f
 8001be2:	2101      	movs	r1, #1
 8001be4:	5499      	strb	r1, [r3, r2]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2240      	movs	r2, #64	; 0x40
 8001bea:	2101      	movs	r1, #1
 8001bec:	5499      	strb	r1, [r3, r2]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2241      	movs	r2, #65	; 0x41
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2242      	movs	r2, #66	; 0x42
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	5499      	strb	r1, [r3, r2]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2243      	movs	r2, #67	; 0x43
 8001c02:	2101      	movs	r1, #1
 8001c04:	5499      	strb	r1, [r3, r2]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2244      	movs	r2, #68	; 0x44
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	5499      	strb	r1, [r3, r2]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2245      	movs	r2, #69	; 0x45
 8001c12:	2101      	movs	r1, #1
 8001c14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	223d      	movs	r2, #61	; 0x3d
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	0018      	movs	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	b002      	add	sp, #8
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e042      	b.n	8001cc0 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	223d      	movs	r2, #61	; 0x3d
 8001c3e:	5c9b      	ldrb	r3, [r3, r2]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d107      	bne.n	8001c56 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	223c      	movs	r2, #60	; 0x3c
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	0018      	movs	r0, r3
 8001c52:	f000 f839 	bl	8001cc8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	223d      	movs	r2, #61	; 0x3d
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	3304      	adds	r3, #4
 8001c66:	0019      	movs	r1, r3
 8001c68:	0010      	movs	r0, r2
 8001c6a:	f000 fbf7 	bl	800245c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2246      	movs	r2, #70	; 0x46
 8001c72:	2101      	movs	r1, #1
 8001c74:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	223e      	movs	r2, #62	; 0x3e
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	5499      	strb	r1, [r3, r2]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	223f      	movs	r2, #63	; 0x3f
 8001c82:	2101      	movs	r1, #1
 8001c84:	5499      	strb	r1, [r3, r2]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2240      	movs	r2, #64	; 0x40
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	5499      	strb	r1, [r3, r2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2241      	movs	r2, #65	; 0x41
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2242      	movs	r2, #66	; 0x42
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2243      	movs	r2, #67	; 0x43
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2244      	movs	r2, #68	; 0x44
 8001caa:	2101      	movs	r1, #1
 8001cac:	5499      	strb	r1, [r3, r2]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2245      	movs	r2, #69	; 0x45
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	223d      	movs	r2, #61	; 0x3d
 8001cba:	2101      	movs	r1, #1
 8001cbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b002      	add	sp, #8
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001cd0:	46c0      	nop			; (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b002      	add	sp, #8
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d104      	bne.n	8001cf2 <HAL_TIM_IC_Start_IT+0x1a>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	223e      	movs	r2, #62	; 0x3e
 8001cec:	5c9b      	ldrb	r3, [r3, r2]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	e013      	b.n	8001d1a <HAL_TIM_IC_Start_IT+0x42>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d104      	bne.n	8001d02 <HAL_TIM_IC_Start_IT+0x2a>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	223f      	movs	r2, #63	; 0x3f
 8001cfc:	5c9b      	ldrb	r3, [r3, r2]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	e00b      	b.n	8001d1a <HAL_TIM_IC_Start_IT+0x42>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	2b08      	cmp	r3, #8
 8001d06:	d104      	bne.n	8001d12 <HAL_TIM_IC_Start_IT+0x3a>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2240      	movs	r2, #64	; 0x40
 8001d0c:	5c9b      	ldrb	r3, [r3, r2]
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	e003      	b.n	8001d1a <HAL_TIM_IC_Start_IT+0x42>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2241      	movs	r2, #65	; 0x41
 8001d16:	5c9b      	ldrb	r3, [r3, r2]
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	18ba      	adds	r2, r7, r2
 8001d1e:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d104      	bne.n	8001d30 <HAL_TIM_IC_Start_IT+0x58>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2242      	movs	r2, #66	; 0x42
 8001d2a:	5c9b      	ldrb	r3, [r3, r2]
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	e013      	b.n	8001d58 <HAL_TIM_IC_Start_IT+0x80>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	d104      	bne.n	8001d40 <HAL_TIM_IC_Start_IT+0x68>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2243      	movs	r2, #67	; 0x43
 8001d3a:	5c9b      	ldrb	r3, [r3, r2]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	e00b      	b.n	8001d58 <HAL_TIM_IC_Start_IT+0x80>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	2b08      	cmp	r3, #8
 8001d44:	d104      	bne.n	8001d50 <HAL_TIM_IC_Start_IT+0x78>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2244      	movs	r2, #68	; 0x44
 8001d4a:	5c9b      	ldrb	r3, [r3, r2]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	e003      	b.n	8001d58 <HAL_TIM_IC_Start_IT+0x80>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2245      	movs	r2, #69	; 0x45
 8001d54:	5c9b      	ldrb	r3, [r3, r2]
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	210e      	movs	r1, #14
 8001d5a:	187a      	adds	r2, r7, r1
 8001d5c:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d5e:	230f      	movs	r3, #15
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d103      	bne.n	8001d70 <HAL_TIM_IC_Start_IT+0x98>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001d68:	187b      	adds	r3, r7, r1
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d001      	beq.n	8001d74 <HAL_TIM_IC_Start_IT+0x9c>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e0a1      	b.n	8001eb8 <HAL_TIM_IC_Start_IT+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d104      	bne.n	8001d84 <HAL_TIM_IC_Start_IT+0xac>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	223e      	movs	r2, #62	; 0x3e
 8001d7e:	2102      	movs	r1, #2
 8001d80:	5499      	strb	r1, [r3, r2]
 8001d82:	e013      	b.n	8001dac <HAL_TIM_IC_Start_IT+0xd4>
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d104      	bne.n	8001d94 <HAL_TIM_IC_Start_IT+0xbc>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	223f      	movs	r2, #63	; 0x3f
 8001d8e:	2102      	movs	r1, #2
 8001d90:	5499      	strb	r1, [r3, r2]
 8001d92:	e00b      	b.n	8001dac <HAL_TIM_IC_Start_IT+0xd4>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	2b08      	cmp	r3, #8
 8001d98:	d104      	bne.n	8001da4 <HAL_TIM_IC_Start_IT+0xcc>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2240      	movs	r2, #64	; 0x40
 8001d9e:	2102      	movs	r1, #2
 8001da0:	5499      	strb	r1, [r3, r2]
 8001da2:	e003      	b.n	8001dac <HAL_TIM_IC_Start_IT+0xd4>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2241      	movs	r2, #65	; 0x41
 8001da8:	2102      	movs	r1, #2
 8001daa:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d104      	bne.n	8001dbc <HAL_TIM_IC_Start_IT+0xe4>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2242      	movs	r2, #66	; 0x42
 8001db6:	2102      	movs	r1, #2
 8001db8:	5499      	strb	r1, [r3, r2]
 8001dba:	e013      	b.n	8001de4 <HAL_TIM_IC_Start_IT+0x10c>
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	2b04      	cmp	r3, #4
 8001dc0:	d104      	bne.n	8001dcc <HAL_TIM_IC_Start_IT+0xf4>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2243      	movs	r2, #67	; 0x43
 8001dc6:	2102      	movs	r1, #2
 8001dc8:	5499      	strb	r1, [r3, r2]
 8001dca:	e00b      	b.n	8001de4 <HAL_TIM_IC_Start_IT+0x10c>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d104      	bne.n	8001ddc <HAL_TIM_IC_Start_IT+0x104>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2244      	movs	r2, #68	; 0x44
 8001dd6:	2102      	movs	r1, #2
 8001dd8:	5499      	strb	r1, [r3, r2]
 8001dda:	e003      	b.n	8001de4 <HAL_TIM_IC_Start_IT+0x10c>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2245      	movs	r2, #69	; 0x45
 8001de0:	2102      	movs	r1, #2
 8001de2:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2b0c      	cmp	r3, #12
 8001de8:	d02a      	beq.n	8001e40 <HAL_TIM_IC_Start_IT+0x168>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	2b0c      	cmp	r3, #12
 8001dee:	d830      	bhi.n	8001e52 <HAL_TIM_IC_Start_IT+0x17a>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	2b08      	cmp	r3, #8
 8001df4:	d01b      	beq.n	8001e2e <HAL_TIM_IC_Start_IT+0x156>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d82a      	bhi.n	8001e52 <HAL_TIM_IC_Start_IT+0x17a>
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_TIM_IC_Start_IT+0x132>
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d009      	beq.n	8001e1c <HAL_TIM_IC_Start_IT+0x144>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 8001e08:	e023      	b.n	8001e52 <HAL_TIM_IC_Start_IT+0x17a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	68da      	ldr	r2, [r3, #12]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2102      	movs	r1, #2
 8001e16:	430a      	orrs	r2, r1
 8001e18:	60da      	str	r2, [r3, #12]
      break;
 8001e1a:	e01b      	b.n	8001e54 <HAL_TIM_IC_Start_IT+0x17c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68da      	ldr	r2, [r3, #12]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2104      	movs	r1, #4
 8001e28:	430a      	orrs	r2, r1
 8001e2a:	60da      	str	r2, [r3, #12]
      break;
 8001e2c:	e012      	b.n	8001e54 <HAL_TIM_IC_Start_IT+0x17c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68da      	ldr	r2, [r3, #12]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2108      	movs	r1, #8
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	60da      	str	r2, [r3, #12]
      break;
 8001e3e:	e009      	b.n	8001e54 <HAL_TIM_IC_Start_IT+0x17c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68da      	ldr	r2, [r3, #12]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	430a      	orrs	r2, r1
 8001e4e:	60da      	str	r2, [r3, #12]
      break;
 8001e50:	e000      	b.n	8001e54 <HAL_TIM_IC_Start_IT+0x17c>
      break;
 8001e52:	46c0      	nop			; (mov r8, r8)
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6839      	ldr	r1, [r7, #0]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	f000 fd2b 	bl	80028b8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a16      	ldr	r2, [pc, #88]	; (8001ec0 <HAL_TIM_IC_Start_IT+0x1e8>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d00a      	beq.n	8001e82 <HAL_TIM_IC_Start_IT+0x1aa>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	05db      	lsls	r3, r3, #23
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d004      	beq.n	8001e82 <HAL_TIM_IC_Start_IT+0x1aa>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a11      	ldr	r2, [pc, #68]	; (8001ec4 <HAL_TIM_IC_Start_IT+0x1ec>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d111      	bne.n	8001ea6 <HAL_TIM_IC_Start_IT+0x1ce>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2207      	movs	r2, #7
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	2b06      	cmp	r3, #6
 8001e92:	d010      	beq.n	8001eb6 <HAL_TIM_IC_Start_IT+0x1de>
    {
      __HAL_TIM_ENABLE(htim);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ea4:	e007      	b.n	8001eb6 <HAL_TIM_IC_Start_IT+0x1de>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	0018      	movs	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	b004      	add	sp, #16
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40012c00 	.word	0x40012c00
 8001ec4:	40000400 	.word	0x40000400

08001ec8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	691b      	ldr	r3, [r3, #16]
 8001ed6:	2202      	movs	r2, #2
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d124      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	2202      	movs	r2, #2
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d11d      	bne.n	8001f28 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2203      	movs	r2, #3
 8001ef2:	4252      	negs	r2, r2
 8001ef4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	2203      	movs	r2, #3
 8001f04:	4013      	ands	r3, r2
 8001f06:	d004      	beq.n	8001f12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	f7fe f99a 	bl	8000244 <HAL_TIM_IC_CaptureCallback>
 8001f10:	e007      	b.n	8001f22 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0018      	movs	r0, r3
 8001f16:	f000 fa89 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 fa8d 	bl	800243c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	2204      	movs	r2, #4
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d125      	bne.n	8001f82 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	2204      	movs	r2, #4
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b04      	cmp	r3, #4
 8001f42:	d11e      	bne.n	8001f82 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2205      	movs	r2, #5
 8001f4a:	4252      	negs	r2, r2
 8001f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2202      	movs	r2, #2
 8001f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	699a      	ldr	r2, [r3, #24]
 8001f5a:	23c0      	movs	r3, #192	; 0xc0
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d004      	beq.n	8001f6c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	0018      	movs	r0, r3
 8001f66:	f7fe f96d 	bl	8000244 <HAL_TIM_IC_CaptureCallback>
 8001f6a:	e007      	b.n	8001f7c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	0018      	movs	r0, r3
 8001f70:	f000 fa5c 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 fa60 	bl	800243c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	2208      	movs	r2, #8
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	2b08      	cmp	r3, #8
 8001f8e:	d124      	bne.n	8001fda <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	2208      	movs	r2, #8
 8001f98:	4013      	ands	r3, r2
 8001f9a:	2b08      	cmp	r3, #8
 8001f9c:	d11d      	bne.n	8001fda <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2209      	movs	r2, #9
 8001fa4:	4252      	negs	r2, r2
 8001fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2204      	movs	r2, #4
 8001fac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	2203      	movs	r2, #3
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d004      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	f7fe f941 	bl	8000244 <HAL_TIM_IC_CaptureCallback>
 8001fc2:	e007      	b.n	8001fd4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	f000 fa30 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 fa34 	bl	800243c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	691b      	ldr	r3, [r3, #16]
 8001fe0:	2210      	movs	r2, #16
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b10      	cmp	r3, #16
 8001fe6:	d125      	bne.n	8002034 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2210      	movs	r2, #16
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b10      	cmp	r3, #16
 8001ff4:	d11e      	bne.n	8002034 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2211      	movs	r2, #17
 8001ffc:	4252      	negs	r2, r2
 8001ffe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2208      	movs	r2, #8
 8002004:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	69da      	ldr	r2, [r3, #28]
 800200c:	23c0      	movs	r3, #192	; 0xc0
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	4013      	ands	r3, r2
 8002012:	d004      	beq.n	800201e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	0018      	movs	r0, r3
 8002018:	f7fe f914 	bl	8000244 <HAL_TIM_IC_CaptureCallback>
 800201c:	e007      	b.n	800202e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	0018      	movs	r0, r3
 8002022:	f000 fa03 	bl	800242c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 fa07 	bl	800243c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	2201      	movs	r2, #1
 800203c:	4013      	ands	r3, r2
 800203e:	2b01      	cmp	r3, #1
 8002040:	d10f      	bne.n	8002062 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2201      	movs	r2, #1
 800204a:	4013      	ands	r3, r2
 800204c:	2b01      	cmp	r3, #1
 800204e:	d108      	bne.n	8002062 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2202      	movs	r2, #2
 8002056:	4252      	negs	r2, r2
 8002058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	0018      	movs	r0, r3
 800205e:	f000 f9dd 	bl	800241c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	2280      	movs	r2, #128	; 0x80
 800206a:	4013      	ands	r3, r2
 800206c:	2b80      	cmp	r3, #128	; 0x80
 800206e:	d10f      	bne.n	8002090 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	2280      	movs	r2, #128	; 0x80
 8002078:	4013      	ands	r3, r2
 800207a:	2b80      	cmp	r3, #128	; 0x80
 800207c:	d108      	bne.n	8002090 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2281      	movs	r2, #129	; 0x81
 8002084:	4252      	negs	r2, r2
 8002086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0018      	movs	r0, r3
 800208c:	f000 fc98 	bl	80029c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	691b      	ldr	r3, [r3, #16]
 8002096:	2240      	movs	r2, #64	; 0x40
 8002098:	4013      	ands	r3, r2
 800209a:	2b40      	cmp	r3, #64	; 0x40
 800209c:	d10f      	bne.n	80020be <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	2240      	movs	r2, #64	; 0x40
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b40      	cmp	r3, #64	; 0x40
 80020aa:	d108      	bne.n	80020be <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2241      	movs	r2, #65	; 0x41
 80020b2:	4252      	negs	r2, r2
 80020b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f000 f9c7 	bl	800244c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2220      	movs	r2, #32
 80020c6:	4013      	ands	r3, r2
 80020c8:	2b20      	cmp	r3, #32
 80020ca:	d10f      	bne.n	80020ec <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	2220      	movs	r2, #32
 80020d4:	4013      	ands	r3, r2
 80020d6:	2b20      	cmp	r3, #32
 80020d8:	d108      	bne.n	80020ec <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2221      	movs	r2, #33	; 0x21
 80020e0:	4252      	negs	r2, r2
 80020e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	0018      	movs	r0, r3
 80020e8:	f000 fc62 	bl	80029b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b002      	add	sp, #8
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	223c      	movs	r2, #60	; 0x3c
 8002104:	5c9b      	ldrb	r3, [r3, r2]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d101      	bne.n	800210e <HAL_TIM_IC_ConfigChannel+0x1a>
 800210a:	2302      	movs	r3, #2
 800210c:	e082      	b.n	8002214 <HAL_TIM_IC_ConfigChannel+0x120>
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	223c      	movs	r2, #60	; 0x3c
 8002112:	2101      	movs	r1, #1
 8002114:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d11b      	bne.n	8002154 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6818      	ldr	r0, [r3, #0]
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	6819      	ldr	r1, [r3, #0]
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f000 fa0c 	bl	8002548 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	699a      	ldr	r2, [r3, #24]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	210c      	movs	r1, #12
 800213c:	438a      	bics	r2, r1
 800213e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6999      	ldr	r1, [r3, #24]
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	430a      	orrs	r2, r1
 8002150:	619a      	str	r2, [r3, #24]
 8002152:	e05a      	b.n	800220a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b04      	cmp	r3, #4
 8002158:	d11c      	bne.n	8002194 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	6819      	ldr	r1, [r3, #0]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	685a      	ldr	r2, [r3, #4]
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f000 fa71 	bl	8002650 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	699a      	ldr	r2, [r3, #24]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4928      	ldr	r1, [pc, #160]	; (800221c <HAL_TIM_IC_ConfigChannel+0x128>)
 800217a:	400a      	ands	r2, r1
 800217c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6999      	ldr	r1, [r3, #24]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	021a      	lsls	r2, r3, #8
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	619a      	str	r2, [r3, #24]
 8002192:	e03a      	b.n	800220a <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b08      	cmp	r3, #8
 8002198:	d11b      	bne.n	80021d2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6818      	ldr	r0, [r3, #0]
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	6819      	ldr	r1, [r3, #0]
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	f000 fac5 	bl	8002738 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	69da      	ldr	r2, [r3, #28]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	210c      	movs	r1, #12
 80021ba:	438a      	bics	r2, r1
 80021bc:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	69d9      	ldr	r1, [r3, #28]
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	61da      	str	r2, [r3, #28]
 80021d0:	e01b      	b.n	800220a <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	6819      	ldr	r1, [r3, #0]
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	f000 fae9 	bl	80027b8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	69da      	ldr	r2, [r3, #28]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	490a      	ldr	r1, [pc, #40]	; (800221c <HAL_TIM_IC_ConfigChannel+0x128>)
 80021f2:	400a      	ands	r2, r1
 80021f4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	69d9      	ldr	r1, [r3, #28]
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	021a      	lsls	r2, r3, #8
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	223c      	movs	r2, #60	; 0x3c
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	0018      	movs	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	b004      	add	sp, #16
 800221a:	bd80      	pop	{r7, pc}
 800221c:	fffff3ff 	.word	0xfffff3ff

08002220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	223c      	movs	r2, #60	; 0x3c
 800222e:	5c9b      	ldrb	r3, [r3, r2]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_TIM_ConfigClockSource+0x18>
 8002234:	2302      	movs	r3, #2
 8002236:	e0b7      	b.n	80023a8 <HAL_TIM_ConfigClockSource+0x188>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	223c      	movs	r2, #60	; 0x3c
 800223c:	2101      	movs	r1, #1
 800223e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	223d      	movs	r2, #61	; 0x3d
 8002244:	2102      	movs	r1, #2
 8002246:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2277      	movs	r2, #119	; 0x77
 8002254:	4393      	bics	r3, r2
 8002256:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	4a55      	ldr	r2, [pc, #340]	; (80023b0 <HAL_TIM_ConfigClockSource+0x190>)
 800225c:	4013      	ands	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2280      	movs	r2, #128	; 0x80
 800226e:	0192      	lsls	r2, r2, #6
 8002270:	4293      	cmp	r3, r2
 8002272:	d040      	beq.n	80022f6 <HAL_TIM_ConfigClockSource+0xd6>
 8002274:	2280      	movs	r2, #128	; 0x80
 8002276:	0192      	lsls	r2, r2, #6
 8002278:	4293      	cmp	r3, r2
 800227a:	d900      	bls.n	800227e <HAL_TIM_ConfigClockSource+0x5e>
 800227c:	e088      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 800227e:	2280      	movs	r2, #128	; 0x80
 8002280:	0152      	lsls	r2, r2, #5
 8002282:	4293      	cmp	r3, r2
 8002284:	d100      	bne.n	8002288 <HAL_TIM_ConfigClockSource+0x68>
 8002286:	e085      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x174>
 8002288:	2280      	movs	r2, #128	; 0x80
 800228a:	0152      	lsls	r2, r2, #5
 800228c:	4293      	cmp	r3, r2
 800228e:	d900      	bls.n	8002292 <HAL_TIM_ConfigClockSource+0x72>
 8002290:	e07e      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 8002292:	2b70      	cmp	r3, #112	; 0x70
 8002294:	d018      	beq.n	80022c8 <HAL_TIM_ConfigClockSource+0xa8>
 8002296:	d900      	bls.n	800229a <HAL_TIM_ConfigClockSource+0x7a>
 8002298:	e07a      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 800229a:	2b60      	cmp	r3, #96	; 0x60
 800229c:	d04f      	beq.n	800233e <HAL_TIM_ConfigClockSource+0x11e>
 800229e:	d900      	bls.n	80022a2 <HAL_TIM_ConfigClockSource+0x82>
 80022a0:	e076      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 80022a2:	2b50      	cmp	r3, #80	; 0x50
 80022a4:	d03b      	beq.n	800231e <HAL_TIM_ConfigClockSource+0xfe>
 80022a6:	d900      	bls.n	80022aa <HAL_TIM_ConfigClockSource+0x8a>
 80022a8:	e072      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 80022aa:	2b40      	cmp	r3, #64	; 0x40
 80022ac:	d057      	beq.n	800235e <HAL_TIM_ConfigClockSource+0x13e>
 80022ae:	d900      	bls.n	80022b2 <HAL_TIM_ConfigClockSource+0x92>
 80022b0:	e06e      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 80022b2:	2b30      	cmp	r3, #48	; 0x30
 80022b4:	d063      	beq.n	800237e <HAL_TIM_ConfigClockSource+0x15e>
 80022b6:	d86b      	bhi.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 80022b8:	2b20      	cmp	r3, #32
 80022ba:	d060      	beq.n	800237e <HAL_TIM_ConfigClockSource+0x15e>
 80022bc:	d868      	bhi.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d05d      	beq.n	800237e <HAL_TIM_ConfigClockSource+0x15e>
 80022c2:	2b10      	cmp	r3, #16
 80022c4:	d05b      	beq.n	800237e <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80022c6:	e063      	b.n	8002390 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6818      	ldr	r0, [r3, #0]
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	6899      	ldr	r1, [r3, #8]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	f000 face 	bl	8002878 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2277      	movs	r2, #119	; 0x77
 80022e8:	4313      	orrs	r3, r2
 80022ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	609a      	str	r2, [r3, #8]
      break;
 80022f4:	e04f      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6818      	ldr	r0, [r3, #0]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	6899      	ldr	r1, [r3, #8]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685a      	ldr	r2, [r3, #4]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f000 fab7 	bl	8002878 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	01c9      	lsls	r1, r1, #7
 8002318:	430a      	orrs	r2, r1
 800231a:	609a      	str	r2, [r3, #8]
      break;
 800231c:	e03b      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6818      	ldr	r0, [r3, #0]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	6859      	ldr	r1, [r3, #4]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	68db      	ldr	r3, [r3, #12]
 800232a:	001a      	movs	r2, r3
 800232c:	f000 f962 	bl	80025f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2150      	movs	r1, #80	; 0x50
 8002336:	0018      	movs	r0, r3
 8002338:	f000 fa84 	bl	8002844 <TIM_ITRx_SetConfig>
      break;
 800233c:	e02b      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6818      	ldr	r0, [r3, #0]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	6859      	ldr	r1, [r3, #4]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	001a      	movs	r2, r3
 800234c:	f000 f9c2 	bl	80026d4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2160      	movs	r1, #96	; 0x60
 8002356:	0018      	movs	r0, r3
 8002358:	f000 fa74 	bl	8002844 <TIM_ITRx_SetConfig>
      break;
 800235c:	e01b      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6818      	ldr	r0, [r3, #0]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	6859      	ldr	r1, [r3, #4]
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	001a      	movs	r2, r3
 800236c:	f000 f942 	bl	80025f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2140      	movs	r1, #64	; 0x40
 8002376:	0018      	movs	r0, r3
 8002378:	f000 fa64 	bl	8002844 <TIM_ITRx_SetConfig>
      break;
 800237c:	e00b      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	0019      	movs	r1, r3
 8002388:	0010      	movs	r0, r2
 800238a:	f000 fa5b 	bl	8002844 <TIM_ITRx_SetConfig>
        break;
 800238e:	e002      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002390:	46c0      	nop			; (mov r8, r8)
 8002392:	e000      	b.n	8002396 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002394:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	223d      	movs	r2, #61	; 0x3d
 800239a:	2101      	movs	r1, #1
 800239c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	223c      	movs	r2, #60	; 0x3c
 80023a2:	2100      	movs	r1, #0
 80023a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023a6:	2300      	movs	r3, #0
}
 80023a8:	0018      	movs	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b004      	add	sp, #16
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	ffff00ff 	.word	0xffff00ff

080023b4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	2b0c      	cmp	r3, #12
 80023c6:	d01e      	beq.n	8002406 <HAL_TIM_ReadCapturedValue+0x52>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	2b0c      	cmp	r3, #12
 80023cc:	d820      	bhi.n	8002410 <HAL_TIM_ReadCapturedValue+0x5c>
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2b08      	cmp	r3, #8
 80023d2:	d013      	beq.n	80023fc <HAL_TIM_ReadCapturedValue+0x48>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d81a      	bhi.n	8002410 <HAL_TIM_ReadCapturedValue+0x5c>
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d003      	beq.n	80023e8 <HAL_TIM_ReadCapturedValue+0x34>
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d005      	beq.n	80023f2 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 80023e6:	e013      	b.n	8002410 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ee:	60fb      	str	r3, [r7, #12]
      break;
 80023f0:	e00f      	b.n	8002412 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f8:	60fb      	str	r3, [r7, #12]
      break;
 80023fa:	e00a      	b.n	8002412 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002402:	60fb      	str	r3, [r7, #12]
      break;
 8002404:	e005      	b.n	8002412 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240c:	60fb      	str	r3, [r7, #12]
      break;
 800240e:	e000      	b.n	8002412 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8002410:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 8002412:	68fb      	ldr	r3, [r7, #12]
}
 8002414:	0018      	movs	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	b004      	add	sp, #16
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002454:	46c0      	nop			; (mov r8, r8)
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}

0800245c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b084      	sub	sp, #16
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a30      	ldr	r2, [pc, #192]	; (8002530 <TIM_Base_SetConfig+0xd4>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d008      	beq.n	8002486 <TIM_Base_SetConfig+0x2a>
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	2380      	movs	r3, #128	; 0x80
 8002478:	05db      	lsls	r3, r3, #23
 800247a:	429a      	cmp	r2, r3
 800247c:	d003      	beq.n	8002486 <TIM_Base_SetConfig+0x2a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a2c      	ldr	r2, [pc, #176]	; (8002534 <TIM_Base_SetConfig+0xd8>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d108      	bne.n	8002498 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2270      	movs	r2, #112	; 0x70
 800248a:	4393      	bics	r3, r2
 800248c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	4313      	orrs	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a25      	ldr	r2, [pc, #148]	; (8002530 <TIM_Base_SetConfig+0xd4>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d014      	beq.n	80024ca <TIM_Base_SetConfig+0x6e>
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	2380      	movs	r3, #128	; 0x80
 80024a4:	05db      	lsls	r3, r3, #23
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d00f      	beq.n	80024ca <TIM_Base_SetConfig+0x6e>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a21      	ldr	r2, [pc, #132]	; (8002534 <TIM_Base_SetConfig+0xd8>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d00b      	beq.n	80024ca <TIM_Base_SetConfig+0x6e>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a20      	ldr	r2, [pc, #128]	; (8002538 <TIM_Base_SetConfig+0xdc>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d007      	beq.n	80024ca <TIM_Base_SetConfig+0x6e>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a1f      	ldr	r2, [pc, #124]	; (800253c <TIM_Base_SetConfig+0xe0>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <TIM_Base_SetConfig+0x6e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a1e      	ldr	r2, [pc, #120]	; (8002540 <TIM_Base_SetConfig+0xe4>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d108      	bne.n	80024dc <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4a1d      	ldr	r2, [pc, #116]	; (8002544 <TIM_Base_SetConfig+0xe8>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4313      	orrs	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	2280      	movs	r2, #128	; 0x80
 80024e0:	4393      	bics	r3, r2
 80024e2:	001a      	movs	r2, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a0a      	ldr	r2, [pc, #40]	; (8002530 <TIM_Base_SetConfig+0xd4>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d007      	beq.n	800251a <TIM_Base_SetConfig+0xbe>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a0b      	ldr	r2, [pc, #44]	; (800253c <TIM_Base_SetConfig+0xe0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_Base_SetConfig+0xbe>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <TIM_Base_SetConfig+0xe4>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d103      	bne.n	8002522 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	691a      	ldr	r2, [r3, #16]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	615a      	str	r2, [r3, #20]
}
 8002528:	46c0      	nop			; (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b004      	add	sp, #16
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40012c00 	.word	0x40012c00
 8002534:	40000400 	.word	0x40000400
 8002538:	40002000 	.word	0x40002000
 800253c:	40014400 	.word	0x40014400
 8002540:	40014800 	.word	0x40014800
 8002544:	fffffcff 	.word	0xfffffcff

08002548 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
 8002554:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a1b      	ldr	r3, [r3, #32]
 800255a:	2201      	movs	r2, #1
 800255c:	4393      	bics	r3, r2
 800255e:	001a      	movs	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	699b      	ldr	r3, [r3, #24]
 8002568:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a1e      	ldr	r2, [pc, #120]	; (80025ec <TIM_TI1_SetConfig+0xa4>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d008      	beq.n	800258a <TIM_TI1_SetConfig+0x42>
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	2380      	movs	r3, #128	; 0x80
 800257c:	05db      	lsls	r3, r3, #23
 800257e:	429a      	cmp	r2, r3
 8002580:	d003      	beq.n	800258a <TIM_TI1_SetConfig+0x42>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4a1a      	ldr	r2, [pc, #104]	; (80025f0 <TIM_TI1_SetConfig+0xa8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d101      	bne.n	800258e <TIM_TI1_SetConfig+0x46>
 800258a:	2301      	movs	r3, #1
 800258c:	e000      	b.n	8002590 <TIM_TI1_SetConfig+0x48>
 800258e:	2300      	movs	r3, #0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	2203      	movs	r2, #3
 8002598:	4393      	bics	r3, r2
 800259a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e003      	b.n	80025ae <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	2201      	movs	r2, #1
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	22f0      	movs	r2, #240	; 0xf0
 80025b2:	4393      	bics	r3, r2
 80025b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	011b      	lsls	r3, r3, #4
 80025ba:	22ff      	movs	r2, #255	; 0xff
 80025bc:	4013      	ands	r3, r2
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	220a      	movs	r2, #10
 80025c8:	4393      	bics	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	220a      	movs	r2, #10
 80025d0:	4013      	ands	r3, r2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	693a      	ldr	r2, [r7, #16]
 80025e2:	621a      	str	r2, [r3, #32]
}
 80025e4:	46c0      	nop			; (mov r8, r8)
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b006      	add	sp, #24
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40012c00 	.word	0x40012c00
 80025f0:	40000400 	.word	0x40000400

080025f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	2201      	movs	r2, #1
 800260c:	4393      	bics	r3, r2
 800260e:	001a      	movs	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	22f0      	movs	r2, #240	; 0xf0
 800261e:	4393      	bics	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	011b      	lsls	r3, r3, #4
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	4313      	orrs	r3, r2
 800262a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	220a      	movs	r2, #10
 8002630:	4393      	bics	r3, r2
 8002632:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002634:	697a      	ldr	r2, [r7, #20]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	697a      	ldr	r2, [r7, #20]
 8002646:	621a      	str	r2, [r3, #32]
}
 8002648:	46c0      	nop			; (mov r8, r8)
 800264a:	46bd      	mov	sp, r7
 800264c:	b006      	add	sp, #24
 800264e:	bd80      	pop	{r7, pc}

08002650 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
 800265c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	2210      	movs	r2, #16
 8002664:	4393      	bics	r3, r2
 8002666:	001a      	movs	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	4a14      	ldr	r2, [pc, #80]	; (80026cc <TIM_TI2_SetConfig+0x7c>)
 800267c:	4013      	ands	r3, r2
 800267e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	021b      	lsls	r3, r3, #8
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	4313      	orrs	r3, r2
 8002688:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	4a10      	ldr	r2, [pc, #64]	; (80026d0 <TIM_TI2_SetConfig+0x80>)
 800268e:	4013      	ands	r3, r2
 8002690:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	031b      	lsls	r3, r3, #12
 8002696:	041b      	lsls	r3, r3, #16
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	4313      	orrs	r3, r2
 800269e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	22a0      	movs	r2, #160	; 0xa0
 80026a4:	4393      	bics	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	22a0      	movs	r2, #160	; 0xa0
 80026ae:	4013      	ands	r3, r2
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	621a      	str	r2, [r3, #32]
}
 80026c2:	46c0      	nop			; (mov r8, r8)
 80026c4:	46bd      	mov	sp, r7
 80026c6:	b006      	add	sp, #24
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	fffffcff 	.word	0xfffffcff
 80026d0:	ffff0fff 	.word	0xffff0fff

080026d4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	2210      	movs	r2, #16
 80026e6:	4393      	bics	r3, r2
 80026e8:	001a      	movs	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	4a0d      	ldr	r2, [pc, #52]	; (8002734 <TIM_TI2_ConfigInputStage+0x60>)
 80026fe:	4013      	ands	r3, r2
 8002700:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	031b      	lsls	r3, r3, #12
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	4313      	orrs	r3, r2
 800270a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	22a0      	movs	r2, #160	; 0xa0
 8002710:	4393      	bics	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	697a      	ldr	r2, [r7, #20]
 8002722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	693a      	ldr	r2, [r7, #16]
 8002728:	621a      	str	r2, [r3, #32]
}
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	46bd      	mov	sp, r7
 800272e:	b006      	add	sp, #24
 8002730:	bd80      	pop	{r7, pc}
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	ffff0fff 	.word	0xffff0fff

08002738 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <TIM_TI3_SetConfig+0x78>)
 800274c:	401a      	ands	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2203      	movs	r2, #3
 8002762:	4393      	bics	r3, r2
 8002764:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4313      	orrs	r3, r2
 800276c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	22f0      	movs	r2, #240	; 0xf0
 8002772:	4393      	bics	r3, r2
 8002774:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	011b      	lsls	r3, r3, #4
 800277a:	22ff      	movs	r2, #255	; 0xff
 800277c:	4013      	ands	r3, r2
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	4313      	orrs	r3, r2
 8002782:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	4a0b      	ldr	r2, [pc, #44]	; (80027b4 <TIM_TI3_SetConfig+0x7c>)
 8002788:	4013      	ands	r3, r2
 800278a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	021a      	lsls	r2, r3, #8
 8002790:	23a0      	movs	r3, #160	; 0xa0
 8002792:	011b      	lsls	r3, r3, #4
 8002794:	4013      	ands	r3, r2
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	621a      	str	r2, [r3, #32]
}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	b006      	add	sp, #24
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	fffffeff 	.word	0xfffffeff
 80027b4:	fffff5ff 	.word	0xfffff5ff

080027b8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
 80027c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4a1a      	ldr	r2, [pc, #104]	; (8002834 <TIM_TI4_SetConfig+0x7c>)
 80027cc:	401a      	ands	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	4a15      	ldr	r2, [pc, #84]	; (8002838 <TIM_TI4_SetConfig+0x80>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	021b      	lsls	r3, r3, #8
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	4a12      	ldr	r2, [pc, #72]	; (800283c <TIM_TI4_SetConfig+0x84>)
 80027f4:	4013      	ands	r3, r2
 80027f6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	031b      	lsls	r3, r3, #12
 80027fc:	041b      	lsls	r3, r3, #16
 80027fe:	0c1b      	lsrs	r3, r3, #16
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4313      	orrs	r3, r2
 8002804:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4a0d      	ldr	r2, [pc, #52]	; (8002840 <TIM_TI4_SetConfig+0x88>)
 800280a:	4013      	ands	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	031a      	lsls	r2, r3, #12
 8002812:	23a0      	movs	r3, #160	; 0xa0
 8002814:	021b      	lsls	r3, r3, #8
 8002816:	4013      	ands	r3, r2
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	4313      	orrs	r3, r2
 800281c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	697a      	ldr	r2, [r7, #20]
 8002822:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	621a      	str	r2, [r3, #32]
}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	b006      	add	sp, #24
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	ffffefff 	.word	0xffffefff
 8002838:	fffffcff 	.word	0xfffffcff
 800283c:	ffff0fff 	.word	0xffff0fff
 8002840:	ffff5fff 	.word	0xffff5fff

08002844 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2270      	movs	r2, #112	; 0x70
 8002858:	4393      	bics	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	2207      	movs	r2, #7
 8002864:	4313      	orrs	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	609a      	str	r2, [r3, #8]
}
 800286e:	46c0      	nop			; (mov r8, r8)
 8002870:	46bd      	mov	sp, r7
 8002872:	b004      	add	sp, #16
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	4a09      	ldr	r2, [pc, #36]	; (80028b4 <TIM_ETR_SetConfig+0x3c>)
 8002890:	4013      	ands	r3, r2
 8002892:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	021a      	lsls	r2, r3, #8
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	431a      	orrs	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4313      	orrs	r3, r2
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	609a      	str	r2, [r3, #8]
}
 80028ac:	46c0      	nop			; (mov r8, r8)
 80028ae:	46bd      	mov	sp, r7
 80028b0:	b006      	add	sp, #24
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	ffff00ff 	.word	0xffff00ff

080028b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	221f      	movs	r2, #31
 80028c8:	4013      	ands	r3, r2
 80028ca:	2201      	movs	r2, #1
 80028cc:	409a      	lsls	r2, r3
 80028ce:	0013      	movs	r3, r2
 80028d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	43d2      	mvns	r2, r2
 80028da:	401a      	ands	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6a1a      	ldr	r2, [r3, #32]
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	211f      	movs	r1, #31
 80028e8:	400b      	ands	r3, r1
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	4099      	lsls	r1, r3
 80028ee:	000b      	movs	r3, r1
 80028f0:	431a      	orrs	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	621a      	str	r2, [r3, #32]
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b006      	add	sp, #24
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	223c      	movs	r2, #60	; 0x3c
 800290e:	5c9b      	ldrb	r3, [r3, r2]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002914:	2302      	movs	r3, #2
 8002916:	e042      	b.n	800299e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	223c      	movs	r2, #60	; 0x3c
 800291c:	2101      	movs	r1, #1
 800291e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	223d      	movs	r2, #61	; 0x3d
 8002924:	2102      	movs	r1, #2
 8002926:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2270      	movs	r2, #112	; 0x70
 800293c:	4393      	bics	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	4313      	orrs	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a14      	ldr	r2, [pc, #80]	; (80029a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d00a      	beq.n	8002972 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	2380      	movs	r3, #128	; 0x80
 8002962:	05db      	lsls	r3, r3, #23
 8002964:	429a      	cmp	r2, r3
 8002966:	d004      	beq.n	8002972 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a0f      	ldr	r2, [pc, #60]	; (80029ac <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d10c      	bne.n	800298c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2280      	movs	r2, #128	; 0x80
 8002976:	4393      	bics	r3, r2
 8002978:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	4313      	orrs	r3, r2
 8002982:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	223d      	movs	r2, #61	; 0x3d
 8002990:	2101      	movs	r1, #1
 8002992:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	223c      	movs	r2, #60	; 0x3c
 8002998:	2100      	movs	r1, #0
 800299a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	0018      	movs	r0, r3
 80029a0:	46bd      	mov	sp, r7
 80029a2:	b004      	add	sp, #16
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	40012c00 	.word	0x40012c00
 80029ac:	40000400 	.word	0x40000400

080029b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b002      	add	sp, #8
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029c8:	46c0      	nop			; (mov r8, r8)
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b002      	add	sp, #8
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e044      	b.n	8002a6c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2274      	movs	r2, #116	; 0x74
 80029ee:	2100      	movs	r1, #0
 80029f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f7fd ff21 	bl	800083c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2224      	movs	r2, #36	; 0x24
 80029fe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	438a      	bics	r2, r1
 8002a0e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	0018      	movs	r0, r3
 8002a14:	f000 f8da 	bl	8002bcc <UART_SetConfig>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d101      	bne.n	8002a22 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e024      	b.n	8002a6c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f000 fa0d 	bl	8002e4c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	490d      	ldr	r1, [pc, #52]	; (8002a74 <HAL_UART_Init+0xa4>)
 8002a3e:	400a      	ands	r2, r1
 8002a40:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	212a      	movs	r1, #42	; 0x2a
 8002a4e:	438a      	bics	r2, r1
 8002a50:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2101      	movs	r1, #1
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f000 faa5 	bl	8002fb4 <UART_CheckIdleState>
 8002a6a:	0003      	movs	r3, r0
}
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	b002      	add	sp, #8
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	ffffb7ff 	.word	0xffffb7ff

08002a78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	; 0x28
 8002a7c:	af02      	add	r7, sp, #8
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	1dbb      	adds	r3, r7, #6
 8002a86:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	d000      	beq.n	8002a92 <HAL_UART_Transmit+0x1a>
 8002a90:	e096      	b.n	8002bc0 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_UART_Transmit+0x28>
 8002a98:	1dbb      	adds	r3, r7, #6
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e08e      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	2380      	movs	r3, #128	; 0x80
 8002aaa:	015b      	lsls	r3, r3, #5
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d109      	bne.n	8002ac4 <HAL_UART_Transmit+0x4c>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d105      	bne.n	8002ac4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	2201      	movs	r2, #1
 8002abc:	4013      	ands	r3, r2
 8002abe:	d001      	beq.n	8002ac4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e07e      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2274      	movs	r2, #116	; 0x74
 8002ac8:	5c9b      	ldrb	r3, [r3, r2]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d101      	bne.n	8002ad2 <HAL_UART_Transmit+0x5a>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	e077      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2274      	movs	r2, #116	; 0x74
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2280      	movs	r2, #128	; 0x80
 8002ade:	2100      	movs	r1, #0
 8002ae0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2221      	movs	r2, #33	; 0x21
 8002ae6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ae8:	f7fd fff2 	bl	8000ad0 <HAL_GetTick>
 8002aec:	0003      	movs	r3, r0
 8002aee:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1dba      	adds	r2, r7, #6
 8002af4:	2150      	movs	r1, #80	; 0x50
 8002af6:	8812      	ldrh	r2, [r2, #0]
 8002af8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	1dba      	adds	r2, r7, #6
 8002afe:	2152      	movs	r1, #82	; 0x52
 8002b00:	8812      	ldrh	r2, [r2, #0]
 8002b02:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	2380      	movs	r3, #128	; 0x80
 8002b0a:	015b      	lsls	r3, r3, #5
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d108      	bne.n	8002b22 <HAL_UART_Transmit+0xaa>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d104      	bne.n	8002b22 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	61bb      	str	r3, [r7, #24]
 8002b20:	e003      	b.n	8002b2a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2274      	movs	r2, #116	; 0x74
 8002b2e:	2100      	movs	r1, #0
 8002b30:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002b32:	e02d      	b.n	8002b90 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	9300      	str	r3, [sp, #0]
 8002b3c:	0013      	movs	r3, r2
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2180      	movs	r1, #128	; 0x80
 8002b42:	f000 fa7f 	bl	8003044 <UART_WaitOnFlagUntilTimeout>
 8002b46:	1e03      	subs	r3, r0, #0
 8002b48:	d001      	beq.n	8002b4e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e039      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10b      	bne.n	8002b6c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	881a      	ldrh	r2, [r3, #0]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	05d2      	lsls	r2, r2, #23
 8002b5e:	0dd2      	lsrs	r2, r2, #23
 8002b60:	b292      	uxth	r2, r2
 8002b62:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	3302      	adds	r3, #2
 8002b68:	61bb      	str	r3, [r7, #24]
 8002b6a:	e008      	b.n	8002b7e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	781a      	ldrb	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	b292      	uxth	r2, r2
 8002b76:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2252      	movs	r2, #82	; 0x52
 8002b82:	5a9b      	ldrh	r3, [r3, r2]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b299      	uxth	r1, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2252      	movs	r2, #82	; 0x52
 8002b8e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2252      	movs	r2, #82	; 0x52
 8002b94:	5a9b      	ldrh	r3, [r3, r2]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1cb      	bne.n	8002b34 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b9c:	697a      	ldr	r2, [r7, #20]
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	0013      	movs	r3, r2
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2140      	movs	r1, #64	; 0x40
 8002baa:	f000 fa4b 	bl	8003044 <UART_WaitOnFlagUntilTimeout>
 8002bae:	1e03      	subs	r3, r0, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e005      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	e000      	b.n	8002bc2 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002bc0:	2302      	movs	r3, #2
  }
}
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b008      	add	sp, #32
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bd4:	231e      	movs	r3, #30
 8002bd6:	18fb      	adds	r3, r7, r3
 8002bd8:	2200      	movs	r2, #0
 8002bda:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	431a      	orrs	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a8d      	ldr	r2, [pc, #564]	; (8002e30 <UART_SetConfig+0x264>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	697a      	ldr	r2, [r7, #20]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	4a88      	ldr	r2, [pc, #544]	; (8002e34 <UART_SetConfig+0x268>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	0019      	movs	r1, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68da      	ldr	r2, [r3, #12]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	4a7f      	ldr	r2, [pc, #508]	; (8002e38 <UART_SetConfig+0x26c>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	0019      	movs	r1, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a7b      	ldr	r2, [pc, #492]	; (8002e3c <UART_SetConfig+0x270>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d127      	bne.n	8002ca2 <UART_SetConfig+0xd6>
 8002c52:	4b7b      	ldr	r3, [pc, #492]	; (8002e40 <UART_SetConfig+0x274>)
 8002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c56:	2203      	movs	r2, #3
 8002c58:	4013      	ands	r3, r2
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d00d      	beq.n	8002c7a <UART_SetConfig+0xae>
 8002c5e:	d81b      	bhi.n	8002c98 <UART_SetConfig+0xcc>
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d014      	beq.n	8002c8e <UART_SetConfig+0xc2>
 8002c64:	d818      	bhi.n	8002c98 <UART_SetConfig+0xcc>
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d002      	beq.n	8002c70 <UART_SetConfig+0xa4>
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d00a      	beq.n	8002c84 <UART_SetConfig+0xb8>
 8002c6e:	e013      	b.n	8002c98 <UART_SetConfig+0xcc>
 8002c70:	231f      	movs	r3, #31
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]
 8002c78:	e021      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002c7a:	231f      	movs	r3, #31
 8002c7c:	18fb      	adds	r3, r7, r3
 8002c7e:	2202      	movs	r2, #2
 8002c80:	701a      	strb	r2, [r3, #0]
 8002c82:	e01c      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002c84:	231f      	movs	r3, #31
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	2204      	movs	r2, #4
 8002c8a:	701a      	strb	r2, [r3, #0]
 8002c8c:	e017      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002c8e:	231f      	movs	r3, #31
 8002c90:	18fb      	adds	r3, r7, r3
 8002c92:	2208      	movs	r2, #8
 8002c94:	701a      	strb	r2, [r3, #0]
 8002c96:	e012      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002c98:	231f      	movs	r3, #31
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	2210      	movs	r2, #16
 8002c9e:	701a      	strb	r2, [r3, #0]
 8002ca0:	e00d      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a67      	ldr	r2, [pc, #412]	; (8002e44 <UART_SetConfig+0x278>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d104      	bne.n	8002cb6 <UART_SetConfig+0xea>
 8002cac:	231f      	movs	r3, #31
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
 8002cb4:	e003      	b.n	8002cbe <UART_SetConfig+0xf2>
 8002cb6:	231f      	movs	r3, #31
 8002cb8:	18fb      	adds	r3, r7, r3
 8002cba:	2210      	movs	r2, #16
 8002cbc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69da      	ldr	r2, [r3, #28]
 8002cc2:	2380      	movs	r3, #128	; 0x80
 8002cc4:	021b      	lsls	r3, r3, #8
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d15d      	bne.n	8002d86 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8002cca:	231f      	movs	r3, #31
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d015      	beq.n	8002d00 <UART_SetConfig+0x134>
 8002cd4:	dc18      	bgt.n	8002d08 <UART_SetConfig+0x13c>
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d00d      	beq.n	8002cf6 <UART_SetConfig+0x12a>
 8002cda:	dc15      	bgt.n	8002d08 <UART_SetConfig+0x13c>
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d002      	beq.n	8002ce6 <UART_SetConfig+0x11a>
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d005      	beq.n	8002cf0 <UART_SetConfig+0x124>
 8002ce4:	e010      	b.n	8002d08 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ce6:	f7fe fe4b 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8002cea:	0003      	movs	r3, r0
 8002cec:	61bb      	str	r3, [r7, #24]
        break;
 8002cee:	e012      	b.n	8002d16 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cf0:	4b55      	ldr	r3, [pc, #340]	; (8002e48 <UART_SetConfig+0x27c>)
 8002cf2:	61bb      	str	r3, [r7, #24]
        break;
 8002cf4:	e00f      	b.n	8002d16 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cf6:	f7fe fdb9 	bl	800186c <HAL_RCC_GetSysClockFreq>
 8002cfa:	0003      	movs	r3, r0
 8002cfc:	61bb      	str	r3, [r7, #24]
        break;
 8002cfe:	e00a      	b.n	8002d16 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	021b      	lsls	r3, r3, #8
 8002d04:	61bb      	str	r3, [r7, #24]
        break;
 8002d06:	e006      	b.n	8002d16 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002d0c:	231e      	movs	r3, #30
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
        break;
 8002d14:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d100      	bne.n	8002d1e <UART_SetConfig+0x152>
 8002d1c:	e07b      	b.n	8002e16 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	005a      	lsls	r2, r3, #1
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	085b      	lsrs	r3, r3, #1
 8002d28:	18d2      	adds	r2, r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	0019      	movs	r1, r3
 8002d30:	0010      	movs	r0, r2
 8002d32:	f7fd f9fb 	bl	800012c <__udivsi3>
 8002d36:	0003      	movs	r3, r0
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	2b0f      	cmp	r3, #15
 8002d40:	d91c      	bls.n	8002d7c <UART_SetConfig+0x1b0>
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	2380      	movs	r3, #128	; 0x80
 8002d46:	025b      	lsls	r3, r3, #9
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d217      	bcs.n	8002d7c <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	200e      	movs	r0, #14
 8002d52:	183b      	adds	r3, r7, r0
 8002d54:	210f      	movs	r1, #15
 8002d56:	438a      	bics	r2, r1
 8002d58:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	085b      	lsrs	r3, r3, #1
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	2207      	movs	r2, #7
 8002d62:	4013      	ands	r3, r2
 8002d64:	b299      	uxth	r1, r3
 8002d66:	183b      	adds	r3, r7, r0
 8002d68:	183a      	adds	r2, r7, r0
 8002d6a:	8812      	ldrh	r2, [r2, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	183a      	adds	r2, r7, r0
 8002d76:	8812      	ldrh	r2, [r2, #0]
 8002d78:	60da      	str	r2, [r3, #12]
 8002d7a:	e04c      	b.n	8002e16 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002d7c:	231e      	movs	r3, #30
 8002d7e:	18fb      	adds	r3, r7, r3
 8002d80:	2201      	movs	r2, #1
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	e047      	b.n	8002e16 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d86:	231f      	movs	r3, #31
 8002d88:	18fb      	adds	r3, r7, r3
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d015      	beq.n	8002dbc <UART_SetConfig+0x1f0>
 8002d90:	dc18      	bgt.n	8002dc4 <UART_SetConfig+0x1f8>
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d00d      	beq.n	8002db2 <UART_SetConfig+0x1e6>
 8002d96:	dc15      	bgt.n	8002dc4 <UART_SetConfig+0x1f8>
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d002      	beq.n	8002da2 <UART_SetConfig+0x1d6>
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d005      	beq.n	8002dac <UART_SetConfig+0x1e0>
 8002da0:	e010      	b.n	8002dc4 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002da2:	f7fe fded 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8002da6:	0003      	movs	r3, r0
 8002da8:	61bb      	str	r3, [r7, #24]
        break;
 8002daa:	e012      	b.n	8002dd2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002dac:	4b26      	ldr	r3, [pc, #152]	; (8002e48 <UART_SetConfig+0x27c>)
 8002dae:	61bb      	str	r3, [r7, #24]
        break;
 8002db0:	e00f      	b.n	8002dd2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002db2:	f7fe fd5b 	bl	800186c <HAL_RCC_GetSysClockFreq>
 8002db6:	0003      	movs	r3, r0
 8002db8:	61bb      	str	r3, [r7, #24]
        break;
 8002dba:	e00a      	b.n	8002dd2 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002dbc:	2380      	movs	r3, #128	; 0x80
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	61bb      	str	r3, [r7, #24]
        break;
 8002dc2:	e006      	b.n	8002dd2 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002dc8:	231e      	movs	r3, #30
 8002dca:	18fb      	adds	r3, r7, r3
 8002dcc:	2201      	movs	r2, #1
 8002dce:	701a      	strb	r2, [r3, #0]
        break;
 8002dd0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d01e      	beq.n	8002e16 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	085a      	lsrs	r2, r3, #1
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	18d2      	adds	r2, r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	0019      	movs	r1, r3
 8002de8:	0010      	movs	r0, r2
 8002dea:	f7fd f99f 	bl	800012c <__udivsi3>
 8002dee:	0003      	movs	r3, r0
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	2b0f      	cmp	r3, #15
 8002df8:	d909      	bls.n	8002e0e <UART_SetConfig+0x242>
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	025b      	lsls	r3, r3, #9
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d204      	bcs.n	8002e0e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	60da      	str	r2, [r3, #12]
 8002e0c:	e003      	b.n	8002e16 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8002e0e:	231e      	movs	r3, #30
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	2201      	movs	r2, #1
 8002e14:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e22:	231e      	movs	r3, #30
 8002e24:	18fb      	adds	r3, r7, r3
 8002e26:	781b      	ldrb	r3, [r3, #0]
}
 8002e28:	0018      	movs	r0, r3
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	b008      	add	sp, #32
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	efff69f3 	.word	0xefff69f3
 8002e34:	ffffcfff 	.word	0xffffcfff
 8002e38:	fffff4ff 	.word	0xfffff4ff
 8002e3c:	40013800 	.word	0x40013800
 8002e40:	40021000 	.word	0x40021000
 8002e44:	40004400 	.word	0x40004400
 8002e48:	007a1200 	.word	0x007a1200

08002e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d00b      	beq.n	8002e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	4a4a      	ldr	r2, [pc, #296]	; (8002f90 <UART_AdvFeatureConfig+0x144>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	0019      	movs	r1, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d00b      	beq.n	8002e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	4a43      	ldr	r2, [pc, #268]	; (8002f94 <UART_AdvFeatureConfig+0x148>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	0019      	movs	r1, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9c:	2204      	movs	r2, #4
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d00b      	beq.n	8002eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4a3b      	ldr	r2, [pc, #236]	; (8002f98 <UART_AdvFeatureConfig+0x14c>)
 8002eaa:	4013      	ands	r3, r2
 8002eac:	0019      	movs	r1, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebe:	2208      	movs	r2, #8
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d00b      	beq.n	8002edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4a34      	ldr	r2, [pc, #208]	; (8002f9c <UART_AdvFeatureConfig+0x150>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	0019      	movs	r1, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	d00b      	beq.n	8002efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <UART_AdvFeatureConfig+0x154>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	2220      	movs	r2, #32
 8002f04:	4013      	ands	r3, r2
 8002f06:	d00b      	beq.n	8002f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	4a25      	ldr	r2, [pc, #148]	; (8002fa4 <UART_AdvFeatureConfig+0x158>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	0019      	movs	r1, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	2240      	movs	r2, #64	; 0x40
 8002f26:	4013      	ands	r3, r2
 8002f28:	d01d      	beq.n	8002f66 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4a1d      	ldr	r2, [pc, #116]	; (8002fa8 <UART_AdvFeatureConfig+0x15c>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	0019      	movs	r1, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f46:	2380      	movs	r3, #128	; 0x80
 8002f48:	035b      	lsls	r3, r3, #13
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d10b      	bne.n	8002f66 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	4a15      	ldr	r2, [pc, #84]	; (8002fac <UART_AdvFeatureConfig+0x160>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	0019      	movs	r1, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	2280      	movs	r2, #128	; 0x80
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	d00b      	beq.n	8002f88 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	4a0e      	ldr	r2, [pc, #56]	; (8002fb0 <UART_AdvFeatureConfig+0x164>)
 8002f78:	4013      	ands	r3, r2
 8002f7a:	0019      	movs	r1, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	605a      	str	r2, [r3, #4]
  }
}
 8002f88:	46c0      	nop			; (mov r8, r8)
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b002      	add	sp, #8
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	fffdffff 	.word	0xfffdffff
 8002f94:	fffeffff 	.word	0xfffeffff
 8002f98:	fffbffff 	.word	0xfffbffff
 8002f9c:	ffff7fff 	.word	0xffff7fff
 8002fa0:	ffffefff 	.word	0xffffefff
 8002fa4:	ffffdfff 	.word	0xffffdfff
 8002fa8:	ffefffff 	.word	0xffefffff
 8002fac:	ff9fffff 	.word	0xff9fffff
 8002fb0:	fff7ffff 	.word	0xfff7ffff

08002fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af02      	add	r7, sp, #8
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2280      	movs	r2, #128	; 0x80
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002fc4:	f7fd fd84 	bl	8000ad0 <HAL_GetTick>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2208      	movs	r2, #8
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d10c      	bne.n	8002ff4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2280      	movs	r2, #128	; 0x80
 8002fde:	0391      	lsls	r1, r2, #14
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4a17      	ldr	r2, [pc, #92]	; (8003040 <UART_CheckIdleState+0x8c>)
 8002fe4:	9200      	str	r2, [sp, #0]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f000 f82c 	bl	8003044 <UART_WaitOnFlagUntilTimeout>
 8002fec:	1e03      	subs	r3, r0, #0
 8002fee:	d001      	beq.n	8002ff4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e021      	b.n	8003038 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d10c      	bne.n	800301c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2280      	movs	r2, #128	; 0x80
 8003006:	03d1      	lsls	r1, r2, #15
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	4a0d      	ldr	r2, [pc, #52]	; (8003040 <UART_CheckIdleState+0x8c>)
 800300c:	9200      	str	r2, [sp, #0]
 800300e:	2200      	movs	r2, #0
 8003010:	f000 f818 	bl	8003044 <UART_WaitOnFlagUntilTimeout>
 8003014:	1e03      	subs	r3, r0, #0
 8003016:	d001      	beq.n	800301c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e00d      	b.n	8003038 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2274      	movs	r2, #116	; 0x74
 8003032:	2100      	movs	r1, #0
 8003034:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	0018      	movs	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	b004      	add	sp, #16
 800303e:	bd80      	pop	{r7, pc}
 8003040:	01ffffff 	.word	0x01ffffff

08003044 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	603b      	str	r3, [r7, #0]
 8003050:	1dfb      	adds	r3, r7, #7
 8003052:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003054:	e05e      	b.n	8003114 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	3301      	adds	r3, #1
 800305a:	d05b      	beq.n	8003114 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800305c:	f7fd fd38 	bl	8000ad0 <HAL_GetTick>
 8003060:	0002      	movs	r2, r0
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	429a      	cmp	r2, r3
 800306a:	d302      	bcc.n	8003072 <UART_WaitOnFlagUntilTimeout+0x2e>
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d11b      	bne.n	80030aa <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	492f      	ldr	r1, [pc, #188]	; (800313c <UART_WaitOnFlagUntilTimeout+0xf8>)
 800307e:	400a      	ands	r2, r1
 8003080:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2101      	movs	r1, #1
 800308e:	438a      	bics	r2, r1
 8003090:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2220      	movs	r2, #32
 800309c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2274      	movs	r2, #116	; 0x74
 80030a2:	2100      	movs	r1, #0
 80030a4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e044      	b.n	8003134 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2204      	movs	r2, #4
 80030b2:	4013      	ands	r3, r2
 80030b4:	d02e      	beq.n	8003114 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	401a      	ands	r2, r3
 80030c2:	2380      	movs	r3, #128	; 0x80
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d124      	bne.n	8003114 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2280      	movs	r2, #128	; 0x80
 80030d0:	0112      	lsls	r2, r2, #4
 80030d2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4917      	ldr	r1, [pc, #92]	; (800313c <UART_WaitOnFlagUntilTimeout+0xf8>)
 80030e0:	400a      	ands	r2, r1
 80030e2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689a      	ldr	r2, [r3, #8]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2101      	movs	r1, #1
 80030f0:	438a      	bics	r2, r1
 80030f2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2220      	movs	r2, #32
 80030f8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2220      	movs	r2, #32
 80030fe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2280      	movs	r2, #128	; 0x80
 8003104:	2120      	movs	r1, #32
 8003106:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2274      	movs	r2, #116	; 0x74
 800310c:	2100      	movs	r1, #0
 800310e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003110:	2303      	movs	r3, #3
 8003112:	e00f      	b.n	8003134 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	4013      	ands	r3, r2
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	425a      	negs	r2, r3
 8003124:	4153      	adcs	r3, r2
 8003126:	b2db      	uxtb	r3, r3
 8003128:	001a      	movs	r2, r3
 800312a:	1dfb      	adds	r3, r7, #7
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	429a      	cmp	r2, r3
 8003130:	d091      	beq.n	8003056 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003132:	2300      	movs	r3, #0
}
 8003134:	0018      	movs	r0, r3
 8003136:	46bd      	mov	sp, r7
 8003138:	b004      	add	sp, #16
 800313a:	bd80      	pop	{r7, pc}
 800313c:	fffffe5f 	.word	0xfffffe5f

08003140 <__errno>:
 8003140:	4b01      	ldr	r3, [pc, #4]	; (8003148 <__errno+0x8>)
 8003142:	6818      	ldr	r0, [r3, #0]
 8003144:	4770      	bx	lr
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	2000000c 	.word	0x2000000c

0800314c <__libc_init_array>:
 800314c:	b570      	push	{r4, r5, r6, lr}
 800314e:	2600      	movs	r6, #0
 8003150:	4d0c      	ldr	r5, [pc, #48]	; (8003184 <__libc_init_array+0x38>)
 8003152:	4c0d      	ldr	r4, [pc, #52]	; (8003188 <__libc_init_array+0x3c>)
 8003154:	1b64      	subs	r4, r4, r5
 8003156:	10a4      	asrs	r4, r4, #2
 8003158:	42a6      	cmp	r6, r4
 800315a:	d109      	bne.n	8003170 <__libc_init_array+0x24>
 800315c:	2600      	movs	r6, #0
 800315e:	f000 fc47 	bl	80039f0 <_init>
 8003162:	4d0a      	ldr	r5, [pc, #40]	; (800318c <__libc_init_array+0x40>)
 8003164:	4c0a      	ldr	r4, [pc, #40]	; (8003190 <__libc_init_array+0x44>)
 8003166:	1b64      	subs	r4, r4, r5
 8003168:	10a4      	asrs	r4, r4, #2
 800316a:	42a6      	cmp	r6, r4
 800316c:	d105      	bne.n	800317a <__libc_init_array+0x2e>
 800316e:	bd70      	pop	{r4, r5, r6, pc}
 8003170:	00b3      	lsls	r3, r6, #2
 8003172:	58eb      	ldr	r3, [r5, r3]
 8003174:	4798      	blx	r3
 8003176:	3601      	adds	r6, #1
 8003178:	e7ee      	b.n	8003158 <__libc_init_array+0xc>
 800317a:	00b3      	lsls	r3, r6, #2
 800317c:	58eb      	ldr	r3, [r5, r3]
 800317e:	4798      	blx	r3
 8003180:	3601      	adds	r6, #1
 8003182:	e7f2      	b.n	800316a <__libc_init_array+0x1e>
 8003184:	08003a78 	.word	0x08003a78
 8003188:	08003a78 	.word	0x08003a78
 800318c:	08003a78 	.word	0x08003a78
 8003190:	08003a7c 	.word	0x08003a7c

08003194 <memset>:
 8003194:	0003      	movs	r3, r0
 8003196:	1882      	adds	r2, r0, r2
 8003198:	4293      	cmp	r3, r2
 800319a:	d100      	bne.n	800319e <memset+0xa>
 800319c:	4770      	bx	lr
 800319e:	7019      	strb	r1, [r3, #0]
 80031a0:	3301      	adds	r3, #1
 80031a2:	e7f9      	b.n	8003198 <memset+0x4>

080031a4 <siprintf>:
 80031a4:	b40e      	push	{r1, r2, r3}
 80031a6:	b500      	push	{lr}
 80031a8:	490b      	ldr	r1, [pc, #44]	; (80031d8 <siprintf+0x34>)
 80031aa:	b09c      	sub	sp, #112	; 0x70
 80031ac:	ab1d      	add	r3, sp, #116	; 0x74
 80031ae:	9002      	str	r0, [sp, #8]
 80031b0:	9006      	str	r0, [sp, #24]
 80031b2:	9107      	str	r1, [sp, #28]
 80031b4:	9104      	str	r1, [sp, #16]
 80031b6:	4809      	ldr	r0, [pc, #36]	; (80031dc <siprintf+0x38>)
 80031b8:	4909      	ldr	r1, [pc, #36]	; (80031e0 <siprintf+0x3c>)
 80031ba:	cb04      	ldmia	r3!, {r2}
 80031bc:	9105      	str	r1, [sp, #20]
 80031be:	6800      	ldr	r0, [r0, #0]
 80031c0:	a902      	add	r1, sp, #8
 80031c2:	9301      	str	r3, [sp, #4]
 80031c4:	f000 f870 	bl	80032a8 <_svfiprintf_r>
 80031c8:	2300      	movs	r3, #0
 80031ca:	9a02      	ldr	r2, [sp, #8]
 80031cc:	7013      	strb	r3, [r2, #0]
 80031ce:	b01c      	add	sp, #112	; 0x70
 80031d0:	bc08      	pop	{r3}
 80031d2:	b003      	add	sp, #12
 80031d4:	4718      	bx	r3
 80031d6:	46c0      	nop			; (mov r8, r8)
 80031d8:	7fffffff 	.word	0x7fffffff
 80031dc:	2000000c 	.word	0x2000000c
 80031e0:	ffff0208 	.word	0xffff0208

080031e4 <__ssputs_r>:
 80031e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e6:	688e      	ldr	r6, [r1, #8]
 80031e8:	b085      	sub	sp, #20
 80031ea:	0007      	movs	r7, r0
 80031ec:	000c      	movs	r4, r1
 80031ee:	9203      	str	r2, [sp, #12]
 80031f0:	9301      	str	r3, [sp, #4]
 80031f2:	429e      	cmp	r6, r3
 80031f4:	d83c      	bhi.n	8003270 <__ssputs_r+0x8c>
 80031f6:	2390      	movs	r3, #144	; 0x90
 80031f8:	898a      	ldrh	r2, [r1, #12]
 80031fa:	00db      	lsls	r3, r3, #3
 80031fc:	421a      	tst	r2, r3
 80031fe:	d034      	beq.n	800326a <__ssputs_r+0x86>
 8003200:	2503      	movs	r5, #3
 8003202:	6909      	ldr	r1, [r1, #16]
 8003204:	6823      	ldr	r3, [r4, #0]
 8003206:	1a5b      	subs	r3, r3, r1
 8003208:	9302      	str	r3, [sp, #8]
 800320a:	6963      	ldr	r3, [r4, #20]
 800320c:	9802      	ldr	r0, [sp, #8]
 800320e:	435d      	muls	r5, r3
 8003210:	0feb      	lsrs	r3, r5, #31
 8003212:	195d      	adds	r5, r3, r5
 8003214:	9b01      	ldr	r3, [sp, #4]
 8003216:	106d      	asrs	r5, r5, #1
 8003218:	3301      	adds	r3, #1
 800321a:	181b      	adds	r3, r3, r0
 800321c:	42ab      	cmp	r3, r5
 800321e:	d900      	bls.n	8003222 <__ssputs_r+0x3e>
 8003220:	001d      	movs	r5, r3
 8003222:	0553      	lsls	r3, r2, #21
 8003224:	d532      	bpl.n	800328c <__ssputs_r+0xa8>
 8003226:	0029      	movs	r1, r5
 8003228:	0038      	movs	r0, r7
 800322a:	f000 fb31 	bl	8003890 <_malloc_r>
 800322e:	1e06      	subs	r6, r0, #0
 8003230:	d109      	bne.n	8003246 <__ssputs_r+0x62>
 8003232:	230c      	movs	r3, #12
 8003234:	603b      	str	r3, [r7, #0]
 8003236:	2340      	movs	r3, #64	; 0x40
 8003238:	2001      	movs	r0, #1
 800323a:	89a2      	ldrh	r2, [r4, #12]
 800323c:	4240      	negs	r0, r0
 800323e:	4313      	orrs	r3, r2
 8003240:	81a3      	strh	r3, [r4, #12]
 8003242:	b005      	add	sp, #20
 8003244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003246:	9a02      	ldr	r2, [sp, #8]
 8003248:	6921      	ldr	r1, [r4, #16]
 800324a:	f000 faba 	bl	80037c2 <memcpy>
 800324e:	89a3      	ldrh	r3, [r4, #12]
 8003250:	4a14      	ldr	r2, [pc, #80]	; (80032a4 <__ssputs_r+0xc0>)
 8003252:	401a      	ands	r2, r3
 8003254:	2380      	movs	r3, #128	; 0x80
 8003256:	4313      	orrs	r3, r2
 8003258:	81a3      	strh	r3, [r4, #12]
 800325a:	9b02      	ldr	r3, [sp, #8]
 800325c:	6126      	str	r6, [r4, #16]
 800325e:	18f6      	adds	r6, r6, r3
 8003260:	6026      	str	r6, [r4, #0]
 8003262:	6165      	str	r5, [r4, #20]
 8003264:	9e01      	ldr	r6, [sp, #4]
 8003266:	1aed      	subs	r5, r5, r3
 8003268:	60a5      	str	r5, [r4, #8]
 800326a:	9b01      	ldr	r3, [sp, #4]
 800326c:	429e      	cmp	r6, r3
 800326e:	d900      	bls.n	8003272 <__ssputs_r+0x8e>
 8003270:	9e01      	ldr	r6, [sp, #4]
 8003272:	0032      	movs	r2, r6
 8003274:	9903      	ldr	r1, [sp, #12]
 8003276:	6820      	ldr	r0, [r4, #0]
 8003278:	f000 faac 	bl	80037d4 <memmove>
 800327c:	68a3      	ldr	r3, [r4, #8]
 800327e:	2000      	movs	r0, #0
 8003280:	1b9b      	subs	r3, r3, r6
 8003282:	60a3      	str	r3, [r4, #8]
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	199e      	adds	r6, r3, r6
 8003288:	6026      	str	r6, [r4, #0]
 800328a:	e7da      	b.n	8003242 <__ssputs_r+0x5e>
 800328c:	002a      	movs	r2, r5
 800328e:	0038      	movs	r0, r7
 8003290:	f000 fb5c 	bl	800394c <_realloc_r>
 8003294:	1e06      	subs	r6, r0, #0
 8003296:	d1e0      	bne.n	800325a <__ssputs_r+0x76>
 8003298:	0038      	movs	r0, r7
 800329a:	6921      	ldr	r1, [r4, #16]
 800329c:	f000 faae 	bl	80037fc <_free_r>
 80032a0:	e7c7      	b.n	8003232 <__ssputs_r+0x4e>
 80032a2:	46c0      	nop			; (mov r8, r8)
 80032a4:	fffffb7f 	.word	0xfffffb7f

080032a8 <_svfiprintf_r>:
 80032a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032aa:	b0a1      	sub	sp, #132	; 0x84
 80032ac:	9003      	str	r0, [sp, #12]
 80032ae:	001d      	movs	r5, r3
 80032b0:	898b      	ldrh	r3, [r1, #12]
 80032b2:	000f      	movs	r7, r1
 80032b4:	0016      	movs	r6, r2
 80032b6:	061b      	lsls	r3, r3, #24
 80032b8:	d511      	bpl.n	80032de <_svfiprintf_r+0x36>
 80032ba:	690b      	ldr	r3, [r1, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d10e      	bne.n	80032de <_svfiprintf_r+0x36>
 80032c0:	2140      	movs	r1, #64	; 0x40
 80032c2:	f000 fae5 	bl	8003890 <_malloc_r>
 80032c6:	6038      	str	r0, [r7, #0]
 80032c8:	6138      	str	r0, [r7, #16]
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d105      	bne.n	80032da <_svfiprintf_r+0x32>
 80032ce:	230c      	movs	r3, #12
 80032d0:	9a03      	ldr	r2, [sp, #12]
 80032d2:	3801      	subs	r0, #1
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	b021      	add	sp, #132	; 0x84
 80032d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032da:	2340      	movs	r3, #64	; 0x40
 80032dc:	617b      	str	r3, [r7, #20]
 80032de:	2300      	movs	r3, #0
 80032e0:	ac08      	add	r4, sp, #32
 80032e2:	6163      	str	r3, [r4, #20]
 80032e4:	3320      	adds	r3, #32
 80032e6:	7663      	strb	r3, [r4, #25]
 80032e8:	3310      	adds	r3, #16
 80032ea:	76a3      	strb	r3, [r4, #26]
 80032ec:	9507      	str	r5, [sp, #28]
 80032ee:	0035      	movs	r5, r6
 80032f0:	782b      	ldrb	r3, [r5, #0]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <_svfiprintf_r+0x52>
 80032f6:	2b25      	cmp	r3, #37	; 0x25
 80032f8:	d147      	bne.n	800338a <_svfiprintf_r+0xe2>
 80032fa:	1bab      	subs	r3, r5, r6
 80032fc:	9305      	str	r3, [sp, #20]
 80032fe:	42b5      	cmp	r5, r6
 8003300:	d00c      	beq.n	800331c <_svfiprintf_r+0x74>
 8003302:	0032      	movs	r2, r6
 8003304:	0039      	movs	r1, r7
 8003306:	9803      	ldr	r0, [sp, #12]
 8003308:	f7ff ff6c 	bl	80031e4 <__ssputs_r>
 800330c:	1c43      	adds	r3, r0, #1
 800330e:	d100      	bne.n	8003312 <_svfiprintf_r+0x6a>
 8003310:	e0ae      	b.n	8003470 <_svfiprintf_r+0x1c8>
 8003312:	6962      	ldr	r2, [r4, #20]
 8003314:	9b05      	ldr	r3, [sp, #20]
 8003316:	4694      	mov	ip, r2
 8003318:	4463      	add	r3, ip
 800331a:	6163      	str	r3, [r4, #20]
 800331c:	782b      	ldrb	r3, [r5, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d100      	bne.n	8003324 <_svfiprintf_r+0x7c>
 8003322:	e0a5      	b.n	8003470 <_svfiprintf_r+0x1c8>
 8003324:	2201      	movs	r2, #1
 8003326:	2300      	movs	r3, #0
 8003328:	4252      	negs	r2, r2
 800332a:	6062      	str	r2, [r4, #4]
 800332c:	a904      	add	r1, sp, #16
 800332e:	3254      	adds	r2, #84	; 0x54
 8003330:	1852      	adds	r2, r2, r1
 8003332:	1c6e      	adds	r6, r5, #1
 8003334:	6023      	str	r3, [r4, #0]
 8003336:	60e3      	str	r3, [r4, #12]
 8003338:	60a3      	str	r3, [r4, #8]
 800333a:	7013      	strb	r3, [r2, #0]
 800333c:	65a3      	str	r3, [r4, #88]	; 0x58
 800333e:	2205      	movs	r2, #5
 8003340:	7831      	ldrb	r1, [r6, #0]
 8003342:	4854      	ldr	r0, [pc, #336]	; (8003494 <_svfiprintf_r+0x1ec>)
 8003344:	f000 fa32 	bl	80037ac <memchr>
 8003348:	1c75      	adds	r5, r6, #1
 800334a:	2800      	cmp	r0, #0
 800334c:	d11f      	bne.n	800338e <_svfiprintf_r+0xe6>
 800334e:	6822      	ldr	r2, [r4, #0]
 8003350:	06d3      	lsls	r3, r2, #27
 8003352:	d504      	bpl.n	800335e <_svfiprintf_r+0xb6>
 8003354:	2353      	movs	r3, #83	; 0x53
 8003356:	a904      	add	r1, sp, #16
 8003358:	185b      	adds	r3, r3, r1
 800335a:	2120      	movs	r1, #32
 800335c:	7019      	strb	r1, [r3, #0]
 800335e:	0713      	lsls	r3, r2, #28
 8003360:	d504      	bpl.n	800336c <_svfiprintf_r+0xc4>
 8003362:	2353      	movs	r3, #83	; 0x53
 8003364:	a904      	add	r1, sp, #16
 8003366:	185b      	adds	r3, r3, r1
 8003368:	212b      	movs	r1, #43	; 0x2b
 800336a:	7019      	strb	r1, [r3, #0]
 800336c:	7833      	ldrb	r3, [r6, #0]
 800336e:	2b2a      	cmp	r3, #42	; 0x2a
 8003370:	d016      	beq.n	80033a0 <_svfiprintf_r+0xf8>
 8003372:	0035      	movs	r5, r6
 8003374:	2100      	movs	r1, #0
 8003376:	200a      	movs	r0, #10
 8003378:	68e3      	ldr	r3, [r4, #12]
 800337a:	782a      	ldrb	r2, [r5, #0]
 800337c:	1c6e      	adds	r6, r5, #1
 800337e:	3a30      	subs	r2, #48	; 0x30
 8003380:	2a09      	cmp	r2, #9
 8003382:	d94e      	bls.n	8003422 <_svfiprintf_r+0x17a>
 8003384:	2900      	cmp	r1, #0
 8003386:	d111      	bne.n	80033ac <_svfiprintf_r+0x104>
 8003388:	e017      	b.n	80033ba <_svfiprintf_r+0x112>
 800338a:	3501      	adds	r5, #1
 800338c:	e7b0      	b.n	80032f0 <_svfiprintf_r+0x48>
 800338e:	4b41      	ldr	r3, [pc, #260]	; (8003494 <_svfiprintf_r+0x1ec>)
 8003390:	6822      	ldr	r2, [r4, #0]
 8003392:	1ac0      	subs	r0, r0, r3
 8003394:	2301      	movs	r3, #1
 8003396:	4083      	lsls	r3, r0
 8003398:	4313      	orrs	r3, r2
 800339a:	002e      	movs	r6, r5
 800339c:	6023      	str	r3, [r4, #0]
 800339e:	e7ce      	b.n	800333e <_svfiprintf_r+0x96>
 80033a0:	9b07      	ldr	r3, [sp, #28]
 80033a2:	1d19      	adds	r1, r3, #4
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	9107      	str	r1, [sp, #28]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	db01      	blt.n	80033b0 <_svfiprintf_r+0x108>
 80033ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80033ae:	e004      	b.n	80033ba <_svfiprintf_r+0x112>
 80033b0:	425b      	negs	r3, r3
 80033b2:	60e3      	str	r3, [r4, #12]
 80033b4:	2302      	movs	r3, #2
 80033b6:	4313      	orrs	r3, r2
 80033b8:	6023      	str	r3, [r4, #0]
 80033ba:	782b      	ldrb	r3, [r5, #0]
 80033bc:	2b2e      	cmp	r3, #46	; 0x2e
 80033be:	d10a      	bne.n	80033d6 <_svfiprintf_r+0x12e>
 80033c0:	786b      	ldrb	r3, [r5, #1]
 80033c2:	2b2a      	cmp	r3, #42	; 0x2a
 80033c4:	d135      	bne.n	8003432 <_svfiprintf_r+0x18a>
 80033c6:	9b07      	ldr	r3, [sp, #28]
 80033c8:	3502      	adds	r5, #2
 80033ca:	1d1a      	adds	r2, r3, #4
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	9207      	str	r2, [sp, #28]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db2b      	blt.n	800342c <_svfiprintf_r+0x184>
 80033d4:	9309      	str	r3, [sp, #36]	; 0x24
 80033d6:	4e30      	ldr	r6, [pc, #192]	; (8003498 <_svfiprintf_r+0x1f0>)
 80033d8:	2203      	movs	r2, #3
 80033da:	0030      	movs	r0, r6
 80033dc:	7829      	ldrb	r1, [r5, #0]
 80033de:	f000 f9e5 	bl	80037ac <memchr>
 80033e2:	2800      	cmp	r0, #0
 80033e4:	d006      	beq.n	80033f4 <_svfiprintf_r+0x14c>
 80033e6:	2340      	movs	r3, #64	; 0x40
 80033e8:	1b80      	subs	r0, r0, r6
 80033ea:	4083      	lsls	r3, r0
 80033ec:	6822      	ldr	r2, [r4, #0]
 80033ee:	3501      	adds	r5, #1
 80033f0:	4313      	orrs	r3, r2
 80033f2:	6023      	str	r3, [r4, #0]
 80033f4:	7829      	ldrb	r1, [r5, #0]
 80033f6:	2206      	movs	r2, #6
 80033f8:	4828      	ldr	r0, [pc, #160]	; (800349c <_svfiprintf_r+0x1f4>)
 80033fa:	1c6e      	adds	r6, r5, #1
 80033fc:	7621      	strb	r1, [r4, #24]
 80033fe:	f000 f9d5 	bl	80037ac <memchr>
 8003402:	2800      	cmp	r0, #0
 8003404:	d03c      	beq.n	8003480 <_svfiprintf_r+0x1d8>
 8003406:	4b26      	ldr	r3, [pc, #152]	; (80034a0 <_svfiprintf_r+0x1f8>)
 8003408:	2b00      	cmp	r3, #0
 800340a:	d125      	bne.n	8003458 <_svfiprintf_r+0x1b0>
 800340c:	2207      	movs	r2, #7
 800340e:	9b07      	ldr	r3, [sp, #28]
 8003410:	3307      	adds	r3, #7
 8003412:	4393      	bics	r3, r2
 8003414:	3308      	adds	r3, #8
 8003416:	9307      	str	r3, [sp, #28]
 8003418:	6963      	ldr	r3, [r4, #20]
 800341a:	9a04      	ldr	r2, [sp, #16]
 800341c:	189b      	adds	r3, r3, r2
 800341e:	6163      	str	r3, [r4, #20]
 8003420:	e765      	b.n	80032ee <_svfiprintf_r+0x46>
 8003422:	4343      	muls	r3, r0
 8003424:	0035      	movs	r5, r6
 8003426:	2101      	movs	r1, #1
 8003428:	189b      	adds	r3, r3, r2
 800342a:	e7a6      	b.n	800337a <_svfiprintf_r+0xd2>
 800342c:	2301      	movs	r3, #1
 800342e:	425b      	negs	r3, r3
 8003430:	e7d0      	b.n	80033d4 <_svfiprintf_r+0x12c>
 8003432:	2300      	movs	r3, #0
 8003434:	200a      	movs	r0, #10
 8003436:	001a      	movs	r2, r3
 8003438:	3501      	adds	r5, #1
 800343a:	6063      	str	r3, [r4, #4]
 800343c:	7829      	ldrb	r1, [r5, #0]
 800343e:	1c6e      	adds	r6, r5, #1
 8003440:	3930      	subs	r1, #48	; 0x30
 8003442:	2909      	cmp	r1, #9
 8003444:	d903      	bls.n	800344e <_svfiprintf_r+0x1a6>
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0c5      	beq.n	80033d6 <_svfiprintf_r+0x12e>
 800344a:	9209      	str	r2, [sp, #36]	; 0x24
 800344c:	e7c3      	b.n	80033d6 <_svfiprintf_r+0x12e>
 800344e:	4342      	muls	r2, r0
 8003450:	0035      	movs	r5, r6
 8003452:	2301      	movs	r3, #1
 8003454:	1852      	adds	r2, r2, r1
 8003456:	e7f1      	b.n	800343c <_svfiprintf_r+0x194>
 8003458:	ab07      	add	r3, sp, #28
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	003a      	movs	r2, r7
 800345e:	0021      	movs	r1, r4
 8003460:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <_svfiprintf_r+0x1fc>)
 8003462:	9803      	ldr	r0, [sp, #12]
 8003464:	e000      	b.n	8003468 <_svfiprintf_r+0x1c0>
 8003466:	bf00      	nop
 8003468:	9004      	str	r0, [sp, #16]
 800346a:	9b04      	ldr	r3, [sp, #16]
 800346c:	3301      	adds	r3, #1
 800346e:	d1d3      	bne.n	8003418 <_svfiprintf_r+0x170>
 8003470:	89bb      	ldrh	r3, [r7, #12]
 8003472:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003474:	065b      	lsls	r3, r3, #25
 8003476:	d400      	bmi.n	800347a <_svfiprintf_r+0x1d2>
 8003478:	e72d      	b.n	80032d6 <_svfiprintf_r+0x2e>
 800347a:	2001      	movs	r0, #1
 800347c:	4240      	negs	r0, r0
 800347e:	e72a      	b.n	80032d6 <_svfiprintf_r+0x2e>
 8003480:	ab07      	add	r3, sp, #28
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	003a      	movs	r2, r7
 8003486:	0021      	movs	r1, r4
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <_svfiprintf_r+0x1fc>)
 800348a:	9803      	ldr	r0, [sp, #12]
 800348c:	f000 f87c 	bl	8003588 <_printf_i>
 8003490:	e7ea      	b.n	8003468 <_svfiprintf_r+0x1c0>
 8003492:	46c0      	nop			; (mov r8, r8)
 8003494:	08003a44 	.word	0x08003a44
 8003498:	08003a4a 	.word	0x08003a4a
 800349c:	08003a4e 	.word	0x08003a4e
 80034a0:	00000000 	.word	0x00000000
 80034a4:	080031e5 	.word	0x080031e5

080034a8 <_printf_common>:
 80034a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80034aa:	0015      	movs	r5, r2
 80034ac:	9301      	str	r3, [sp, #4]
 80034ae:	688a      	ldr	r2, [r1, #8]
 80034b0:	690b      	ldr	r3, [r1, #16]
 80034b2:	000c      	movs	r4, r1
 80034b4:	9000      	str	r0, [sp, #0]
 80034b6:	4293      	cmp	r3, r2
 80034b8:	da00      	bge.n	80034bc <_printf_common+0x14>
 80034ba:	0013      	movs	r3, r2
 80034bc:	0022      	movs	r2, r4
 80034be:	602b      	str	r3, [r5, #0]
 80034c0:	3243      	adds	r2, #67	; 0x43
 80034c2:	7812      	ldrb	r2, [r2, #0]
 80034c4:	2a00      	cmp	r2, #0
 80034c6:	d001      	beq.n	80034cc <_printf_common+0x24>
 80034c8:	3301      	adds	r3, #1
 80034ca:	602b      	str	r3, [r5, #0]
 80034cc:	6823      	ldr	r3, [r4, #0]
 80034ce:	069b      	lsls	r3, r3, #26
 80034d0:	d502      	bpl.n	80034d8 <_printf_common+0x30>
 80034d2:	682b      	ldr	r3, [r5, #0]
 80034d4:	3302      	adds	r3, #2
 80034d6:	602b      	str	r3, [r5, #0]
 80034d8:	6822      	ldr	r2, [r4, #0]
 80034da:	2306      	movs	r3, #6
 80034dc:	0017      	movs	r7, r2
 80034de:	401f      	ands	r7, r3
 80034e0:	421a      	tst	r2, r3
 80034e2:	d027      	beq.n	8003534 <_printf_common+0x8c>
 80034e4:	0023      	movs	r3, r4
 80034e6:	3343      	adds	r3, #67	; 0x43
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	1e5a      	subs	r2, r3, #1
 80034ec:	4193      	sbcs	r3, r2
 80034ee:	6822      	ldr	r2, [r4, #0]
 80034f0:	0692      	lsls	r2, r2, #26
 80034f2:	d430      	bmi.n	8003556 <_printf_common+0xae>
 80034f4:	0022      	movs	r2, r4
 80034f6:	9901      	ldr	r1, [sp, #4]
 80034f8:	9800      	ldr	r0, [sp, #0]
 80034fa:	9e08      	ldr	r6, [sp, #32]
 80034fc:	3243      	adds	r2, #67	; 0x43
 80034fe:	47b0      	blx	r6
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	d025      	beq.n	8003550 <_printf_common+0xa8>
 8003504:	2306      	movs	r3, #6
 8003506:	6820      	ldr	r0, [r4, #0]
 8003508:	682a      	ldr	r2, [r5, #0]
 800350a:	68e1      	ldr	r1, [r4, #12]
 800350c:	2500      	movs	r5, #0
 800350e:	4003      	ands	r3, r0
 8003510:	2b04      	cmp	r3, #4
 8003512:	d103      	bne.n	800351c <_printf_common+0x74>
 8003514:	1a8d      	subs	r5, r1, r2
 8003516:	43eb      	mvns	r3, r5
 8003518:	17db      	asrs	r3, r3, #31
 800351a:	401d      	ands	r5, r3
 800351c:	68a3      	ldr	r3, [r4, #8]
 800351e:	6922      	ldr	r2, [r4, #16]
 8003520:	4293      	cmp	r3, r2
 8003522:	dd01      	ble.n	8003528 <_printf_common+0x80>
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	18ed      	adds	r5, r5, r3
 8003528:	2700      	movs	r7, #0
 800352a:	42bd      	cmp	r5, r7
 800352c:	d120      	bne.n	8003570 <_printf_common+0xc8>
 800352e:	2000      	movs	r0, #0
 8003530:	e010      	b.n	8003554 <_printf_common+0xac>
 8003532:	3701      	adds	r7, #1
 8003534:	68e3      	ldr	r3, [r4, #12]
 8003536:	682a      	ldr	r2, [r5, #0]
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	42bb      	cmp	r3, r7
 800353c:	ddd2      	ble.n	80034e4 <_printf_common+0x3c>
 800353e:	0022      	movs	r2, r4
 8003540:	2301      	movs	r3, #1
 8003542:	9901      	ldr	r1, [sp, #4]
 8003544:	9800      	ldr	r0, [sp, #0]
 8003546:	9e08      	ldr	r6, [sp, #32]
 8003548:	3219      	adds	r2, #25
 800354a:	47b0      	blx	r6
 800354c:	1c43      	adds	r3, r0, #1
 800354e:	d1f0      	bne.n	8003532 <_printf_common+0x8a>
 8003550:	2001      	movs	r0, #1
 8003552:	4240      	negs	r0, r0
 8003554:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003556:	2030      	movs	r0, #48	; 0x30
 8003558:	18e1      	adds	r1, r4, r3
 800355a:	3143      	adds	r1, #67	; 0x43
 800355c:	7008      	strb	r0, [r1, #0]
 800355e:	0021      	movs	r1, r4
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	3145      	adds	r1, #69	; 0x45
 8003564:	7809      	ldrb	r1, [r1, #0]
 8003566:	18a2      	adds	r2, r4, r2
 8003568:	3243      	adds	r2, #67	; 0x43
 800356a:	3302      	adds	r3, #2
 800356c:	7011      	strb	r1, [r2, #0]
 800356e:	e7c1      	b.n	80034f4 <_printf_common+0x4c>
 8003570:	0022      	movs	r2, r4
 8003572:	2301      	movs	r3, #1
 8003574:	9901      	ldr	r1, [sp, #4]
 8003576:	9800      	ldr	r0, [sp, #0]
 8003578:	9e08      	ldr	r6, [sp, #32]
 800357a:	321a      	adds	r2, #26
 800357c:	47b0      	blx	r6
 800357e:	1c43      	adds	r3, r0, #1
 8003580:	d0e6      	beq.n	8003550 <_printf_common+0xa8>
 8003582:	3701      	adds	r7, #1
 8003584:	e7d1      	b.n	800352a <_printf_common+0x82>
	...

08003588 <_printf_i>:
 8003588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800358a:	b08b      	sub	sp, #44	; 0x2c
 800358c:	9206      	str	r2, [sp, #24]
 800358e:	000a      	movs	r2, r1
 8003590:	3243      	adds	r2, #67	; 0x43
 8003592:	9307      	str	r3, [sp, #28]
 8003594:	9005      	str	r0, [sp, #20]
 8003596:	9204      	str	r2, [sp, #16]
 8003598:	7e0a      	ldrb	r2, [r1, #24]
 800359a:	000c      	movs	r4, r1
 800359c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800359e:	2a78      	cmp	r2, #120	; 0x78
 80035a0:	d806      	bhi.n	80035b0 <_printf_i+0x28>
 80035a2:	2a62      	cmp	r2, #98	; 0x62
 80035a4:	d808      	bhi.n	80035b8 <_printf_i+0x30>
 80035a6:	2a00      	cmp	r2, #0
 80035a8:	d100      	bne.n	80035ac <_printf_i+0x24>
 80035aa:	e0c0      	b.n	800372e <_printf_i+0x1a6>
 80035ac:	2a58      	cmp	r2, #88	; 0x58
 80035ae:	d052      	beq.n	8003656 <_printf_i+0xce>
 80035b0:	0026      	movs	r6, r4
 80035b2:	3642      	adds	r6, #66	; 0x42
 80035b4:	7032      	strb	r2, [r6, #0]
 80035b6:	e022      	b.n	80035fe <_printf_i+0x76>
 80035b8:	0010      	movs	r0, r2
 80035ba:	3863      	subs	r0, #99	; 0x63
 80035bc:	2815      	cmp	r0, #21
 80035be:	d8f7      	bhi.n	80035b0 <_printf_i+0x28>
 80035c0:	f7fc fdaa 	bl	8000118 <__gnu_thumb1_case_shi>
 80035c4:	001f0016 	.word	0x001f0016
 80035c8:	fff6fff6 	.word	0xfff6fff6
 80035cc:	fff6fff6 	.word	0xfff6fff6
 80035d0:	fff6001f 	.word	0xfff6001f
 80035d4:	fff6fff6 	.word	0xfff6fff6
 80035d8:	00a8fff6 	.word	0x00a8fff6
 80035dc:	009a0036 	.word	0x009a0036
 80035e0:	fff6fff6 	.word	0xfff6fff6
 80035e4:	fff600b9 	.word	0xfff600b9
 80035e8:	fff60036 	.word	0xfff60036
 80035ec:	009efff6 	.word	0x009efff6
 80035f0:	0026      	movs	r6, r4
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	3642      	adds	r6, #66	; 0x42
 80035f6:	1d11      	adds	r1, r2, #4
 80035f8:	6019      	str	r1, [r3, #0]
 80035fa:	6813      	ldr	r3, [r2, #0]
 80035fc:	7033      	strb	r3, [r6, #0]
 80035fe:	2301      	movs	r3, #1
 8003600:	e0a7      	b.n	8003752 <_printf_i+0x1ca>
 8003602:	6808      	ldr	r0, [r1, #0]
 8003604:	6819      	ldr	r1, [r3, #0]
 8003606:	1d0a      	adds	r2, r1, #4
 8003608:	0605      	lsls	r5, r0, #24
 800360a:	d50b      	bpl.n	8003624 <_printf_i+0x9c>
 800360c:	680d      	ldr	r5, [r1, #0]
 800360e:	601a      	str	r2, [r3, #0]
 8003610:	2d00      	cmp	r5, #0
 8003612:	da03      	bge.n	800361c <_printf_i+0x94>
 8003614:	232d      	movs	r3, #45	; 0x2d
 8003616:	9a04      	ldr	r2, [sp, #16]
 8003618:	426d      	negs	r5, r5
 800361a:	7013      	strb	r3, [r2, #0]
 800361c:	4b61      	ldr	r3, [pc, #388]	; (80037a4 <_printf_i+0x21c>)
 800361e:	270a      	movs	r7, #10
 8003620:	9303      	str	r3, [sp, #12]
 8003622:	e032      	b.n	800368a <_printf_i+0x102>
 8003624:	680d      	ldr	r5, [r1, #0]
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	0641      	lsls	r1, r0, #25
 800362a:	d5f1      	bpl.n	8003610 <_printf_i+0x88>
 800362c:	b22d      	sxth	r5, r5
 800362e:	e7ef      	b.n	8003610 <_printf_i+0x88>
 8003630:	680d      	ldr	r5, [r1, #0]
 8003632:	6819      	ldr	r1, [r3, #0]
 8003634:	1d08      	adds	r0, r1, #4
 8003636:	6018      	str	r0, [r3, #0]
 8003638:	062e      	lsls	r6, r5, #24
 800363a:	d501      	bpl.n	8003640 <_printf_i+0xb8>
 800363c:	680d      	ldr	r5, [r1, #0]
 800363e:	e003      	b.n	8003648 <_printf_i+0xc0>
 8003640:	066d      	lsls	r5, r5, #25
 8003642:	d5fb      	bpl.n	800363c <_printf_i+0xb4>
 8003644:	680d      	ldr	r5, [r1, #0]
 8003646:	b2ad      	uxth	r5, r5
 8003648:	4b56      	ldr	r3, [pc, #344]	; (80037a4 <_printf_i+0x21c>)
 800364a:	270a      	movs	r7, #10
 800364c:	9303      	str	r3, [sp, #12]
 800364e:	2a6f      	cmp	r2, #111	; 0x6f
 8003650:	d117      	bne.n	8003682 <_printf_i+0xfa>
 8003652:	2708      	movs	r7, #8
 8003654:	e015      	b.n	8003682 <_printf_i+0xfa>
 8003656:	3145      	adds	r1, #69	; 0x45
 8003658:	700a      	strb	r2, [r1, #0]
 800365a:	4a52      	ldr	r2, [pc, #328]	; (80037a4 <_printf_i+0x21c>)
 800365c:	9203      	str	r2, [sp, #12]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	6821      	ldr	r1, [r4, #0]
 8003662:	ca20      	ldmia	r2!, {r5}
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	0608      	lsls	r0, r1, #24
 8003668:	d550      	bpl.n	800370c <_printf_i+0x184>
 800366a:	07cb      	lsls	r3, r1, #31
 800366c:	d502      	bpl.n	8003674 <_printf_i+0xec>
 800366e:	2320      	movs	r3, #32
 8003670:	4319      	orrs	r1, r3
 8003672:	6021      	str	r1, [r4, #0]
 8003674:	2710      	movs	r7, #16
 8003676:	2d00      	cmp	r5, #0
 8003678:	d103      	bne.n	8003682 <_printf_i+0xfa>
 800367a:	2320      	movs	r3, #32
 800367c:	6822      	ldr	r2, [r4, #0]
 800367e:	439a      	bics	r2, r3
 8003680:	6022      	str	r2, [r4, #0]
 8003682:	0023      	movs	r3, r4
 8003684:	2200      	movs	r2, #0
 8003686:	3343      	adds	r3, #67	; 0x43
 8003688:	701a      	strb	r2, [r3, #0]
 800368a:	6863      	ldr	r3, [r4, #4]
 800368c:	60a3      	str	r3, [r4, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	db03      	blt.n	800369a <_printf_i+0x112>
 8003692:	2204      	movs	r2, #4
 8003694:	6821      	ldr	r1, [r4, #0]
 8003696:	4391      	bics	r1, r2
 8003698:	6021      	str	r1, [r4, #0]
 800369a:	2d00      	cmp	r5, #0
 800369c:	d102      	bne.n	80036a4 <_printf_i+0x11c>
 800369e:	9e04      	ldr	r6, [sp, #16]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00c      	beq.n	80036be <_printf_i+0x136>
 80036a4:	9e04      	ldr	r6, [sp, #16]
 80036a6:	0028      	movs	r0, r5
 80036a8:	0039      	movs	r1, r7
 80036aa:	f7fc fdc5 	bl	8000238 <__aeabi_uidivmod>
 80036ae:	9b03      	ldr	r3, [sp, #12]
 80036b0:	3e01      	subs	r6, #1
 80036b2:	5c5b      	ldrb	r3, [r3, r1]
 80036b4:	7033      	strb	r3, [r6, #0]
 80036b6:	002b      	movs	r3, r5
 80036b8:	0005      	movs	r5, r0
 80036ba:	429f      	cmp	r7, r3
 80036bc:	d9f3      	bls.n	80036a6 <_printf_i+0x11e>
 80036be:	2f08      	cmp	r7, #8
 80036c0:	d109      	bne.n	80036d6 <_printf_i+0x14e>
 80036c2:	6823      	ldr	r3, [r4, #0]
 80036c4:	07db      	lsls	r3, r3, #31
 80036c6:	d506      	bpl.n	80036d6 <_printf_i+0x14e>
 80036c8:	6863      	ldr	r3, [r4, #4]
 80036ca:	6922      	ldr	r2, [r4, #16]
 80036cc:	4293      	cmp	r3, r2
 80036ce:	dc02      	bgt.n	80036d6 <_printf_i+0x14e>
 80036d0:	2330      	movs	r3, #48	; 0x30
 80036d2:	3e01      	subs	r6, #1
 80036d4:	7033      	strb	r3, [r6, #0]
 80036d6:	9b04      	ldr	r3, [sp, #16]
 80036d8:	1b9b      	subs	r3, r3, r6
 80036da:	6123      	str	r3, [r4, #16]
 80036dc:	9b07      	ldr	r3, [sp, #28]
 80036de:	0021      	movs	r1, r4
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	9805      	ldr	r0, [sp, #20]
 80036e4:	9b06      	ldr	r3, [sp, #24]
 80036e6:	aa09      	add	r2, sp, #36	; 0x24
 80036e8:	f7ff fede 	bl	80034a8 <_printf_common>
 80036ec:	1c43      	adds	r3, r0, #1
 80036ee:	d135      	bne.n	800375c <_printf_i+0x1d4>
 80036f0:	2001      	movs	r0, #1
 80036f2:	4240      	negs	r0, r0
 80036f4:	b00b      	add	sp, #44	; 0x2c
 80036f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036f8:	2220      	movs	r2, #32
 80036fa:	6809      	ldr	r1, [r1, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	6022      	str	r2, [r4, #0]
 8003700:	0022      	movs	r2, r4
 8003702:	2178      	movs	r1, #120	; 0x78
 8003704:	3245      	adds	r2, #69	; 0x45
 8003706:	7011      	strb	r1, [r2, #0]
 8003708:	4a27      	ldr	r2, [pc, #156]	; (80037a8 <_printf_i+0x220>)
 800370a:	e7a7      	b.n	800365c <_printf_i+0xd4>
 800370c:	0648      	lsls	r0, r1, #25
 800370e:	d5ac      	bpl.n	800366a <_printf_i+0xe2>
 8003710:	b2ad      	uxth	r5, r5
 8003712:	e7aa      	b.n	800366a <_printf_i+0xe2>
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	680d      	ldr	r5, [r1, #0]
 8003718:	1d10      	adds	r0, r2, #4
 800371a:	6949      	ldr	r1, [r1, #20]
 800371c:	6018      	str	r0, [r3, #0]
 800371e:	6813      	ldr	r3, [r2, #0]
 8003720:	062e      	lsls	r6, r5, #24
 8003722:	d501      	bpl.n	8003728 <_printf_i+0x1a0>
 8003724:	6019      	str	r1, [r3, #0]
 8003726:	e002      	b.n	800372e <_printf_i+0x1a6>
 8003728:	066d      	lsls	r5, r5, #25
 800372a:	d5fb      	bpl.n	8003724 <_printf_i+0x19c>
 800372c:	8019      	strh	r1, [r3, #0]
 800372e:	2300      	movs	r3, #0
 8003730:	9e04      	ldr	r6, [sp, #16]
 8003732:	6123      	str	r3, [r4, #16]
 8003734:	e7d2      	b.n	80036dc <_printf_i+0x154>
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	1d11      	adds	r1, r2, #4
 800373a:	6019      	str	r1, [r3, #0]
 800373c:	6816      	ldr	r6, [r2, #0]
 800373e:	2100      	movs	r1, #0
 8003740:	0030      	movs	r0, r6
 8003742:	6862      	ldr	r2, [r4, #4]
 8003744:	f000 f832 	bl	80037ac <memchr>
 8003748:	2800      	cmp	r0, #0
 800374a:	d001      	beq.n	8003750 <_printf_i+0x1c8>
 800374c:	1b80      	subs	r0, r0, r6
 800374e:	6060      	str	r0, [r4, #4]
 8003750:	6863      	ldr	r3, [r4, #4]
 8003752:	6123      	str	r3, [r4, #16]
 8003754:	2300      	movs	r3, #0
 8003756:	9a04      	ldr	r2, [sp, #16]
 8003758:	7013      	strb	r3, [r2, #0]
 800375a:	e7bf      	b.n	80036dc <_printf_i+0x154>
 800375c:	6923      	ldr	r3, [r4, #16]
 800375e:	0032      	movs	r2, r6
 8003760:	9906      	ldr	r1, [sp, #24]
 8003762:	9805      	ldr	r0, [sp, #20]
 8003764:	9d07      	ldr	r5, [sp, #28]
 8003766:	47a8      	blx	r5
 8003768:	1c43      	adds	r3, r0, #1
 800376a:	d0c1      	beq.n	80036f0 <_printf_i+0x168>
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	079b      	lsls	r3, r3, #30
 8003770:	d415      	bmi.n	800379e <_printf_i+0x216>
 8003772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003774:	68e0      	ldr	r0, [r4, #12]
 8003776:	4298      	cmp	r0, r3
 8003778:	dabc      	bge.n	80036f4 <_printf_i+0x16c>
 800377a:	0018      	movs	r0, r3
 800377c:	e7ba      	b.n	80036f4 <_printf_i+0x16c>
 800377e:	0022      	movs	r2, r4
 8003780:	2301      	movs	r3, #1
 8003782:	9906      	ldr	r1, [sp, #24]
 8003784:	9805      	ldr	r0, [sp, #20]
 8003786:	9e07      	ldr	r6, [sp, #28]
 8003788:	3219      	adds	r2, #25
 800378a:	47b0      	blx	r6
 800378c:	1c43      	adds	r3, r0, #1
 800378e:	d0af      	beq.n	80036f0 <_printf_i+0x168>
 8003790:	3501      	adds	r5, #1
 8003792:	68e3      	ldr	r3, [r4, #12]
 8003794:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	42ab      	cmp	r3, r5
 800379a:	dcf0      	bgt.n	800377e <_printf_i+0x1f6>
 800379c:	e7e9      	b.n	8003772 <_printf_i+0x1ea>
 800379e:	2500      	movs	r5, #0
 80037a0:	e7f7      	b.n	8003792 <_printf_i+0x20a>
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	08003a55 	.word	0x08003a55
 80037a8:	08003a66 	.word	0x08003a66

080037ac <memchr>:
 80037ac:	b2c9      	uxtb	r1, r1
 80037ae:	1882      	adds	r2, r0, r2
 80037b0:	4290      	cmp	r0, r2
 80037b2:	d101      	bne.n	80037b8 <memchr+0xc>
 80037b4:	2000      	movs	r0, #0
 80037b6:	4770      	bx	lr
 80037b8:	7803      	ldrb	r3, [r0, #0]
 80037ba:	428b      	cmp	r3, r1
 80037bc:	d0fb      	beq.n	80037b6 <memchr+0xa>
 80037be:	3001      	adds	r0, #1
 80037c0:	e7f6      	b.n	80037b0 <memchr+0x4>

080037c2 <memcpy>:
 80037c2:	2300      	movs	r3, #0
 80037c4:	b510      	push	{r4, lr}
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d100      	bne.n	80037cc <memcpy+0xa>
 80037ca:	bd10      	pop	{r4, pc}
 80037cc:	5ccc      	ldrb	r4, [r1, r3]
 80037ce:	54c4      	strb	r4, [r0, r3]
 80037d0:	3301      	adds	r3, #1
 80037d2:	e7f8      	b.n	80037c6 <memcpy+0x4>

080037d4 <memmove>:
 80037d4:	b510      	push	{r4, lr}
 80037d6:	4288      	cmp	r0, r1
 80037d8:	d902      	bls.n	80037e0 <memmove+0xc>
 80037da:	188b      	adds	r3, r1, r2
 80037dc:	4298      	cmp	r0, r3
 80037de:	d303      	bcc.n	80037e8 <memmove+0x14>
 80037e0:	2300      	movs	r3, #0
 80037e2:	e007      	b.n	80037f4 <memmove+0x20>
 80037e4:	5c8b      	ldrb	r3, [r1, r2]
 80037e6:	5483      	strb	r3, [r0, r2]
 80037e8:	3a01      	subs	r2, #1
 80037ea:	d2fb      	bcs.n	80037e4 <memmove+0x10>
 80037ec:	bd10      	pop	{r4, pc}
 80037ee:	5ccc      	ldrb	r4, [r1, r3]
 80037f0:	54c4      	strb	r4, [r0, r3]
 80037f2:	3301      	adds	r3, #1
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d1fa      	bne.n	80037ee <memmove+0x1a>
 80037f8:	e7f8      	b.n	80037ec <memmove+0x18>
	...

080037fc <_free_r>:
 80037fc:	b570      	push	{r4, r5, r6, lr}
 80037fe:	0005      	movs	r5, r0
 8003800:	2900      	cmp	r1, #0
 8003802:	d010      	beq.n	8003826 <_free_r+0x2a>
 8003804:	1f0c      	subs	r4, r1, #4
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	da00      	bge.n	800380e <_free_r+0x12>
 800380c:	18e4      	adds	r4, r4, r3
 800380e:	0028      	movs	r0, r5
 8003810:	f000 f8d4 	bl	80039bc <__malloc_lock>
 8003814:	4a1d      	ldr	r2, [pc, #116]	; (800388c <_free_r+0x90>)
 8003816:	6813      	ldr	r3, [r2, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d105      	bne.n	8003828 <_free_r+0x2c>
 800381c:	6063      	str	r3, [r4, #4]
 800381e:	6014      	str	r4, [r2, #0]
 8003820:	0028      	movs	r0, r5
 8003822:	f000 f8d3 	bl	80039cc <__malloc_unlock>
 8003826:	bd70      	pop	{r4, r5, r6, pc}
 8003828:	42a3      	cmp	r3, r4
 800382a:	d908      	bls.n	800383e <_free_r+0x42>
 800382c:	6821      	ldr	r1, [r4, #0]
 800382e:	1860      	adds	r0, r4, r1
 8003830:	4283      	cmp	r3, r0
 8003832:	d1f3      	bne.n	800381c <_free_r+0x20>
 8003834:	6818      	ldr	r0, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	1841      	adds	r1, r0, r1
 800383a:	6021      	str	r1, [r4, #0]
 800383c:	e7ee      	b.n	800381c <_free_r+0x20>
 800383e:	001a      	movs	r2, r3
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <_free_r+0x4e>
 8003846:	42a3      	cmp	r3, r4
 8003848:	d9f9      	bls.n	800383e <_free_r+0x42>
 800384a:	6811      	ldr	r1, [r2, #0]
 800384c:	1850      	adds	r0, r2, r1
 800384e:	42a0      	cmp	r0, r4
 8003850:	d10b      	bne.n	800386a <_free_r+0x6e>
 8003852:	6820      	ldr	r0, [r4, #0]
 8003854:	1809      	adds	r1, r1, r0
 8003856:	1850      	adds	r0, r2, r1
 8003858:	6011      	str	r1, [r2, #0]
 800385a:	4283      	cmp	r3, r0
 800385c:	d1e0      	bne.n	8003820 <_free_r+0x24>
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	1841      	adds	r1, r0, r1
 8003864:	6011      	str	r1, [r2, #0]
 8003866:	6053      	str	r3, [r2, #4]
 8003868:	e7da      	b.n	8003820 <_free_r+0x24>
 800386a:	42a0      	cmp	r0, r4
 800386c:	d902      	bls.n	8003874 <_free_r+0x78>
 800386e:	230c      	movs	r3, #12
 8003870:	602b      	str	r3, [r5, #0]
 8003872:	e7d5      	b.n	8003820 <_free_r+0x24>
 8003874:	6821      	ldr	r1, [r4, #0]
 8003876:	1860      	adds	r0, r4, r1
 8003878:	4283      	cmp	r3, r0
 800387a:	d103      	bne.n	8003884 <_free_r+0x88>
 800387c:	6818      	ldr	r0, [r3, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	1841      	adds	r1, r0, r1
 8003882:	6021      	str	r1, [r4, #0]
 8003884:	6063      	str	r3, [r4, #4]
 8003886:	6054      	str	r4, [r2, #4]
 8003888:	e7ca      	b.n	8003820 <_free_r+0x24>
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	200000a8 	.word	0x200000a8

08003890 <_malloc_r>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	2303      	movs	r3, #3
 8003894:	1ccd      	adds	r5, r1, #3
 8003896:	439d      	bics	r5, r3
 8003898:	3508      	adds	r5, #8
 800389a:	0006      	movs	r6, r0
 800389c:	2d0c      	cmp	r5, #12
 800389e:	d21f      	bcs.n	80038e0 <_malloc_r+0x50>
 80038a0:	250c      	movs	r5, #12
 80038a2:	42a9      	cmp	r1, r5
 80038a4:	d81e      	bhi.n	80038e4 <_malloc_r+0x54>
 80038a6:	0030      	movs	r0, r6
 80038a8:	f000 f888 	bl	80039bc <__malloc_lock>
 80038ac:	4925      	ldr	r1, [pc, #148]	; (8003944 <_malloc_r+0xb4>)
 80038ae:	680a      	ldr	r2, [r1, #0]
 80038b0:	0014      	movs	r4, r2
 80038b2:	2c00      	cmp	r4, #0
 80038b4:	d11a      	bne.n	80038ec <_malloc_r+0x5c>
 80038b6:	4f24      	ldr	r7, [pc, #144]	; (8003948 <_malloc_r+0xb8>)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d104      	bne.n	80038c8 <_malloc_r+0x38>
 80038be:	0021      	movs	r1, r4
 80038c0:	0030      	movs	r0, r6
 80038c2:	f000 f869 	bl	8003998 <_sbrk_r>
 80038c6:	6038      	str	r0, [r7, #0]
 80038c8:	0029      	movs	r1, r5
 80038ca:	0030      	movs	r0, r6
 80038cc:	f000 f864 	bl	8003998 <_sbrk_r>
 80038d0:	1c43      	adds	r3, r0, #1
 80038d2:	d12b      	bne.n	800392c <_malloc_r+0x9c>
 80038d4:	230c      	movs	r3, #12
 80038d6:	0030      	movs	r0, r6
 80038d8:	6033      	str	r3, [r6, #0]
 80038da:	f000 f877 	bl	80039cc <__malloc_unlock>
 80038de:	e003      	b.n	80038e8 <_malloc_r+0x58>
 80038e0:	2d00      	cmp	r5, #0
 80038e2:	dade      	bge.n	80038a2 <_malloc_r+0x12>
 80038e4:	230c      	movs	r3, #12
 80038e6:	6033      	str	r3, [r6, #0]
 80038e8:	2000      	movs	r0, #0
 80038ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	1b5b      	subs	r3, r3, r5
 80038f0:	d419      	bmi.n	8003926 <_malloc_r+0x96>
 80038f2:	2b0b      	cmp	r3, #11
 80038f4:	d903      	bls.n	80038fe <_malloc_r+0x6e>
 80038f6:	6023      	str	r3, [r4, #0]
 80038f8:	18e4      	adds	r4, r4, r3
 80038fa:	6025      	str	r5, [r4, #0]
 80038fc:	e003      	b.n	8003906 <_malloc_r+0x76>
 80038fe:	6863      	ldr	r3, [r4, #4]
 8003900:	42a2      	cmp	r2, r4
 8003902:	d10e      	bne.n	8003922 <_malloc_r+0x92>
 8003904:	600b      	str	r3, [r1, #0]
 8003906:	0030      	movs	r0, r6
 8003908:	f000 f860 	bl	80039cc <__malloc_unlock>
 800390c:	0020      	movs	r0, r4
 800390e:	2207      	movs	r2, #7
 8003910:	300b      	adds	r0, #11
 8003912:	1d23      	adds	r3, r4, #4
 8003914:	4390      	bics	r0, r2
 8003916:	1ac2      	subs	r2, r0, r3
 8003918:	4298      	cmp	r0, r3
 800391a:	d0e6      	beq.n	80038ea <_malloc_r+0x5a>
 800391c:	1a1b      	subs	r3, r3, r0
 800391e:	50a3      	str	r3, [r4, r2]
 8003920:	e7e3      	b.n	80038ea <_malloc_r+0x5a>
 8003922:	6053      	str	r3, [r2, #4]
 8003924:	e7ef      	b.n	8003906 <_malloc_r+0x76>
 8003926:	0022      	movs	r2, r4
 8003928:	6864      	ldr	r4, [r4, #4]
 800392a:	e7c2      	b.n	80038b2 <_malloc_r+0x22>
 800392c:	2303      	movs	r3, #3
 800392e:	1cc4      	adds	r4, r0, #3
 8003930:	439c      	bics	r4, r3
 8003932:	42a0      	cmp	r0, r4
 8003934:	d0e1      	beq.n	80038fa <_malloc_r+0x6a>
 8003936:	1a21      	subs	r1, r4, r0
 8003938:	0030      	movs	r0, r6
 800393a:	f000 f82d 	bl	8003998 <_sbrk_r>
 800393e:	1c43      	adds	r3, r0, #1
 8003940:	d1db      	bne.n	80038fa <_malloc_r+0x6a>
 8003942:	e7c7      	b.n	80038d4 <_malloc_r+0x44>
 8003944:	200000a8 	.word	0x200000a8
 8003948:	200000ac 	.word	0x200000ac

0800394c <_realloc_r>:
 800394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800394e:	0007      	movs	r7, r0
 8003950:	000d      	movs	r5, r1
 8003952:	0016      	movs	r6, r2
 8003954:	2900      	cmp	r1, #0
 8003956:	d105      	bne.n	8003964 <_realloc_r+0x18>
 8003958:	0011      	movs	r1, r2
 800395a:	f7ff ff99 	bl	8003890 <_malloc_r>
 800395e:	0004      	movs	r4, r0
 8003960:	0020      	movs	r0, r4
 8003962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003964:	2a00      	cmp	r2, #0
 8003966:	d103      	bne.n	8003970 <_realloc_r+0x24>
 8003968:	f7ff ff48 	bl	80037fc <_free_r>
 800396c:	0034      	movs	r4, r6
 800396e:	e7f7      	b.n	8003960 <_realloc_r+0x14>
 8003970:	f000 f834 	bl	80039dc <_malloc_usable_size_r>
 8003974:	002c      	movs	r4, r5
 8003976:	42b0      	cmp	r0, r6
 8003978:	d2f2      	bcs.n	8003960 <_realloc_r+0x14>
 800397a:	0031      	movs	r1, r6
 800397c:	0038      	movs	r0, r7
 800397e:	f7ff ff87 	bl	8003890 <_malloc_r>
 8003982:	1e04      	subs	r4, r0, #0
 8003984:	d0ec      	beq.n	8003960 <_realloc_r+0x14>
 8003986:	0029      	movs	r1, r5
 8003988:	0032      	movs	r2, r6
 800398a:	f7ff ff1a 	bl	80037c2 <memcpy>
 800398e:	0029      	movs	r1, r5
 8003990:	0038      	movs	r0, r7
 8003992:	f7ff ff33 	bl	80037fc <_free_r>
 8003996:	e7e3      	b.n	8003960 <_realloc_r+0x14>

08003998 <_sbrk_r>:
 8003998:	2300      	movs	r3, #0
 800399a:	b570      	push	{r4, r5, r6, lr}
 800399c:	4d06      	ldr	r5, [pc, #24]	; (80039b8 <_sbrk_r+0x20>)
 800399e:	0004      	movs	r4, r0
 80039a0:	0008      	movs	r0, r1
 80039a2:	602b      	str	r3, [r5, #0]
 80039a4:	f7fc ffbc 	bl	8000920 <_sbrk>
 80039a8:	1c43      	adds	r3, r0, #1
 80039aa:	d103      	bne.n	80039b4 <_sbrk_r+0x1c>
 80039ac:	682b      	ldr	r3, [r5, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d000      	beq.n	80039b4 <_sbrk_r+0x1c>
 80039b2:	6023      	str	r3, [r4, #0]
 80039b4:	bd70      	pop	{r4, r5, r6, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	20000180 	.word	0x20000180

080039bc <__malloc_lock>:
 80039bc:	b510      	push	{r4, lr}
 80039be:	4802      	ldr	r0, [pc, #8]	; (80039c8 <__malloc_lock+0xc>)
 80039c0:	f000 f814 	bl	80039ec <__retarget_lock_acquire_recursive>
 80039c4:	bd10      	pop	{r4, pc}
 80039c6:	46c0      	nop			; (mov r8, r8)
 80039c8:	20000188 	.word	0x20000188

080039cc <__malloc_unlock>:
 80039cc:	b510      	push	{r4, lr}
 80039ce:	4802      	ldr	r0, [pc, #8]	; (80039d8 <__malloc_unlock+0xc>)
 80039d0:	f000 f80d 	bl	80039ee <__retarget_lock_release_recursive>
 80039d4:	bd10      	pop	{r4, pc}
 80039d6:	46c0      	nop			; (mov r8, r8)
 80039d8:	20000188 	.word	0x20000188

080039dc <_malloc_usable_size_r>:
 80039dc:	1f0b      	subs	r3, r1, #4
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	1f18      	subs	r0, r3, #4
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	da01      	bge.n	80039ea <_malloc_usable_size_r+0xe>
 80039e6:	580b      	ldr	r3, [r1, r0]
 80039e8:	18c0      	adds	r0, r0, r3
 80039ea:	4770      	bx	lr

080039ec <__retarget_lock_acquire_recursive>:
 80039ec:	4770      	bx	lr

080039ee <__retarget_lock_release_recursive>:
 80039ee:	4770      	bx	lr

080039f0 <_init>:
 80039f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039f6:	bc08      	pop	{r3}
 80039f8:	469e      	mov	lr, r3
 80039fa:	4770      	bx	lr

080039fc <_fini>:
 80039fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fe:	46c0      	nop			; (mov r8, r8)
 8003a00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a02:	bc08      	pop	{r3}
 8003a04:	469e      	mov	lr, r3
 8003a06:	4770      	bx	lr
