
*** Running vivado
    with args -log fir_filter_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_filter_test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fir_filter_test.tcl -notrace
Command: synth_design -top fir_filter_test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1018.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fir_filter_test' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/fir_filter_test.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sig_gen' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/sig_gen.sv:23]
	Parameter W_SINE bound to: 16 - type: integer 
	Parameter W_PHASE bound to: 16 - type: integer 
	Parameter W_CORDIC_IN bound to: 24 - type: integer 
	Parameter W_CORDIC_OUT bound to: 24 - type: integer 
	Parameter MAX_POS bound to: 32767 - type: integer 
	Parameter MIN_NEG bound to: -32768 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_0' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.runs/synth_1/.Xil/Vivado-21156-Nebuchadnezzar/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic_0' (1#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.runs/synth_1/.Xil/Vivado-21156-Nebuchadnezzar/realtime/cordic_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sig_gen' (2#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/sig_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.runs/synth_1/.Xil/Vivado-21156-Nebuchadnezzar/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (3#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.runs/synth_1/.Xil/Vivado-21156-Nebuchadnezzar/realtime/fir_compiler_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_data_tready' of module 'fir_compiler_0' is unconnected for instance 'fir' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/fir_filter_test.sv:26]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'fir_compiler_0' is unconnected for instance 'fir' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/fir_filter_test.sv:26]
WARNING: [Synth 8-7023] instance 'fir' of module 'fir_compiler_0' has 6 connections declared, but only 4 given [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/fir_filter_test.sv:26]
INFO: [Synth 8-6157] synthesizing module 'measure_sine_peak' [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/measure_sine_peak.sv:23]
	Parameter W_SINE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'measure_sine_peak' (4#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/measure_sine_peak.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fir_filter_test' (5#1) [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/sources_1/imports/FIR_Filter_Implimentation/fir_filter_test.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'sine_generator/test_sig_gen'
Finished Parsing XDC File [c:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.gen/sources_1/ip/cordic_0/cordic_0/cordic_0_in_context.xdc] for cell 'sine_generator/test_sig_gen'
Parsing XDC File [c:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir'
Finished Parsing XDC File [c:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'fir'
Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/constrs_1/imports/FIR_Filter_Implimentation/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/constrs_1/imports/FIR_Filter_Implimentation/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.srcs/constrs_1/imports/FIR_Filter_Implimentation/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fir_filter_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fir_filter_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1044.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1044.664 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'sine_generator/test_sig_gen' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for sine_generator/test_sig_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fir. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1052.738 ; gain = 34.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1053.441 ; gain = 34.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         1|
|2     |cordic_0       |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |cordic       |     1|
|2     |fir_compiler |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    16|
|5     |LUT1         |     1|
|6     |LUT2         |    52|
|7     |LUT3         |    17|
|8     |LUT4         |    32|
|9     |FDRE         |    63|
|10    |FDSE         |     1|
|11    |IBUF         |    19|
|12    |OBUF         |    48|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1060.250 ; gain = 7.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.250 ; gain = 41.617
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1071.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1079.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1079.645 ; gain = 61.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Integrated Systems Design/Lab3_Part2/Lab3_Part2.runs/synth_1/fir_filter_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_filter_test_utilization_synth.rpt -pb fir_filter_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 20:05:05 2021...
