Analysis & Synthesis report for Lab1Demo
Wed Sep 14 17:13:45 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5|cur_st
 12. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st
 13. State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state
 14. State Machine - |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|game_ps
 15. State Machine - |TOP_VGA_DEMO_KBD|Sounds_SM:inst11|sound_ps
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for AUDIO:inst18|audio_codec_controller:inst2
 22. Source assignments for KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4
 23. Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1
 24. Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9
 25. Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2
 27. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|square_object:inst6
 28. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst
 29. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1
 30. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|square_object:inst6
 31. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst
 32. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball
 33. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball|square_object:inst6
 34. Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst
 35. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4
 36. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|square_object:inst6
 37. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|black_hole_graphic_draw:graph_hole_move
 38. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|square_object:inst7
 39. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|black_hole_hits_draw:hit_hole_move
 40. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|LPM_CONSTANT:inst
 41. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5
 42. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|square_object:inst6
 43. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|black_hole_graphic_draw:graph_hole_move
 44. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|square_object:inst7
 45. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|black_hole_hits_draw:hit_hole_move
 46. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|LPM_CONSTANT:inst
 47. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6
 48. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|square_object:inst6
 49. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|black_hole_graphic_draw:graph_hole_move
 50. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|square_object:inst7
 51. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|black_hole_hits_draw:hit_hole_move
 52. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|LPM_CONSTANT:inst
 53. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1
 54. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|square_object:inst6
 55. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|black_hole_graphic_draw:graph_hole_move
 56. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|square_object:inst7
 57. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|black_hole_hits_draw:hit_hole_move
 58. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|LPM_CONSTANT:inst
 59. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2
 60. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|square_object:inst6
 61. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|black_hole_graphic_draw:graph_hole_move
 62. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|square_object:inst7
 63. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|black_hole_hits_draw:hit_hole_move
 64. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|LPM_CONSTANT:inst
 65. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3
 66. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|square_object:inst6
 67. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|black_hole_graphic_draw:graph_hole_move
 68. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|square_object:inst7
 69. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|black_hole_hits_draw:hit_hole_move
 70. Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|LPM_CONSTANT:inst
 71. Parameter Settings for User Entity Instance: square_object:stageSquare
 72. Parameter Settings for User Entity Instance: LPM_CONSTANT:X_stg_sqr
 73. Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_stg_sqr
 74. Parameter Settings for User Entity Instance: square_object:scoreSquare
 75. Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_sqr
 76. Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_scr_sqr
 77. Parameter Settings for User Entity Instance: score_stage_NumsBitMap:inst1
 78. Parameter Settings for User Entity Instance: square_object:score_large_digit_square
 79. Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr
 80. Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_digits_sqr
 81. Parameter Settings for User Entity Instance: square_object:score_small_digit_square
 82. Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr8
 83. Parameter Settings for User Entity Instance: square_object:stage_digit_square
 84. Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr9
 85. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5
 86. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst3
 87. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst6
 88. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst5
 89. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst2
 90. Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst1
 91. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11
 92. Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component
 93. Parameter Settings for User Entity Instance: NumbersBitMap:inst15
 94. Parameter Settings for User Entity Instance: LPM_CONSTANT:zero_vec_const
 95. Port Connectivity Checks: "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:lowc"
 96. Port Connectivity Checks: "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter"
 97. Port Connectivity Checks: "game_controller_SM:inst8|down_counter:time_counter"
 98. Port Connectivity Checks: "game_controller_SM:inst8|one_sec_counter:sec_counter"
 99. In-System Memory Content Editor Settings
100. Post-Synthesis Netlist Statistics for Top Partition
101. Elapsed Time Per Partition
102. Analysis & Synthesis Messages
103. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 14 17:13:44 2022       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab1Demo                                    ;
; Top-level Entity Name           ; TOP_VGA_DEMO_KBD                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1634                                        ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 128                                         ;
; Total DSP Blocks                ; 20                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_KBD   ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+
; RTL/VGA/hit_unit.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_unit.sv                                                ;               ;
; RTL/VGA/holes_hitUnitedBitMap.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_hitUnitedBitMap.sv                                   ;               ;
; RTL/VGA/holes_graphicUnitedBitMap.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_graphicUnitedBitMap.sv                               ;               ;
; RTL/VGA/game_controller_state_machine.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv                           ;               ;
; RTL/one_sec_counter.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/one_sec_counter.sv                                             ;               ;
; RTL/AUDIO/sounds_state_machine.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/sounds_state_machine.sv                                  ;               ;
; RTL/VGA/score_stage_NumsBitMap.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/score_stage_NumsBitMap.sv                                  ;               ;
; RTL/VGA/stage_bitmapBitMap.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/stage_bitmapBitMap.sv                                      ;               ;
; RTL/VGA/score_bitmapBitMap.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/score_bitmapBitMap.sv                                      ;               ;
; RTL/VGA/balls_speed_calculator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv                                  ;               ;
; RTL/VGA/United_HitBalls_Block.bdf                                  ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/United_HitBalls_Block.bdf                                  ;               ;
; RTL/VGA/all_holes_block.bdf                                        ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/all_holes_block.bdf                                        ;               ;
; RTL/VGA/hit_ballBitMap.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ballBitMap.sv                                          ;               ;
; RTL/VGA/HitBall_Block.bdf                                          ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/HitBall_Block.bdf                                          ;               ;
; RTL/VGA/hit_ball_moveCollision.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv                                  ;               ;
; RTL/KEYBOARD/singleKeyDecoder.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/singleKeyDecoder.sv                                   ;               ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/lpf.sv                                                ;               ;
; RTL/KEYBOARD/keyPad_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/keyPad_decoder.sv                                     ;               ;
; RTL/KEYBOARD/KEYBOARD_DECODER.bdf                                  ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/KEYBOARD_DECODER.bdf                                  ;               ;
; RTL/KEYBOARD/KBDINTF.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/KBDINTF.bdf                                           ;               ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/byterec.sv                                            ;               ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/bitrec.sv                                             ;               ;
; RTL/VGA/black_hole_hits_draw.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv                                    ;               ;
; RTL/VGA/black_hole_block.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_block.bdf                                       ;               ;
; RTL/VGA/black_hole_graphic_draw.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv                                 ;               ;
; RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/TOP_VGA_DEMO_KBD.bdf                                       ;               ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/square_object.sv                                           ;               ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv                                        ;               ;
; RTL/VGA/HartsMatrixBitMap.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/HartsMatrixBitMap.sv                                       ;               ;
; RTL/VGA/HART_DISPLAY.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/HART_DISPLAY.bdf                                           ;               ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/objects_mux.sv                                             ;               ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/VGA_Controller.sv                                          ;               ;
; RTL/VGA/NumbersBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/NumbersBitMap.sv                                           ;               ;
; RTL/numberPosition.v                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/numberPosition.v                                               ;               ;
; clock_divider.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider.v                                                    ; clock_divider ;
; clock_divider/clock_divider_0002.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider/clock_divider_0002.v                                 ; clock_divider ;
; audio_codec_controller.qxp                                         ; yes             ; User File                                    ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp                                         ;               ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/Seg7/SEG7.SV                                                   ;               ;
; RTL/AUDIO/SinTable.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/SinTable.sv                                              ;               ;
; RTL/AUDIO/addr_counter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/addr_counter.sv                                          ;               ;
; RTL/AUDIO/prescaler.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/prescaler.sv                                             ;               ;
; RTL/AUDIO/ToneDecoder.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/ToneDecoder.sv                                           ;               ;
; RTL/AUDIO/AUDIO.bdf                                                ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/AUDIO.bdf                                                ;               ;
; matrix_top_XY.v                                                    ; yes             ; User Wizard-Generated File                   ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/matrix_top_XY.v                                                    ;               ;
; RTL/up_counter.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/up_counter.sv                                                  ;               ;
; RTL/two_digits_decimal_up_counter.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/two_digits_decimal_up_counter.sv                               ;               ;
; RTL/down_counter.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/down_counter.sv                                                ;               ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                                      ;               ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                  ;               ;
; db/lpm_constant_gj8.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/lpm_constant_gj8.tdf                                            ;               ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                               ;               ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                     ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                 ;               ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;               ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                       ; altera_sld    ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab   ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2527                                                                                              ;
;                                             ;                                                                                                   ;
; Combinational ALUT usage for logic          ; 4214                                                                                              ;
;     -- 7 input functions                    ; 41                                                                                                ;
;     -- 6 input functions                    ; 740                                                                                               ;
;     -- 5 input functions                    ; 743                                                                                               ;
;     -- 4 input functions                    ; 508                                                                                               ;
;     -- <=3 input functions                  ; 2182                                                                                              ;
;                                             ;                                                                                                   ;
; Dedicated logic registers                   ; 1634                                                                                              ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 62                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                 ;
; Total block memory bits                     ; 128                                                                                               ;
;                                             ;                                                                                                   ;
; Total DSP Blocks                            ; 20                                                                                                ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1175                                                                                              ;
; Total fan-out                               ; 21914                                                                                             ;
; Average fan-out                             ; 3.65                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
; |TOP_VGA_DEMO_KBD                                                                                                                       ; 4214 (2)            ; 1634 (0)                  ; 128               ; 20         ; 62   ; 0            ; |TOP_VGA_DEMO_KBD                                                                                                                                                                                                                                                                                                                                            ; TOP_VGA_DEMO_KBD                  ; work          ;
;    |AUDIO:inst18|                                                                                                                       ; 534 (0)             ; 601 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18                                                                                                                                                                                                                                                                                                                               ; AUDIO                             ; work          ;
;       |ToneDecoder:inst4|                                                                                                               ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|ToneDecoder:inst4                                                                                                                                                                                                                                                                                                             ; ToneDecoder                       ; work          ;
;       |addr_counter:inst9|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9                                                                                                                                                                                                                                                                                                            ; addr_counter                      ; work          ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                                  ; audio_codec_controller            ; work          ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                         ; CLOCK_500                         ; work          ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                           ; DeBounce                          ; work          ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                              ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                               ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                       ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                            ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                    ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                   ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                            ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                  ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                  ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                         ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                   ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                           ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                       ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                             ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                           ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                  ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                                ; dffpipe_cd9                       ; work          ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                             ; adc2parallel                      ; work          ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                              ; synch_fifo                        ; work          ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                      ; dcfifo                            ; work          ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                           ; dcfifo_8il1                       ; work          ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                                   ; a_fefifo_2dc                      ; work          ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                                  ; a_fefifo_b9c                      ; work          ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                           ; a_gray2bin_c9b                    ; work          ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                                 ; a_graycounter_bu6                 ; work          ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                                 ; a_graycounter_g56                 ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                        ; alt_synch_pipe_mc8                ; work          ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                                  ; dffpipe_gd9                       ; work          ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                          ; altdpram                          ; work          ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                      ; lpm_decode                        ; work          ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                            ; decode_mpf                        ; work          ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                          ; cntr_u1b                          ; work          ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                                 ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                               ; dffpipe_cd9                       ; work          ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                                  ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                           ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                         ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                              ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                  ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                  ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                   ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                             ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                   ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                             ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                     ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                              ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                                 ; dac2serial                        ; work          ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                          ; dac_synchronizer                  ; work          ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                        ; dcfifo_mixed_widths               ; work          ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                             ; dcfifo_p9m1                       ; work          ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                                 ; a_graycounter_3ub                 ; work          ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                                 ; a_graycounter_6g6                 ; work          ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                  ; alt_synch_pipe_b9l                ; work          ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                            ; dffpipe_su8                       ; work          ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                                  ; alt_synch_pipe_c9l                ; work          ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                            ; dffpipe_tu8                       ; work          ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                                    ; altsyncram_q471                   ; work          ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                             ; cntr_ded                          ; work          ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                               ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                              ; mux_5r7                           ; work          ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                              ; mux_5r7                           ; work          ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                                     ; i2c                               ; work          ;
;       |prescaler:inst3|                                                                                                                 ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|prescaler:inst3                                                                                                                                                                                                                                                                                                               ; prescaler                         ; work          ;
;       |sintable:inst1|                                                                                                                  ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1                                                                                                                                                                                                                                                                                                                ; sintable                          ; work          ;
;    |HART_DISPLAY:inst5|                                                                                                                 ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5                                                                                                                                                                                                                                                                                                                         ; HART_DISPLAY                      ; work          ;
;       |matrix_top_XY:inst|                                                                                                              ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                                                                                                      ; matrix_top_XY                     ; work          ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                  ; lpm_constant                      ; work          ;
;             |lpm_constant_gj8:ag|                                                                                                       ; 19 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag                                                                                                                                                                                                                                              ; lpm_constant_gj8                  ; work          ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 19 (10)             ; 32 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work          ;
;                   |sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|                                                              ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                             ; sld_rom_sr                        ; work          ;
;    |KEYBOARD_DECODER:inst7|                                                                                                             ; 66 (0)              ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7                                                                                                                                                                                                                                                                                                                     ; KEYBOARD_DECODER                  ; work          ;
;       |KBDINTF:inst|                                                                                                                    ; 39 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst                                                                                                                                                                                                                                                                                                        ; KBDINTF                           ; work          ;
;          |bitrec:inst4|                                                                                                                 ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4                                                                                                                                                                                                                                                                                           ; bitrec                            ; work          ;
;          |byterec:inst3|                                                                                                                ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3                                                                                                                                                                                                                                                                                          ; byterec                           ; work          ;
;          |lpf:inst5|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5                                                                                                                                                                                                                                                                                              ; lpf                               ; work          ;
;       |keyPad_decoder:inst4|                                                                                                            ; 20 (20)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|keyPad_decoder:inst4                                                                                                                                                                                                                                                                                                ; keyPad_decoder                    ; work          ;
;       |singleKeyDecoder:inst1|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst1                                                                                                                                                                                                                                                                                              ; singleKeyDecoder                  ; work          ;
;       |singleKeyDecoder:inst2|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst2                                                                                                                                                                                                                                                                                              ; singleKeyDecoder                  ; work          ;
;       |singleKeyDecoder:inst3|                                                                                                          ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst3                                                                                                                                                                                                                                                                                              ; singleKeyDecoder                  ; work          ;
;       |singleKeyDecoder:inst5|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst5                                                                                                                                                                                                                                                                                              ; singleKeyDecoder                  ; work          ;
;       |singleKeyDecoder:inst6|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst6                                                                                                                                                                                                                                                                                              ; singleKeyDecoder                  ; work          ;
;    |SEG7:inst10|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|SEG7:inst10                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work          ;
;    |Sounds_SM:inst11|                                                                                                                   ; 65 (21)             ; 46 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Sounds_SM:inst11                                                                                                                                                                                                                                                                                                                           ; Sounds_SM                         ; work          ;
;       |one_sec_counter:sec_counter|                                                                                                     ; 44 (44)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|Sounds_SM:inst11|one_sec_counter:sec_counter                                                                                                                                                                                                                                                                                               ; one_sec_counter                   ; work          ;
;    |United_HitBalls_Block:inst13|                                                                                                       ; 2482 (0)            ; 476 (0)                   ; 0                 ; 20         ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13                                                                                                                                                                                                                                                                                                               ; United_HitBalls_Block             ; work          ;
;       |HitBall_Block:White_Ball|                                                                                                        ; 805 (0)             ; 191 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball                                                                                                                                                                                                                                                                                      ; HitBall_Block                     ; work          ;
;          |hit_ball_moveCollision:inst|                                                                                                  ; 741 (741)           ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst                                                                                                                                                                                                                                                          ; hit_ball_moveCollision            ; work          ;
;          |square_object:inst6|                                                                                                          ; 64 (64)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|square_object:inst6                                                                                                                                                                                                                                                                  ; square_object                     ; work          ;
;       |HitBall_Block:hitBall_1|                                                                                                         ; 665 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1                                                                                                                                                                                                                                                                                       ; HitBall_Block                     ; work          ;
;          |hit_ball_moveCollision:inst|                                                                                                  ; 601 (601)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst                                                                                                                                                                                                                                                           ; hit_ball_moveCollision            ; work          ;
;          |square_object:inst6|                                                                                                          ; 64 (64)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|square_object:inst6                                                                                                                                                                                                                                                                   ; square_object                     ; work          ;
;       |HitBall_Block:hitBall_2|                                                                                                         ; 653 (0)             ; 139 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2                                                                                                                                                                                                                                                                                       ; HitBall_Block                     ; work          ;
;          |hit_ball_moveCollision:inst|                                                                                                  ; 589 (589)           ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst                                                                                                                                                                                                                                                           ; hit_ball_moveCollision            ; work          ;
;          |square_object:inst6|                                                                                                          ; 64 (64)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|square_object:inst6                                                                                                                                                                                                                                                                   ; square_object                     ; work          ;
;       |balls_speed_calculator:balls_speed_calc_module|                                                                                  ; 234 (234)           ; 0 (0)                     ; 0                 ; 20         ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module                                                                                                                                                                                                                                                                ; balls_speed_calculator            ; work          ;
;       |hit_ballBitMap:inst6|                                                                                                            ; 125 (125)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|hit_ballBitMap:inst6                                                                                                                                                                                                                                                                                          ; hit_ballBitMap                    ; work          ;
;    |VGA_Controller:inst|                                                                                                                ; 78 (78)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work          ;
;    |all_holes_block:inst9|                                                                                                              ; 245 (0)             ; 134 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9                                                                                                                                                                                                                                                                                                                      ; all_holes_block                   ; work          ;
;       |black_hole_block:hole_1|                                                                                                         ; 13 (0)              ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_1                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 8 (8)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_1|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 5 (5)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_1|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |black_hole_block:hole_2|                                                                                                         ; 6 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_2                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_2|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 5 (5)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_2|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |black_hole_block:hole_3|                                                                                                         ; 7 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_3                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_3|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_3|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |black_hole_block:hole_4|                                                                                                         ; 7 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_4                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 3 (3)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_4|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 4 (4)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_4|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |black_hole_block:hole_5|                                                                                                         ; 4 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_5                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 2 (2)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_5|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_5|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |black_hole_block:hole_6|                                                                                                         ; 4 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_6                                                                                                                                                                                                                                                                                              ; black_hole_block                  ; work          ;
;          |square_object:inst6|                                                                                                          ; 2 (2)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_6|square_object:inst6                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;          |square_object:inst7|                                                                                                          ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|black_hole_block:hole_6|square_object:inst7                                                                                                                                                                                                                                                                          ; square_object                     ; work          ;
;       |holes_graphicUnitedBitMap:inst1|                                                                                                 ; 177 (177)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|holes_graphicUnitedBitMap:inst1                                                                                                                                                                                                                                                                                      ; holes_graphicUnitedBitMap         ; work          ;
;       |holes_hitUnitedBitMap:inst2|                                                                                                     ; 27 (27)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|all_holes_block:inst9|holes_hitUnitedBitMap:inst2                                                                                                                                                                                                                                                                                          ; holes_hitUnitedBitMap             ; work          ;
;    |back_ground_draw:inst4|                                                                                                             ; 36 (36)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4                                                                                                                                                                                                                                                                                                                     ; back_ground_draw                  ; work          ;
;    |clock_divider:inst12|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                                                                                       ; clock_divider                     ; clock_divider ;
;       |clock_divider_0002:clock_divider_inst|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst                                                                                                                                                                                                                                                                                 ; clock_divider_0002                ; clock_divider ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                         ; altera_pll                        ; work          ;
;    |game_controller_SM:inst8|                                                                                                           ; 80 (26)             ; 61 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8                                                                                                                                                                                                                                                                                                                   ; game_controller_SM                ; work          ;
;       |down_counter:time_counter|                                                                                                       ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|down_counter:time_counter                                                                                                                                                                                                                                                                                         ; down_counter                      ; work          ;
;       |one_sec_counter:sec_counter|                                                                                                     ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|one_sec_counter:sec_counter                                                                                                                                                                                                                                                                                       ; one_sec_counter                   ; work          ;
;       |two_digits_decimal_up_counter:score_counter|                                                                                     ; 9 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter                                                                                                                                                                                                                                                                       ; two_digits_decimal_up_counter     ; work          ;
;          |up_counter:highc|                                                                                                             ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:highc                                                                                                                                                                                                                                                      ; up_counter                        ; work          ;
;          |up_counter:lowc|                                                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:lowc                                                                                                                                                                                                                                                       ; up_counter                        ; work          ;
;    |hit_unit:inst2|                                                                                                                     ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|hit_unit:inst2                                                                                                                                                                                                                                                                                                                             ; hit_unit                          ; work          ;
;    |objects_mux:inst16|                                                                                                                 ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|objects_mux:inst16                                                                                                                                                                                                                                                                                                                         ; objects_mux                       ; work          ;
;    |score_bitmapBitMap:scoreBitMap|                                                                                                     ; 10 (10)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|score_bitmapBitMap:scoreBitMap                                                                                                                                                                                                                                                                                                             ; score_bitmapBitMap                ; work          ;
;    |score_stage_NumsBitMap:inst1|                                                                                                       ; 379 (379)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|score_stage_NumsBitMap:inst1                                                                                                                                                                                                                                                                                                               ; score_stage_NumsBitMap            ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 100 (1)             ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 98 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 98 (66)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld    ;
;    |square_object:scoreSquare|                                                                                                          ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:scoreSquare                                                                                                                                                                                                                                                                                                                  ; square_object                     ; work          ;
;    |square_object:score_large_digit_square|                                                                                             ; 4 (4)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:score_large_digit_square                                                                                                                                                                                                                                                                                                     ; square_object                     ; work          ;
;    |square_object:score_small_digit_square|                                                                                             ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:score_small_digit_square                                                                                                                                                                                                                                                                                                     ; square_object                     ; work          ;
;    |square_object:stageSquare|                                                                                                          ; 8 (8)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:stageSquare                                                                                                                                                                                                                                                                                                                  ; square_object                     ; work          ;
;    |square_object:stage_digit_square|                                                                                                   ; 7 (7)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|square_object:stage_digit_square                                                                                                                                                                                                                                                                                                           ; square_object                     ; work          ;
;    |stage_bitmapBitMap:stageBitMap|                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_VGA_DEMO_KBD|stage_bitmapBitMap:stageBitMap                                                                                                                                                                                                                                                                                                             ; stage_bitmapBitMap                ; work          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64   ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 10          ;
; Independent 18x18 plus 36         ; 10          ;
; Total number of DSP blocks        ; 20          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 10          ;
; Fixed Point Mixed Sign Multiplier ; 10          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_KBD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst                                                                                                                                                                                                                               ; matrix_top_XY.v ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_KBD|clock_divider:inst12                                                                                                                                                                                                                                                ; clock_divider.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5|cur_st ;
+-------------+--------------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                               ;
+-------------+--------------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                        ;
; cur_st.ONE  ; 1                                                                        ;
+-------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st                                 ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; Name                ; pres_st.CHK_DATA_ST ; pres_st.HI_CLK_ST ; pres_st.LOW_CLK_ST ; pres_st.IDLE_ST ; pres_st.NEW_DATA_ST ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+
; pres_st.IDLE_ST     ; 0                   ; 0                 ; 0                  ; 0               ; 0                   ;
; pres_st.LOW_CLK_ST  ; 0                   ; 0                 ; 1                  ; 1               ; 0                   ;
; pres_st.HI_CLK_ST   ; 0                   ; 1                 ; 0                  ; 1               ; 0                   ;
; pres_st.CHK_DATA_ST ; 1                   ; 0                 ; 0                  ; 1               ; 0                   ;
; pres_st.NEW_DATA_ST ; 0                   ; 0                 ; 0                  ; 1               ; 1                   ;
+---------------------+---------------------+-------------------+--------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state                                                                                                                                                                                                                                    ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|game_ps                                                             ;
+-------------------+------------------+----------------+---------------+-------------------+-------------------+----------------+
; Name              ; game_ps.s_scored ; game_ps.s_lose ; game_ps.s_win ; game_ps.s_stage_2 ; game_ps.s_stage_1 ; game_ps.s_idle ;
+-------------------+------------------+----------------+---------------+-------------------+-------------------+----------------+
; game_ps.s_idle    ; 0                ; 0              ; 0             ; 0                 ; 0                 ; 0              ;
; game_ps.s_stage_1 ; 0                ; 0              ; 0             ; 0                 ; 1                 ; 1              ;
; game_ps.s_stage_2 ; 0                ; 0              ; 0             ; 1                 ; 0                 ; 1              ;
; game_ps.s_win     ; 0                ; 0              ; 1             ; 0                 ; 0                 ; 1              ;
; game_ps.s_lose    ; 0                ; 1              ; 0             ; 0                 ; 0                 ; 1              ;
; game_ps.s_scored  ; 1                ; 0              ; 0             ; 0                 ; 0                 ; 1              ;
+-------------------+------------------+----------------+---------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_VGA_DEMO_KBD|Sounds_SM:inst11|sound_ps                                                          ;
+----------------------+-------------------+-----------------+----------------+-----------------+----------------------+
; Name                 ; sound_ps.s_scored ; sound_ps.s_lose ; sound_ps.s_win ; sound_ps.s_idle ; sound_ps.s_collision ;
+----------------------+-------------------+-----------------+----------------+-----------------+----------------------+
; sound_ps.s_idle      ; 0                 ; 0               ; 0              ; 0               ; 0                    ;
; sound_ps.s_win       ; 0                 ; 0               ; 1              ; 1               ; 0                    ;
; sound_ps.s_lose      ; 0                 ; 1               ; 0              ; 1               ; 0                    ;
; sound_ps.s_scored    ; 1                 ; 0               ; 0              ; 1               ; 0                    ;
; sound_ps.s_collision ; 0                 ; 0               ; 0              ; 1               ; 1                    ;
+----------------------+-------------------+-----------------+----------------+-----------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st.NEW_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st.CHK_DATA_ST ; yes                                                              ; yes                                        ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st.LOW_CLK_ST  ; yes                                                              ; yes                                        ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st.HI_CLK_ST   ; yes                                                              ; yes                                        ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st.IDLE_ST     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 5                             ;                                                                  ;                                            ;
+----------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                                                          ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; all_holes_block:inst9|holes_hitUnitedBitMap:inst2|RGBout[0..2,4..6]                                ; Stuck at VCC due to stuck port data_in                                      ;
; hit_unit:inst2|Balls_col_ID[1][3]                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; hit_unit:inst2|Balls_col_ID[1][2]                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; hit_unit:inst2|Balls_col_ID[0][3]                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; hit_unit:inst2|Balls_col_ID[0][2]                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|YShotSpeed[0..5] ; Stuck at GND due to stuck port data_in                                      ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|XShotSpeed[0..5] ; Stuck at GND due to stuck port data_in                                      ;
; back_ground_draw:inst4|blueBits[0,1]                                                               ; Merged with back_ground_draw:inst4|redBits[2]                               ;
; back_ground_draw:inst4|greenBits[0]                                                                ; Merged with back_ground_draw:inst4|redBits[0]                               ;
; back_ground_draw:inst4|greenBits[1]                                                                ; Merged with back_ground_draw:inst4|greenBits[2]                             ;
; all_holes_block:inst9|holes_hitUnitedBitMap:inst2|RGBout[3]                                        ; Merged with all_holes_block:inst9|holes_hitUnitedBitMap:inst2|RGBout[7]     ;
; all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[3]                                    ; Merged with all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[7] ;
; all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[0..2,4,5]                             ; Merged with all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[6] ;
; United_HitBalls_Block:inst13|hit_ballBitMap:inst6|RGBout[5,6]                                      ; Merged with United_HitBalls_Block:inst13|hit_ballBitMap:inst6|RGBout[7]     ;
; United_HitBalls_Block:inst13|hit_ballBitMap:inst6|RGBout[2,3]                                      ; Merged with United_HitBalls_Block:inst13|hit_ballBitMap:inst6|RGBout[4]     ;
; back_ground_draw:inst4|BG_RGB[7]                                                                   ; Merged with back_ground_draw:inst4|BG_RGB[1]                                ;
; back_ground_draw:inst4|BG_RGB[5]                                                                   ; Merged with back_ground_draw:inst4|BG_RGB[2]                                ;
; back_ground_draw:inst4|BG_RGB[4]                                                                   ; Merged with back_ground_draw:inst4|BG_RGB[3]                                ;
; score_bitmapBitMap:scoreBitMap|RGBout[2..7]                                                        ; Merged with score_bitmapBitMap:scoreBitMap|RGBout[1]                        ;
; stage_bitmapBitMap:stageBitMap|RGBout[1..7]                                                        ; Merged with score_bitmapBitMap:scoreBitMap|RGBout[1]                        ;
; all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[7]                                    ; Merged with all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[6] ;
; game_controller_SM:inst8|scoreLoadN_ps                                                             ; Stuck at VCC due to stuck port data_in                                      ;
; hit_unit:inst2|Balls_col_ID[0][1]                                                                  ; Stuck at GND due to stuck port data_in                                      ;
; game_controller_SM:inst8|game_ps.s_stage_2                                                         ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5|cur_st~5                                             ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st~4                                         ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|pres_st~5                                         ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state~4                                  ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state~5                                  ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state~6                                  ; Lost fanout                                                                 ;
; KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|present_state~7                                  ; Lost fanout                                                                 ;
; game_controller_SM:inst8|game_ps~4                                                                 ; Lost fanout                                                                 ;
; game_controller_SM:inst8|game_ps~5                                                                 ; Lost fanout                                                                 ;
; game_controller_SM:inst8|game_ps~6                                                                 ; Lost fanout                                                                 ;
; game_controller_SM:inst8|game_ps~7                                                                 ; Lost fanout                                                                 ;
; Sounds_SM:inst11|sound_ps~4                                                                        ; Lost fanout                                                                 ;
; Sounds_SM:inst11|sound_ps~5                                                                        ; Lost fanout                                                                 ;
; game_controller_SM:inst8|game_ps.s_stage_1                                                         ; Stuck at GND due to stuck port data_in                                      ;
; Sounds_SM:inst11|sound_ps.s_scored                                                                 ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 72                                                             ;                                                                             ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1634  ;
; Number of registers using Synchronous Clear  ; 508   ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 1041  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 981   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Controller:inst|oVGA_VS                                                                                                                                                                                                                                                                                                     ; 4       ;
; VGA_Controller:inst|oVGA_HS                                                                                                                                                                                                                                                                                                     ; 4       ;
; back_ground_draw:inst4|redBits[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; back_ground_draw:inst4|redBits[1]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst4|redBits[0]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst4|greenBits[2]                                                                                                                                                                                                                                                                                             ; 1       ;
; VGA_Controller:inst|oVGA_HS_d                                                                                                                                                                                                                                                                                                   ; 1       ;
; all_holes_block:inst9|holes_hitUnitedBitMap:inst2|RGBout[7]                                                                                                                                                                                                                                                                     ; 10      ;
; all_holes_block:inst9|holes_graphicUnitedBitMap:inst1|RGBout[6]                                                                                                                                                                                                                                                                 ; 8       ;
; hit_unit:inst2|balls_in_game[0]                                                                                                                                                                                                                                                                                                 ; 3       ;
; hit_unit:inst2|balls_in_game[1]                                                                                                                                                                                                                                                                                                 ; 3       ;
; hit_unit:inst2|balls_in_game[2]                                                                                                                                                                                                                                                                                                 ; 3       ;
; game_controller_SM:inst8|change_stage_ps                                                                                                                                                                                                                                                                                        ; 5       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftX_FixedPoint[8]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftY_FixedPoint[10]                                                                                                                                                                                                                       ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftY_FixedPoint[9]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftY_FixedPoint[8]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftX_FixedPoint[12]                                                                                                                                                                                                                       ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftX_FixedPoint[11]                                                                                                                                                                                                                       ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftY_FixedPoint[13]                                                                                                                                                                                                                       ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|topLeftY_FixedPoint[12]                                                                                                                                                                                                                       ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[10]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[8]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftY_FixedPoint[10]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftY_FixedPoint[9]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftY_FixedPoint[8]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[13]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[12]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[11]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftX_FixedPoint[14]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftY_FixedPoint[13]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|topLeftY_FixedPoint[12]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftX_FixedPoint[9]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftX_FixedPoint[8]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftY_FixedPoint[10]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftY_FixedPoint[9]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftY_FixedPoint[8]                                                                                                                                                                                                                         ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftX_FixedPoint[11]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftX_FixedPoint[14]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftY_FixedPoint[13]                                                                                                                                                                                                                        ; 2       ;
; United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|topLeftY_FixedPoint[12]                                                                                                                                                                                                                        ; 2       ;
; Sounds_SM:inst11|rst_cntN_ps                                                                                                                                                                                                                                                                                                    ; 1       ;
; game_controller_SM:inst8|timeLoadN_ps                                                                                                                                                                                                                                                                                           ; 6       ;
; game_controller_SM:inst8|rst_cntN_ps                                                                                                                                                                                                                                                                                            ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                                ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                               ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                             ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                             ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                                  ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                                                                   ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                            ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                            ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                                 ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                                                                  ; 1       ;
; AUDIO:inst18|audio_codec_controller:inst2|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                      ; 2       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                                                                        ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                                                                       ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                            ; 6       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                                                                       ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                               ; 4       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                           ; 6       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                                                                      ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                              ; 4       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                                                                     ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                                                                    ; 3       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                            ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                           ; 7       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                               ; 5       ;
; AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                              ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 83                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|singleKeyDecoder:inst6|keyIsPressed                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4|BG_RGB[3]                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[4]                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|hit_ballBitMap:inst6|RGBout[1]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|Sounds_SM:inst11|time_counter_ps[0]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:lowc|count[1]                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:highc|count[3]                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|hit_unit:inst2|balls_collide[2]                                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|YShotSpeed[7]                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|XShotSpeed[10]                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|hit_unit:inst2|ballsFlag[0][1]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|hit_unit:inst2|ballsFlag[1][2]                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|hit_unit:inst2|ballsFlag[2][0]                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux:inst16|RGBOut[7]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|down_counter:time_counter|count[2]                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|hit_unit:inst2|Balls_col_ID[0][1]                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|objects_mux:inst16|RGBOut[6]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|stage_num_ps[0]                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|Yspeed_Fixed[5]                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|Xspeed_Fixed[1]                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|Yspeed_Fixed[1]                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|Xspeed_Fixed[3]                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Yspeed_Fixed[2]                                                                                              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Xspeed_Fixed[1]                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|Yspeed_Fixed[21]                                                                                              ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst|Xspeed_Fixed[9]                                                                                               ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|Yspeed_Fixed[19]                                                                                              ;
; 6:1                ; 25 bits   ; 100 LEs       ; 75 LEs               ; 25 LEs                 ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst|Xspeed_Fixed[17]                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Yspeed_Fixed[7]                                                                                              ;
; 7:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Yspeed_Fixed[18]                                                                                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Xspeed_Fixed[10]                                                                                             ;
; 7:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst|Xspeed_Fixed[20]                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|keyPad_decoder:inst4|key[3]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_VGA_DEMO_KBD|back_ground_draw:inst4|greenBits[2]                                                                                                                                                            ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module|Mux12                                                                                                              ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module|Mux10                                                                                                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module|Xspeed_VEC_out[2][2]                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module|Xspeed_VEC_out[1][9]                                                                                               ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module|Xspeed_VEC_out[0][2]                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|Selector6                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4|Selector8                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_VGA_DEMO_KBD|KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3|Selector3                                                                                                                                    ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |TOP_VGA_DEMO_KBD|game_controller_SM:inst8|Selector10                                                                                                                                                            ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |TOP_VGA_DEMO_KBD|Sounds_SM:inst11|Selector5                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUDIO:inst18|audio_codec_controller:inst2                                                                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------------------------------------------------+
; Source assignments for KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4 ;
+------------------------------+-------+------+---------------------------+
; Assignment                   ; Value ; From ; To                        ;
+------------------------------+-------+------+---------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.IDLE_ST           ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.LOW_CLK_ST        ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.HI_CLK_ST         ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.CHK_DATA_ST       ;
; PRESERVE_REGISTER            ; on    ; -    ; pres_st.NEW_DATA_ST       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.IDLE_ST           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.IDLE_ST           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.LOW_CLK_ST        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.LOW_CLK_ST        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.HI_CLK_ST         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.HI_CLK_ST         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.CHK_DATA_ST       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.CHK_DATA_ST       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; next_st.NEW_DATA_ST       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; next_st.NEW_DATA_ST       ;
+------------------------------+-------+------+---------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|sintable:inst1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO:inst18|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                            ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                          ;
; pll_type                             ; General                ; String                                                          ;
; pll_subtype                          ; General                ; String                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                  ;
; operation_mode                       ; direct                 ; String                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                  ;
; clock_name_0                         ;                        ; String                                                          ;
; clock_name_1                         ;                        ; String                                                          ;
; clock_name_2                         ;                        ; String                                                          ;
; clock_name_3                         ;                        ; String                                                          ;
; clock_name_4                         ;                        ; String                                                          ;
; clock_name_5                         ;                        ; String                                                          ;
; clock_name_6                         ;                        ; String                                                          ;
; clock_name_7                         ;                        ; String                                                          ;
; clock_name_8                         ;                        ; String                                                          ;
; clock_name_global_0                  ; false                  ; String                                                          ;
; clock_name_global_1                  ; false                  ; String                                                          ;
; clock_name_global_2                  ; false                  ; String                                                          ;
; clock_name_global_3                  ; false                  ; String                                                          ;
; clock_name_global_4                  ; false                  ; String                                                          ;
; clock_name_global_5                  ; false                  ; String                                                          ;
; clock_name_global_6                  ; false                  ; String                                                          ;
; clock_name_global_7                  ; false                  ; String                                                          ;
; clock_name_global_8                  ; false                  ; String                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                  ;
; pll_slf_rst                          ; false                  ; String                                                          ;
; pll_bw_sel                           ; low                    ; String                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                          ;
+--------------------------------------+------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ball_id        ; 2     ; Untyped                                                                  ;
; initial_x      ; 300   ; Untyped                                                                  ;
; initial_y      ; 220   ; Untyped                                                                  ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|square_object:inst6 ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                                              ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                             ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; BALL_ID        ; 2     ; Unsigned Integer                                                                                     ;
; INITIAL_X      ; 300   ; Signed Integer                                                                                       ;
; INITIAL_Y      ; 220   ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; ball_id        ; 1     ; Untyped                                                                  ;
; initial_x      ; 500   ; Untyped                                                                  ;
; initial_y      ; 220   ; Untyped                                                                  ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|square_object:inst6 ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                                                              ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                                              ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                             ;
+-----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; BALL_ID        ; 1     ; Unsigned Integer                                                                                     ;
; INITIAL_X      ; 500   ; Signed Integer                                                                                       ;
; INITIAL_Y      ; 220   ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; ball_id        ; 0     ; Untyped                                                                   ;
; initial_x      ; 100   ; Untyped                                                                   ;
; initial_y      ; 220   ; Untyped                                                                   ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball|square_object:inst6 ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 32    ; Signed Integer                                                                               ;
; OBJECT_HEIGHT_Y ; 32    ; Signed Integer                                                                               ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                              ;
+-----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; BALL_ID        ; 0     ; Unsigned Integer                                                                                      ;
; INITIAL_X      ; 100   ; Signed Integer                                                                                        ;
; INITIAL_Y      ; 220   ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 4     ; Untyped                                                           ;
; initial_x      ; 0     ; Untyped                                                           ;
; initial_y      ; 0     ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 0     ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 0     ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_4|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 4                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_3h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 5     ; Untyped                                                           ;
; initial_x      ; 288   ; Untyped                                                           ;
; initial_y      ; 0     ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 288   ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 288   ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_5|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 5                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_4h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 6     ; Untyped                                                           ;
; initial_x      ; 575   ; Untyped                                                           ;
; initial_y      ; 0     ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 575   ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 575   ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 0     ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_6|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 6                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_5h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 1     ; Untyped                                                           ;
; initial_x      ; 0     ; Untyped                                                           ;
; initial_y      ; 415   ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 0     ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 0     ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_1|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_1h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 2     ; Untyped                                                           ;
; initial_x      ; 288   ; Untyped                                                           ;
; initial_y      ; 415   ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 288   ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 288   ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_2|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 2                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_2h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HOLE_ID        ; 3     ; Untyped                                                           ;
; initial_x      ; 575   ; Untyped                                                           ;
; initial_y      ; 415   ; Untyped                                                           ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|square_object:inst6 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 64    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 64    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|black_hole_graphic_draw:graph_hole_move ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 575   ; Unsigned Integer                                                                                      ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|square_object:inst7 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16    ; Signed Integer                                                                       ;
; OBJECT_HEIGHT_Y ; 16    ; Signed Integer                                                                       ;
; OBJECT_COLOR    ; 00    ; Unsigned Binary                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|black_hole_hits_draw:hit_hole_move ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
; INITIAL_TOP_LEFT_X ; 575   ; Unsigned Integer                                                                                 ;
; INITIAL_TOP_LEFT_Y ; 415   ; Unsigned Integer                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: all_holes_block:inst9|black_hole_block:hole_3|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 3                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 3                ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_6h3 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:stageSquare ;
+-----------------+----------+-------------------------------------------+
; Parameter Name  ; Value    ; Type                                      ;
+-----------------+----------+-------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                            ;
; OBJECT_HEIGHT_Y ; 8        ; Signed Integer                            ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                           ;
+-----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:X_stg_sqr ;
+--------------------+------------------+-----------------------------+
; Parameter Name     ; Value            ; Type                        ;
+--------------------+------------------+-----------------------------+
; LPM_WIDTH          ; 11               ; Untyped                     ;
; LPM_CVALUE         ; 55               ; Untyped                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                     ;
; CBXI_PARAMETER     ; lpm_constant_nb4 ; Untyped                     ;
+--------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_stg_sqr ;
+--------------------+------------------+-----------------------------+
; Parameter Name     ; Value            ; Type                        ;
+--------------------+------------------+-----------------------------+
; LPM_WIDTH          ; 11               ; Untyped                     ;
; LPM_CVALUE         ; 460              ; Untyped                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                     ;
; CBXI_PARAMETER     ; lpm_constant_ke4 ; Untyped                     ;
+--------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:scoreSquare ;
+-----------------+----------+-------------------------------------------+
; Parameter Name  ; Value    ; Type                                      ;
+-----------------+----------+-------------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                            ;
; OBJECT_HEIGHT_Y ; 8        ; Signed Integer                            ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                           ;
+-----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_sqr ;
+--------------------+------------------+-----------------------------+
; Parameter Name     ; Value            ; Type                        ;
+--------------------+------------------+-----------------------------+
; LPM_WIDTH          ; 11               ; Untyped                     ;
; LPM_CVALUE         ; 345              ; Untyped                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                     ;
; CBXI_PARAMETER     ; lpm_constant_sb4 ; Untyped                     ;
+--------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_scr_sqr ;
+--------------------+------------------+-----------------------------+
; Parameter Name     ; Value            ; Type                        ;
+--------------------+------------------+-----------------------------+
; LPM_WIDTH          ; 11               ; Untyped                     ;
; LPM_CVALUE         ; 460              ; Untyped                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                     ;
; CBXI_PARAMETER     ; lpm_constant_ke4 ; Untyped                     ;
+--------------------+------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_stage_NumsBitMap:inst1 ;
+----------------+----------+-----------------------------------------------+
; Parameter Name ; Value    ; Type                                          ;
+----------------+----------+-----------------------------------------------+
; digit_color    ; 11111110 ; Unsigned Binary                               ;
+----------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:score_large_digit_square ;
+-----------------+----------+--------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                   ;
+-----------------+----------+--------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                                         ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                                         ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                        ;
+-----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr ;
+--------------------+------------------+-------------------------------------+
; Parameter Name     ; Value            ; Type                                ;
+--------------------+------------------+-------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                             ;
; LPM_CVALUE         ; 387              ; Untyped                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                             ;
; CBXI_PARAMETER     ; lpm_constant_pb4 ; Untyped                             ;
+--------------------+------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:Y_digits_sqr ;
+--------------------+------------------+--------------------------------+
; Parameter Name     ; Value            ; Type                           ;
+--------------------+------------------+--------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                        ;
; LPM_CVALUE         ; 456              ; Untyped                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                        ;
; CBXI_PARAMETER     ; lpm_constant_9d4 ; Untyped                        ;
+--------------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:score_small_digit_square ;
+-----------------+----------+--------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                   ;
+-----------------+----------+--------------------------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                                         ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                                         ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                        ;
+-----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr8 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                              ;
; LPM_CVALUE         ; 407              ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_ub4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:stage_digit_square ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                                   ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                                   ;
; OBJECT_COLOR    ; 00000011 ; Unsigned Binary                                  ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:X_scr_lrg_dgt_sqr9 ;
+--------------------+------------------+--------------------------------------+
; Parameter Name     ; Value            ; Type                                 ;
+--------------------+------------------+--------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                              ;
; LPM_CVALUE         ; 97               ; Untyped                              ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                              ;
; CBXI_PARAMETER     ; lpm_constant_kb4 ; Untyped                              ;
+--------------------+------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst3 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; KEY_VALUE      ; 101011010 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst6 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; KEY_VALUE      ; 001110101 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst5 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; KEY_VALUE      ; 001110100 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst2 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; KEY_VALUE      ; 001101011 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DECODER:inst7|singleKeyDecoder:inst1 ;
+----------------+-----------+---------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                          ;
+----------------+-----------+---------------------------------------------------------------+
; KEY_VALUE      ; 001110010 ; Unsigned Binary                                               ;
+----------------+-----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|square_object:inst11 ;
+-----------------+----------+---------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                    ;
+-----------------+----------+---------------------------------------------------------+
; OBJECT_WIDTH_X  ; 512      ; Signed Integer                                          ;
; OBJECT_HEIGHT_Y ; 416      ; Signed Integer                                          ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                                         ;
+-----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                           ;
+--------------------+------------------+--------------------------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                                 ;
; LPM_CVALUE         ; 32               ; Signed Integer                                                                 ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                                        ;
; CBXI_PARAMETER     ; lpm_constant_gj8 ; Untyped                                                                        ;
+--------------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NumbersBitMap:inst15 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; digit_color    ; 10100101 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:zero_vec_const ;
+--------------------+------------------+----------------------------------+
; Parameter Name     ; Value            ; Type                             ;
+--------------------+------------------+----------------------------------+
; LPM_WIDTH          ; 4                ; Untyped                          ;
; LPM_CVALUE         ; 0                ; Untyped                          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                          ;
; CBXI_PARAMETER     ; lpm_constant_0h3 ; Untyped                          ;
+--------------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:lowc" ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; enable3 ; Input ; Info     ; Stuck at VCC                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter" ;
+------+--------+----------+-----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                               ;
+------+--------+----------+-----------------------------------------------------------------------+
; tc   ; Output ; Info     ; Explicitly unconnected                                                ;
+------+--------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_controller_SM:inst8|down_counter:time_counter"                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datain[3..2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_controller_SM:inst8|one_sec_counter:sec_counter" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; turbo ; Input ; Info     ; Stuck at GND                                          ;
+-------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 11    ; 1     ; Read/Write ; HART_DISPLAY:inst5|matrix_top_XY:inst|lpm_constant:LPM_CONSTANT_component|lpm_constant_gj8:ag ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 995           ;
;     CLR                             ; 161           ;
;     CLR SCLR                        ; 107           ;
;     ENA                             ; 25            ;
;     ENA CLR                         ; 426           ;
;     ENA CLR SCLR                    ; 73            ;
;     ENA CLR SLD                     ; 2             ;
;     ENA SCLR                        ; 190           ;
;     ENA SLD                         ; 11            ;
; arriav_lcell_comb                   ; 3687          ;
;     arith                           ; 1355          ;
;         0 data inputs               ; 16            ;
;         1 data inputs               ; 947           ;
;         2 data inputs               ; 250           ;
;         3 data inputs               ; 6             ;
;         4 data inputs               ; 66            ;
;         5 data inputs               ; 70            ;
;     extend                          ; 38            ;
;         7 data inputs               ; 38            ;
;     normal                          ; 2016          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 51            ;
;         2 data inputs               ; 138           ;
;         3 data inputs               ; 186           ;
;         4 data inputs               ; 371           ;
;         5 data inputs               ; 613           ;
;         6 data inputs               ; 655           ;
;     shared                          ; 278           ;
;         0 data inputs               ; 2             ;
;         2 data inputs               ; 232           ;
;         3 data inputs               ; 44            ;
; arriav_mac                          ; 20            ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 89            ;
; generic_pll                         ; 1             ;
;                                     ;               ;
; Max LUT depth                       ; 9.60          ;
; Average LUT depth                   ; 6.20          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Sep 14 17:13:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hit_unit.sv
    Info (12023): Found entity 1: hit_unit File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_unit.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/holes_hitunitedbitmap.sv
    Info (12023): Found entity 1: holes_hitUnitedBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_hitUnitedBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/holes_graphicunitedbitmap.sv
    Info (12023): Found entity 1: holes_graphicUnitedBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_graphicUnitedBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller_state_machine.sv
    Info (12023): Found entity 1: game_controller_SM File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/one_sec_counter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sounds_state_machine.sv
    Info (12023): Found entity 1: Sounds_SM File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/sounds_state_machine.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/score_stage_numsbitmap.sv
    Info (12023): Found entity 1: score_stage_NumsBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/score_stage_NumsBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/crossbitmap.sv
    Info (12023): Found entity 1: crossBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/crossBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/stage_bitmapbitmap.sv
    Info (12023): Found entity 1: stage_bitmapBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/stage_bitmapBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/score_bitmapbitmap.sv
    Info (12023): Found entity 1: score_bitmapBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/score_bitmapBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/balls_speed_calculator.sv
    Info (12023): Found entity 1: balls_speed_calculator File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/whiteball_movecollision.sv
    Info (12023): Found entity 1: whiteBall_moveCollision File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/whiteBall_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/whiteball_block.bdf
    Info (12023): Found entity 1: whiteBall_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/united_hitballs_block.bdf
    Info (12023): Found entity 1: United_HitBalls_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/holes_mux.sv
    Info (12023): Found entity 1: holes_mux File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/holes_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/all_holes_block.bdf
    Info (12023): Found entity 1: all_holes_block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hit_ballbitmap.sv
    Info (12023): Found entity 1: hit_ballBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ballBitMap.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hitball_block.bdf
    Info (12023): Found entity 1: HitBall_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hit_ball_movecollision.sv
    Info (12023): Found entity 1: hit_ball_moveCollision File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/singlekeydecoder.sv
    Info (12023): Found entity 1: singleKeyDecoder File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/singleKeyDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_interface.bdf
    Info (12023): Found entity 1: KEYBOARD_INTERFACE
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keyboard_decoder.bdf
    Info (12023): Found entity 1: KEYBOARD_DECODER
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/black_hole_hits_draw.sv
    Info (12023): Found entity 1: black_hole_hits_draw File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/black_hole_block.bdf
    Info (12023): Found entity 1: black_hole_block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/black_hole_hitsbitmap.sv
    Info (12023): Found entity 1: black_hole_hitsBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hitsBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/black_hole_graphicbitmap.sv
    Info (12023): Found entity 1: black_hole_graphicBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphicBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/black_hole_graphic_draw.sv
    Info (12023): Found entity 1: black_hole_graphic_draw File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/white_ballbitmap.sv
    Info (12023): Found entity 1: white_ballBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/white_ballBitMap.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv
    Info (12023): Found entity 1: back_ground_drawSquare File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_drawSquare.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/numberposition.v
    Info (12023): Found entity 1: numberPosition File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/numberPosition.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider/clock_divider_0002.v
    Info (12023): Found entity 1: clock_divider_0002 File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider/clock_divider_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/Seg7/SEG7.SV Line: 4
Info (15248): File "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/audio_codec_controller/audio_codec_controller.qxp" is a duplicate of already analyzed file "C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/top_audio.bdf
    Info (12023): Found entity 1: TOP_AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file x_loca.v
    Info (12023): Found entity 1: X_loca File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/X_loca.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file x_location.v
    Info (12023): Found entity 1: X_location File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/X_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file y_location.v
    Info (12023): Found entity 1: Y_location File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/Y_location.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file number_position.v
    Info (12023): Found entity 1: Number_position File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/Number_position.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file matrix_top_xy.v
    Info (12023): Found entity 1: matrix_top_XY File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/matrix_top_XY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/up_counter.sv
    Info (12023): Found entity 1: up_counter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/up_counter.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/two_digits_decimal_up_counter.sv
    Info (12023): Found entity 1: two_digits_decimal_up_counter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/two_digits_decimal_up_counter.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bcddn.sv
    Info (12023): Found entity 1: bcddn File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/bcddn.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/down_counter.sv
    Info (12023): Found entity 1: down_counter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/down_counter.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/soundblock.bdf
    Info (12023): Found entity 1: SoundBlock
Warning (10236): Verilog HDL Implicit Net warning at game_controller_state_machine.sv(59): created implicit net for "oneSecPulse" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "nor_code" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "ext_code" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/byterec.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for "rel_code" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/byterec.sv Line: 38
Info (12127): Elaborating entity "TOP_VGA_DEMO_KBD" for the top level hierarchy
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:inst18"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "AUDIO:inst18|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "AUDIO:inst18|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "AUDIO:inst18|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "AUDIO:inst18|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "AUDIO:inst18|ToneDecoder:inst4"
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:inst12"
Info (12128): Elaborating entity "clock_divider_0002" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider/clock_divider_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider/clock_divider_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_divider:inst12|clock_divider_0002:clock_divider_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/clock_divider/clock_divider_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sounds_SM" for hierarchy "Sounds_SM:inst11"
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "Sounds_SM:inst11|one_sec_counter:sec_counter" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/AUDIO/sounds_state_machine.sv Line: 47
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(76): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/VGA_Controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(77): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/VGA_Controller.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(90): truncated value with size 11 to match size of target (1) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/VGA_Controller.sv Line: 90
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst16"
Info (12128): Elaborating entity "United_HitBalls_Block" for hierarchy "United_HitBalls_Block:inst13"
Info (12128): Elaborating entity "hit_ballBitMap" for hierarchy "United_HitBalls_Block:inst13|hit_ballBitMap:inst6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "hit_colors" into its bus
Info (12128): Elaborating entity "HitBall_Block" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:hitBall_2"
Info (12128): Elaborating entity "square_object" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|square_object:inst6"
Info (12128): Elaborating entity "hit_ball_moveCollision" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:hitBall_2|hit_ball_moveCollision:inst"
Warning (10240): Verilog HDL Always Construct warning at hit_ball_moveCollision.sv(145): inferring latch(es) for variable "YShotSpeed", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 145
Warning (10240): Verilog HDL Always Construct warning at hit_ball_moveCollision.sv(285): inferring latch(es) for variable "XShotSpeed", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 285
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(404): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 404
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(405): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 405
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(410): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 410
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(411): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 411
Info (12128): Elaborating entity "balls_speed_calculator" for hierarchy "United_HitBalls_Block:inst13|balls_speed_calculator:balls_speed_calc_module"
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(72): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 72
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(73): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 73
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(78): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 78
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(80): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 80
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(83): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 83
Warning (10230): Verilog HDL assignment warning at balls_speed_calculator.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/balls_speed_calculator.sv Line: 85
Info (12128): Elaborating entity "HitBall_Block" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:hitBall_1"
Info (12128): Elaborating entity "hit_ball_moveCollision" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:hitBall_1|hit_ball_moveCollision:inst"
Warning (10240): Verilog HDL Always Construct warning at hit_ball_moveCollision.sv(145): inferring latch(es) for variable "YShotSpeed", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 145
Warning (10240): Verilog HDL Always Construct warning at hit_ball_moveCollision.sv(285): inferring latch(es) for variable "XShotSpeed", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 285
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(404): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 404
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(405): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 405
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(410): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 410
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(411): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 411
Info (12128): Elaborating entity "HitBall_Block" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:White_Ball"
Info (12128): Elaborating entity "hit_ball_moveCollision" for hierarchy "United_HitBalls_Block:inst13|HitBall_Block:White_Ball|hit_ball_moveCollision:inst"
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(404): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 404
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(405): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 405
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(410): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 410
Warning (10230): Verilog HDL assignment warning at hit_ball_moveCollision.sv(411): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_ball_moveCollision.sv Line: 411
Info (12128): Elaborating entity "hit_unit" for hierarchy "hit_unit:inst2"
Warning (10230): Verilog HDL assignment warning at hit_unit.sv(215): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_unit.sv Line: 215
Info (12128): Elaborating entity "all_holes_block" for hierarchy "all_holes_block:inst9"
Info (12128): Elaborating entity "holes_graphicUnitedBitMap" for hierarchy "all_holes_block:inst9|holes_graphicUnitedBitMap:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4"
Info (12128): Elaborating entity "square_object" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4|square_object:inst6"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "square_object" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4|square_object:inst7"
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_4|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_4|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_4|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_5"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_5|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_5|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_5|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_5|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_5|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "5"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_6"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_6|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_6|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_6|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_6|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_6|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "6"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_1"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_1|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_1|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_1|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_1|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_1|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_2"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_2|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_2|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_2|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_2|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_2|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "2"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "black_hole_block" for hierarchy "all_holes_block:inst9|black_hole_block:hole_3"
Info (12128): Elaborating entity "black_hole_graphic_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_3|black_hole_graphic_draw:graph_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_graphic_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_graphic_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_graphic_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_graphic_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_graphic_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_graphic_draw.sv Line: 79
Info (12128): Elaborating entity "black_hole_hits_draw" for hierarchy "all_holes_block:inst9|black_hole_block:hole_3|black_hole_hits_draw:hit_hole_move"
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(58): object "bracketOffset" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 58
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(59): object "OBJECT_WIDTH_X" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at black_hole_hits_draw.sv(60): object "OBJECT_HEIGHT_Y" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(79): inferring latch(es) for variable "topLeftY_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Warning (10240): Verilog HDL Always Construct warning at black_hole_hits_draw.sv(143): inferring latch(es) for variable "topLeftX_FixedPoint", which holds its previous value in one or more paths through the always construct File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(182): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 182
Warning (10230): Verilog HDL assignment warning at black_hole_hits_draw.sv(183): truncated value with size 32 to match size of target (11) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 183
Info (10041): Inferred latch for "topLeftX_FixedPoint[0]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[1]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[2]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[3]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[4]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[5]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[6]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[7]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[8]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[9]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[10]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[11]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[12]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[13]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[14]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[15]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[16]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[17]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[18]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[19]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[20]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[21]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[22]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[23]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[24]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[25]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[26]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[27]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[28]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[29]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[30]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftX_FixedPoint[31]" at black_hole_hits_draw.sv(143) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 143
Info (10041): Inferred latch for "topLeftY_FixedPoint[0]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[1]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[2]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[3]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[4]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[5]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[6]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[7]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[8]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[9]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[10]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[11]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[12]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[13]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[14]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[15]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[16]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[17]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[18]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[19]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[20]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[21]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[22]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[23]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[24]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[25]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[26]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[27]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[28]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[29]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[30]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (10041): Inferred latch for "topLeftY_FixedPoint[31]" at black_hole_hits_draw.sv(79) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/black_hole_hits_draw.sv Line: 79
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "all_holes_block:inst9|black_hole_block:hole_3|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "all_holes_block:inst9|black_hole_block:hole_3|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "all_holes_block:inst9|black_hole_block:hole_3|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "3"
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "holes_hitUnitedBitMap" for hierarchy "all_holes_block:inst9|holes_hitUnitedBitMap:inst2"
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst4"
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(43): truncated value with size 3 to match size of target (2) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 43
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(75): truncated value with size 3 to match size of target (2) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 75
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(90): truncated value with size 3 to match size of target (2) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 90
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(125): truncated value with size 3 to match size of target (2) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/back_ground_draw.sv Line: 125
Info (12128): Elaborating entity "stage_bitmapBitMap" for hierarchy "stage_bitmapBitMap:stageBitMap"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:stageSquare"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:X_stg_sqr"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:X_stg_sqr"
Info (12133): Instantiated megafunction "LPM_CONSTANT:X_stg_sqr" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "55"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:Y_stg_sqr"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:Y_stg_sqr"
Info (12133): Instantiated megafunction "LPM_CONSTANT:Y_stg_sqr" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "460"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "score_bitmapBitMap" for hierarchy "score_bitmapBitMap:scoreBitMap"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:X_scr_sqr"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:X_scr_sqr"
Info (12133): Instantiated megafunction "LPM_CONSTANT:X_scr_sqr" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "345"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "score_stage_NumsBitMap" for hierarchy "score_stage_NumsBitMap:inst1"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:score_large_digit_square"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:X_scr_lrg_dgt_sqr"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:X_scr_lrg_dgt_sqr"
Info (12133): Instantiated megafunction "LPM_CONSTANT:X_scr_lrg_dgt_sqr" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "387"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:Y_digits_sqr"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:Y_digits_sqr"
Info (12133): Instantiated megafunction "LPM_CONSTANT:Y_digits_sqr" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "456"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:X_scr_lrg_dgt_sqr8"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:X_scr_lrg_dgt_sqr8"
Info (12133): Instantiated megafunction "LPM_CONSTANT:X_scr_lrg_dgt_sqr8" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "407"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:X_scr_lrg_dgt_sqr9"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:X_scr_lrg_dgt_sqr9"
Info (12133): Instantiated megafunction "LPM_CONSTANT:X_scr_lrg_dgt_sqr9" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "97"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "game_controller_SM" for hierarchy "game_controller_SM:inst8"
Warning (10036): Verilog HDL or VHDL warning at game_controller_state_machine.sv(59): object "oneSecPulse" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 59
Warning (10036): Verilog HDL or VHDL warning at game_controller_state_machine.sv(63): object "scoreLowLoad_ns" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 63
Warning (10036): Verilog HDL or VHDL warning at game_controller_state_machine.sv(64): object "scoreHighLoad_ns" assigned a value but never read File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 64
Warning (10175): Verilog HDL warning at game_controller_state_machine.sv(207): ignoring unsupported system task File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 207
Warning (10034): Output port "scoredPulse" at game_controller_state_machine.sv(23) has no driver File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 23
Info (12128): Elaborating entity "down_counter" for hierarchy "game_controller_SM:inst8|down_counter:time_counter" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 96
Warning (10230): Verilog HDL assignment warning at down_counter.sv(42): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/down_counter.sv Line: 42
Info (12128): Elaborating entity "two_digits_decimal_up_counter" for hierarchy "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/game_controller_state_machine.sv Line: 123
Info (12128): Elaborating entity "up_counter" for hierarchy "game_controller_SM:inst8|two_digits_decimal_up_counter:score_counter|up_counter:lowc" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/two_digits_decimal_up_counter.sv Line: 37
Warning (10230): Verilog HDL assignment warning at up_counter.sv(42): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/up_counter.sv Line: 42
Info (12128): Elaborating entity "KEYBOARD_DECODER" for hierarchy "KEYBOARD_DECODER:inst7"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "KEYBOARD_DECODER:inst7|keyPad_decoder:inst4"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/keyPad_decoder.sv Line: 39
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KEYBOARD_DECODER:inst7|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "KEYBOARD_DECODER:inst7|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "KEYBOARD_DECODER:inst7|KBDINTF:inst|bitrec:inst4"
Info (12128): Elaborating entity "lpf" for hierarchy "KEYBOARD_DECODER:inst7|KBDINTF:inst|lpf:inst5"
Warning (10230): Verilog HDL assignment warning at lpf.sv(47): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/lpf.sv Line: 47
Warning (10230): Verilog HDL assignment warning at lpf.sv(53): truncated value with size 32 to match size of target (4) File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/KEYBOARD/lpf.sv Line: 53
Info (12128): Elaborating entity "singleKeyDecoder" for hierarchy "KEYBOARD_DECODER:inst7|singleKeyDecoder:inst3"
Info (12128): Elaborating entity "singleKeyDecoder" for hierarchy "KEYBOARD_DECODER:inst7|singleKeyDecoder:inst6"
Info (12128): Elaborating entity "singleKeyDecoder" for hierarchy "KEYBOARD_DECODER:inst7|singleKeyDecoder:inst5"
Info (12128): Elaborating entity "singleKeyDecoder" for hierarchy "KEYBOARD_DECODER:inst7|singleKeyDecoder:inst2"
Info (12128): Elaborating entity "singleKeyDecoder" for hierarchy "KEYBOARD_DECODER:inst7|singleKeyDecoder:inst1"
Info (12128): Elaborating entity "HART_DISPLAY" for hierarchy "HART_DISPLAY:inst5"
Info (12128): Elaborating entity "HartsMatrixBitMap" for hierarchy "HART_DISPLAY:inst5|HartsMatrixBitMap:inst6"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "HART_DISPLAY:inst5|square_object:inst11"
Info (12128): Elaborating entity "matrix_top_XY" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/matrix_top_XY.v Line: 49
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/matrix_top_XY.v Line: 49
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component" with the following parameter: File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/matrix_top_XY.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "32"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_gj8.tdf
    Info (12023): Found entity 1: lpm_constant_gj8 File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/lpm_constant_gj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_gj8" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/lpm_constant_gj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/lpm_constant_gj8.tdf Line: 31
Info (12133): Instantiated megafunction "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/lpm_constant_gj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00000100000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "HART_DISPLAY:inst5|matrix_top_XY:inst|LPM_CONSTANT:LPM_CONSTANT_component|lpm_constant_gj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "NumbersBitMap:inst15"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:zero_vec_const"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:zero_vec_const"
Info (12133): Instantiated megafunction "LPM_CONSTANT:zero_vec_const" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "4"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.09.14.17:13:29 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (13000): Registers with preset signals will power-up high File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/RTL/VGA/hit_unit.sv Line: 136
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
    Warning (13010): Node "AUDOUT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "redLight" is stuck at GND
    Warning (13410): Pin "yellowLight" is stuck at GND
    Warning (13410): Pin "greenLight" is stuck at GND
    Warning (13410): Pin "OVGA[26]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/output_files/Lab1Demo.map.smsg
Info (35026): Attempting to remove 150 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_LED"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_DACDAT"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_XCK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK~output"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|AUD_I2C_SCLK"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "AUDIO:inst18|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 266 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "AUDIO:inst18|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 4816 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 4726 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 4965 megabytes
    Info: Processing ended: Wed Sep 14 17:13:45 2022
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Golan/Documents/Lab_1a/Project/Billiard_FPGA/output_files/Lab1Demo.map.smsg.


