// Seed: 3963380761
module module_0 (
    input tri id_0,
    input wire id_1,
    output supply1 id_2
);
  logic [7:0]["" /  -1] id_4 = (id_1);
  supply0 id_5 = id_1;
  assign id_4 = id_1;
  assign module_1.id_7 = 0;
  supply1 id_6;
  assign id_5 = 1;
  supply1 id_7 = 1, id_8;
  wire id_9;
  assign id_8 = -1;
  wire id_10, id_11;
  wire id_12, id_13;
  assign id_10 = 1 & id_5;
  assign id_6  = -1;
  assign id_2  = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input logic id_2,
    output tri1 id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input uwire id_10
);
  bit id_12;
  supply0 id_13, id_14;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_5
  );
  assign id_13 = id_14;
  final
    if (id_10) begin : LABEL_0
      id_12 <= 1 == id_10;
      force id_3 = id_2;
      @(-1 or 1) id_12 <= (1'h0);
      if (-1 && id_14) id_9 = id_1;
    end else deassign id_8;
endmodule
