# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:37 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File
# -- Compiling architecture RTL of GPReg_File
# End time: 15:23:38 on May 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:38 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(91): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(91): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(117): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(150): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(190): VHDL Compiler exiting
# End time: 15:23:38 on May 16,2021, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CPU_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd}"
vsim work.gpreg_file_tb
# vsim work.gpreg_file_tb 
# Start time: 15:42:02 on May 16,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/idman/Desktop/RISC-V/CPU/simulation/modelsim/rtl_work.gpreg_file_tb' has no architecture.
# Error loading design
# End time: 15:42:02 on May 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.gpreg_file_tb
# vsim work.gpreg_file_tb 
# Start time: 15:42:19 on May 16,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/idman/Desktop/RISC-V/CPU/simulation/modelsim/rtl_work.gpreg_file_tb' has no architecture.
# Error loading design
# End time: 15:42:19 on May 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:40 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(117): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(150): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(182): VHDL Compiler exiting
# End time: 15:43:40 on May 16,2021, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:12 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(81): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(117): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(125): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(138): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(150): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(164): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(171): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(182): VHDL Compiler exiting
# End time: 15:47:12 on May 16,2021, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:21 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(64): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd(182): VHDL Compiler exiting
# End time: 15:49:21 on May 16,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:58 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# End time: 15:49:58 on May 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.gpreg_file_tb
# vsim work.gpreg_file_tb 
# Start time: 15:50:08 on May 16,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.gpreg_file_tb(testbench)
# Loading work.gpreg_file(rtl)
add wave -position end  sim:/gpreg_file_tb/CLK
add wave -position end  sim:/gpreg_file_tb/DATA_WIDTH
add wave -position end  sim:/gpreg_file_tb/GPRF_wr
add wave -position end  sim:/gpreg_file_tb/REG_ADDR_WIDTH
add wave -position end  sim:/gpreg_file_tb/Rd
add wave -position end  sim:/gpreg_file_tb/Reset
add wave -position end  sim:/gpreg_file_tb/Rs1
add wave -position end  sim:/gpreg_file_tb/Rs2
add wave -position end  sim:/gpreg_file_tb/clk_period
add wave -position end  sim:/gpreg_file_tb/data_Rs1
add wave -position end  sim:/gpreg_file_tb/data_Rs2
add wave -position end  sim:/gpreg_file_tb/data_in
add wave -position end  sim:/gpreg_file_tb/finish_flag
run -all
# ** Error: There are error in case 7 !
#    Time: 600 ps  Iteration: 0  Instance: /gpreg_file_tb
# ** Error: There are error in case 8 !
#    Time: 700 ps  Iteration: 0  Instance: /gpreg_file_tb
vcom -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:47 on May 16,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity GPReg_File_tb
# -- Compiling architecture testbench of GPReg_File_tb
# End time: 15:53:47 on May 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.gpreg_file_tb(testbench)
run -all
# End time: 16:11:44 on May 16,2021, Elapsed time: 0:21:36
# Errors: 2, Warnings: 0
