library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 13
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5518_o : std_logic;
  signal n5519_o : std_logic;
  signal n5520_o : std_logic;
  signal n5521_o : std_logic;
  signal n5522_o : std_logic;
  signal n5523_o : std_logic;
  signal n5524_o : std_logic;
  signal n5525_o : std_logic;
  signal n5526_o : std_logic;
  signal n5527_o : std_logic_vector (2 downto 0);
begin
  o <= n5527_o;
  -- vhdl_source/peres.vhdl:13:17
  n5518_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5519_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5520_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5521_o <= n5519_o xor n5520_o;
  -- vhdl_source/peres.vhdl:15:17
  n5522_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5523_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5524_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5525_o <= n5523_o and n5524_o;
  -- vhdl_source/peres.vhdl:15:21
  n5526_o <= n5522_o xor n5525_o;
  n5527_o <= n5518_o & n5521_o & n5526_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n4633_o : std_logic;
  signal n4634_o : std_logic;
  signal n4635_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4636 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4639_o : std_logic;
  signal n4640_o : std_logic;
  signal n4641_o : std_logic;
  signal n4642_o : std_logic;
  signal n4643_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4644 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4652 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4655_o : std_logic;
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4660 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4663_o : std_logic;
  signal n4664_o : std_logic;
  signal n4665_o : std_logic;
  signal n4666_o : std_logic;
  signal n4667_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4668 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4671_o : std_logic;
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic;
  signal n4675_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4676 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4684 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4687_o : std_logic;
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic;
  signal n4691_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4692 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic;
  signal n4699_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4700 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic;
  signal n4707_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4708 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4716 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4719_o : std_logic;
  signal n4720_o : std_logic;
  signal n4721_o : std_logic;
  signal n4722_o : std_logic;
  signal n4723_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4724 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4727_o : std_logic;
  signal n4728_o : std_logic;
  signal n4729_o : std_logic;
  signal n4730_o : std_logic;
  signal n4731_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4732 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4740 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4743_o : std_logic;
  signal n4744_o : std_logic;
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4748 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4751_o : std_logic;
  signal n4752_o : std_logic;
  signal n4753_o : std_logic;
  signal n4754_o : std_logic;
  signal n4755_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4756 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic;
  signal n4764_o : std_logic;
  signal n4765_o : std_logic;
  signal n4766_o : std_logic;
  signal n4767_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4768 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4771_o : std_logic;
  signal n4772_o : std_logic;
  signal n4773_o : std_logic;
  signal n4774_o : std_logic;
  signal n4775_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4776 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic;
  signal n4783_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4784 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4787_o : std_logic;
  signal n4788_o : std_logic;
  signal n4789_o : std_logic;
  signal n4790_o : std_logic;
  signal n4791_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4792 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4795_o : std_logic;
  signal n4796_o : std_logic;
  signal n4797_o : std_logic;
  signal n4798_o : std_logic;
  signal n4799_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4800 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic;
  signal n4806_o : std_logic;
  signal n4807_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4808 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4816 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4819_o : std_logic;
  signal n4820_o : std_logic;
  signal n4821_o : std_logic;
  signal n4822_o : std_logic;
  signal n4823_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4824 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4827_o : std_logic;
  signal n4828_o : std_logic;
  signal n4829_o : std_logic;
  signal n4830_o : std_logic;
  signal n4831_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4832 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic;
  signal n4838_o : std_logic;
  signal n4839_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4840 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4848 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4851_o : std_logic;
  signal n4852_o : std_logic;
  signal n4853_o : std_logic;
  signal n4854_o : std_logic;
  signal n4855_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4856 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4859_o : std_logic;
  signal n4860_o : std_logic;
  signal n4861_o : std_logic;
  signal n4862_o : std_logic;
  signal n4863_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4864 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic;
  signal n4871_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4872 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4875_o : std_logic;
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic;
  signal n4879_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4880 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4883_o : std_logic;
  signal n4884_o : std_logic;
  signal n4885_o : std_logic_vector (1 downto 0);
  signal n4886_o : std_logic;
  signal n4887_o : std_logic;
  signal n4888_o : std_logic;
  signal n4889_o : std_logic_vector (1 downto 0);
  signal n4890_o : std_logic;
  signal n4891_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4892 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4895_o : std_logic;
  signal n4896_o : std_logic;
  signal n4897_o : std_logic;
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic_vector (1 downto 0);
  signal n4901_o : std_logic;
  signal n4902_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4903 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic;
  signal n4909_o : std_logic;
  signal n4910_o : std_logic;
  signal n4911_o : std_logic_vector (1 downto 0);
  signal n4912_o : std_logic;
  signal n4913_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4914 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4917_o : std_logic;
  signal n4918_o : std_logic;
  signal n4919_o : std_logic;
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic_vector (1 downto 0);
  signal n4923_o : std_logic;
  signal n4924_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4925 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4928_o : std_logic;
  signal n4929_o : std_logic;
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic;
  signal n4933_o : std_logic_vector (1 downto 0);
  signal n4934_o : std_logic;
  signal n4935_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4936 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4939_o : std_logic;
  signal n4940_o : std_logic;
  signal n4941_o : std_logic;
  signal n4942_o : std_logic;
  signal n4943_o : std_logic;
  signal n4944_o : std_logic_vector (1 downto 0);
  signal n4945_o : std_logic;
  signal n4946_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4947 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4950_o : std_logic;
  signal n4951_o : std_logic;
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic_vector (1 downto 0);
  signal n4956_o : std_logic;
  signal n4957_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4958 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4961_o : std_logic;
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic_vector (1 downto 0);
  signal n4967_o : std_logic;
  signal n4968_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4969 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4972_o : std_logic;
  signal n4973_o : std_logic;
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic;
  signal n4977_o : std_logic_vector (1 downto 0);
  signal n4978_o : std_logic;
  signal n4979_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4980 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4983_o : std_logic;
  signal n4984_o : std_logic;
  signal n4985_o : std_logic;
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic_vector (1 downto 0);
  signal n4989_o : std_logic;
  signal n4990_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4991 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4994_o : std_logic;
  signal n4995_o : std_logic;
  signal n4996_o : std_logic;
  signal n4997_o : std_logic;
  signal n4998_o : std_logic;
  signal n4999_o : std_logic_vector (1 downto 0);
  signal n5000_o : std_logic;
  signal n5001_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5002 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5005_o : std_logic;
  signal n5006_o : std_logic;
  signal n5007_o : std_logic;
  signal n5008_o : std_logic;
  signal n5009_o : std_logic;
  signal n5010_o : std_logic_vector (1 downto 0);
  signal n5011_o : std_logic;
  signal n5012_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5013 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5016_o : std_logic;
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic;
  signal n5021_o : std_logic_vector (1 downto 0);
  signal n5022_o : std_logic;
  signal n5023_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5024 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5027_o : std_logic;
  signal n5028_o : std_logic;
  signal n5029_o : std_logic;
  signal n5030_o : std_logic;
  signal n5031_o : std_logic;
  signal n5032_o : std_logic_vector (1 downto 0);
  signal n5033_o : std_logic;
  signal n5034_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5035 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5038_o : std_logic;
  signal n5039_o : std_logic;
  signal n5040_o : std_logic;
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic_vector (1 downto 0);
  signal n5044_o : std_logic;
  signal n5045_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5046 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5049_o : std_logic;
  signal n5050_o : std_logic;
  signal n5051_o : std_logic;
  signal n5052_o : std_logic;
  signal n5053_o : std_logic;
  signal n5054_o : std_logic_vector (1 downto 0);
  signal n5055_o : std_logic;
  signal n5056_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5057 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5060_o : std_logic;
  signal n5061_o : std_logic;
  signal n5062_o : std_logic;
  signal n5063_o : std_logic;
  signal n5064_o : std_logic;
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5068 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5071_o : std_logic;
  signal n5072_o : std_logic;
  signal n5073_o : std_logic;
  signal n5074_o : std_logic;
  signal n5075_o : std_logic_vector (1 downto 0);
  signal n5076_o : std_logic;
  signal n5077_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5078 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5081_o : std_logic;
  signal n5082_o : std_logic;
  signal n5083_o : std_logic;
  signal n5084_o : std_logic;
  signal n5085_o : std_logic;
  signal n5086_o : std_logic_vector (1 downto 0);
  signal n5087_o : std_logic;
  signal n5088_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5089 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5092_o : std_logic;
  signal n5093_o : std_logic;
  signal n5094_o : std_logic;
  signal n5095_o : std_logic;
  signal n5096_o : std_logic;
  signal n5097_o : std_logic_vector (1 downto 0);
  signal n5098_o : std_logic;
  signal n5099_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5100 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5103_o : std_logic;
  signal n5104_o : std_logic;
  signal n5105_o : std_logic;
  signal n5106_o : std_logic;
  signal n5107_o : std_logic;
  signal n5108_o : std_logic_vector (1 downto 0);
  signal n5109_o : std_logic;
  signal n5110_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5111 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic;
  signal n5117_o : std_logic;
  signal n5118_o : std_logic;
  signal n5119_o : std_logic_vector (1 downto 0);
  signal n5120_o : std_logic;
  signal n5121_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5122 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5125_o : std_logic;
  signal n5126_o : std_logic;
  signal n5127_o : std_logic;
  signal n5128_o : std_logic;
  signal n5129_o : std_logic;
  signal n5130_o : std_logic_vector (1 downto 0);
  signal n5131_o : std_logic;
  signal n5132_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5133 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5136_o : std_logic;
  signal n5137_o : std_logic;
  signal n5138_o : std_logic;
  signal n5139_o : std_logic;
  signal n5140_o : std_logic;
  signal n5141_o : std_logic_vector (1 downto 0);
  signal n5142_o : std_logic;
  signal n5143_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5144 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5147_o : std_logic;
  signal n5148_o : std_logic;
  signal n5149_o : std_logic;
  signal n5150_o : std_logic;
  signal n5151_o : std_logic;
  signal n5152_o : std_logic_vector (1 downto 0);
  signal n5153_o : std_logic;
  signal n5154_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5155 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5158_o : std_logic;
  signal n5159_o : std_logic;
  signal n5160_o : std_logic;
  signal n5161_o : std_logic;
  signal n5162_o : std_logic;
  signal n5163_o : std_logic_vector (1 downto 0);
  signal n5164_o : std_logic;
  signal n5165_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5166 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5169_o : std_logic;
  signal n5170_o : std_logic;
  signal n5171_o : std_logic;
  signal n5172_o : std_logic;
  signal n5173_o : std_logic;
  signal n5174_o : std_logic_vector (1 downto 0);
  signal n5175_o : std_logic;
  signal n5176_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5177 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5180_o : std_logic;
  signal n5181_o : std_logic;
  signal n5182_o : std_logic;
  signal n5183_o : std_logic;
  signal n5184_o : std_logic;
  signal n5185_o : std_logic_vector (1 downto 0);
  signal n5186_o : std_logic;
  signal n5187_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5188 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5191_o : std_logic;
  signal n5192_o : std_logic;
  signal n5193_o : std_logic;
  signal n5194_o : std_logic;
  signal n5195_o : std_logic;
  signal n5196_o : std_logic_vector (1 downto 0);
  signal n5197_o : std_logic;
  signal n5198_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5199 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5202_o : std_logic;
  signal n5203_o : std_logic;
  signal n5204_o : std_logic;
  signal n5205_o : std_logic;
  signal n5206_o : std_logic;
  signal n5207_o : std_logic_vector (1 downto 0);
  signal n5208_o : std_logic;
  signal n5209_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5210 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5213_o : std_logic;
  signal n5214_o : std_logic;
  signal n5215_o : std_logic;
  signal n5216_o : std_logic;
  signal n5217_o : std_logic;
  signal n5218_o : std_logic_vector (1 downto 0);
  signal n5219_o : std_logic;
  signal n5220_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5221 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5224_o : std_logic;
  signal n5225_o : std_logic;
  signal n5226_o : std_logic;
  signal n5227_o : std_logic;
  signal n5228_o : std_logic;
  signal n5229_o : std_logic_vector (1 downto 0);
  signal n5230_o : std_logic;
  signal n5231_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5232 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5235_o : std_logic;
  signal n5236_o : std_logic;
  signal n5237_o : std_logic;
  signal n5238_o : std_logic;
  signal n5239_o : std_logic;
  signal n5240_o : std_logic_vector (1 downto 0);
  signal n5241_o : std_logic;
  signal n5242_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5243 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5246_o : std_logic;
  signal n5247_o : std_logic;
  signal n5248_o : std_logic;
  signal n5249_o : std_logic;
  signal n5250_o : std_logic_vector (1 downto 0);
  signal n5251_o : std_logic;
  signal n5252_o : std_logic;
  signal n5253_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5254 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5257_o : std_logic;
  signal n5258_o : std_logic;
  signal n5259_o : std_logic;
  signal n5260_o : std_logic;
  signal n5261_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5262 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5265_o : std_logic;
  signal n5266_o : std_logic;
  signal n5267_o : std_logic;
  signal n5268_o : std_logic;
  signal n5269_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5270 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5273_o : std_logic;
  signal n5274_o : std_logic;
  signal n5275_o : std_logic;
  signal n5276_o : std_logic;
  signal n5277_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5278 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5281_o : std_logic;
  signal n5282_o : std_logic;
  signal n5283_o : std_logic;
  signal n5284_o : std_logic;
  signal n5285_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5286 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5289_o : std_logic;
  signal n5290_o : std_logic;
  signal n5291_o : std_logic;
  signal n5292_o : std_logic;
  signal n5293_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5294 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5297_o : std_logic;
  signal n5298_o : std_logic;
  signal n5299_o : std_logic;
  signal n5300_o : std_logic;
  signal n5301_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5302 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5305_o : std_logic;
  signal n5306_o : std_logic;
  signal n5307_o : std_logic;
  signal n5308_o : std_logic;
  signal n5309_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5310 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5313_o : std_logic;
  signal n5314_o : std_logic;
  signal n5315_o : std_logic;
  signal n5316_o : std_logic;
  signal n5317_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5318 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5321_o : std_logic;
  signal n5322_o : std_logic;
  signal n5323_o : std_logic;
  signal n5324_o : std_logic;
  signal n5325_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5326 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5329_o : std_logic;
  signal n5330_o : std_logic;
  signal n5331_o : std_logic;
  signal n5332_o : std_logic;
  signal n5333_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5334 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5337_o : std_logic;
  signal n5338_o : std_logic;
  signal n5339_o : std_logic;
  signal n5340_o : std_logic;
  signal n5341_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5342 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5345_o : std_logic;
  signal n5346_o : std_logic;
  signal n5347_o : std_logic;
  signal n5348_o : std_logic;
  signal n5349_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5350 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5353_o : std_logic;
  signal n5354_o : std_logic;
  signal n5355_o : std_logic;
  signal n5356_o : std_logic;
  signal n5357_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5358 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5361_o : std_logic;
  signal n5362_o : std_logic;
  signal n5363_o : std_logic;
  signal n5364_o : std_logic;
  signal n5365_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5366 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5369_o : std_logic;
  signal n5370_o : std_logic;
  signal n5371_o : std_logic;
  signal n5372_o : std_logic;
  signal n5373_o : std_logic;
  signal n5374_o : std_logic;
  signal n5375_o : std_logic;
  signal n5376_o : std_logic;
  signal n5377_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5378 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5381_o : std_logic;
  signal n5382_o : std_logic;
  signal n5383_o : std_logic;
  signal n5384_o : std_logic;
  signal n5385_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5386 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5389_o : std_logic;
  signal n5390_o : std_logic;
  signal n5391_o : std_logic;
  signal n5392_o : std_logic;
  signal n5393_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5394 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5397_o : std_logic;
  signal n5398_o : std_logic;
  signal n5399_o : std_logic;
  signal n5400_o : std_logic;
  signal n5401_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5402 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5405_o : std_logic;
  signal n5406_o : std_logic;
  signal n5407_o : std_logic;
  signal n5408_o : std_logic;
  signal n5409_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5410 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5413_o : std_logic;
  signal n5414_o : std_logic;
  signal n5415_o : std_logic;
  signal n5416_o : std_logic;
  signal n5417_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5418 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5421_o : std_logic;
  signal n5422_o : std_logic;
  signal n5423_o : std_logic;
  signal n5424_o : std_logic;
  signal n5425_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5426 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5429_o : std_logic;
  signal n5430_o : std_logic;
  signal n5431_o : std_logic;
  signal n5432_o : std_logic;
  signal n5433_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5434 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5437_o : std_logic;
  signal n5438_o : std_logic;
  signal n5439_o : std_logic;
  signal n5440_o : std_logic;
  signal n5441_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5442 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5445_o : std_logic;
  signal n5446_o : std_logic;
  signal n5447_o : std_logic;
  signal n5448_o : std_logic;
  signal n5449_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5450 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5453_o : std_logic;
  signal n5454_o : std_logic;
  signal n5455_o : std_logic;
  signal n5456_o : std_logic;
  signal n5457_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5458 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5461_o : std_logic;
  signal n5462_o : std_logic;
  signal n5463_o : std_logic;
  signal n5464_o : std_logic;
  signal n5465_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5466 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5469_o : std_logic;
  signal n5470_o : std_logic;
  signal n5471_o : std_logic;
  signal n5472_o : std_logic;
  signal n5473_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5474 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5477_o : std_logic;
  signal n5478_o : std_logic;
  signal n5479_o : std_logic;
  signal n5480_o : std_logic;
  signal n5481_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5482 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5485_o : std_logic;
  signal n5486_o : std_logic;
  signal n5487_o : std_logic;
  signal n5488_o : std_logic;
  signal n5489_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5490 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5493_o : std_logic;
  signal n5494_o : std_logic;
  signal n5495_o : std_logic;
  signal n5496_o : std_logic;
  signal n5497_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5498 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5501_o : std_logic;
  signal n5502_o : std_logic;
  signal n5503_o : std_logic_vector (16 downto 0);
  signal n5504_o : std_logic_vector (16 downto 0);
  signal n5505_o : std_logic_vector (16 downto 0);
  signal n5506_o : std_logic_vector (16 downto 0);
  signal n5507_o : std_logic_vector (16 downto 0);
  signal n5508_o : std_logic_vector (16 downto 0);
  signal n5509_o : std_logic_vector (16 downto 0);
  signal n5510_o : std_logic_vector (16 downto 0);
  signal n5511_o : std_logic_vector (16 downto 0);
  signal n5512_o : std_logic_vector (16 downto 0);
  signal n5513_o : std_logic_vector (16 downto 0);
  signal n5514_o : std_logic_vector (16 downto 0);
  signal n5515_o : std_logic_vector (16 downto 0);
  signal n5516_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5503_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5504_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5505_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5506_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5507_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5508_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5509_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5510_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5511_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5512_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5513_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5514_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5515_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5516_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4633_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4634_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4635_o <= n4633_o & n4634_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4636 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4635_o,
    o => gen1_n1_cnot1_j_o);
  n4639_o <= gen1_n1_cnot1_j_n4636 (1);
  n4640_o <= gen1_n1_cnot1_j_n4636 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4641_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4642_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4643_o <= n4641_o & n4642_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4644 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4643_o,
    o => gen1_n2_cnot1_j_o);
  n4647_o <= gen1_n2_cnot1_j_n4644 (1);
  n4648_o <= gen1_n2_cnot1_j_n4644 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4649_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4650_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4651_o <= n4649_o & n4650_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4652 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4651_o,
    o => gen1_n3_cnot1_j_o);
  n4655_o <= gen1_n3_cnot1_j_n4652 (1);
  n4656_o <= gen1_n3_cnot1_j_n4652 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4657_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4658_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4659_o <= n4657_o & n4658_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4660 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4659_o,
    o => gen1_n4_cnot1_j_o);
  n4663_o <= gen1_n4_cnot1_j_n4660 (1);
  n4664_o <= gen1_n4_cnot1_j_n4660 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4665_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4666_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4667_o <= n4665_o & n4666_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4668 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4667_o,
    o => gen1_n5_cnot1_j_o);
  n4671_o <= gen1_n5_cnot1_j_n4668 (1);
  n4672_o <= gen1_n5_cnot1_j_n4668 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4673_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4674_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4675_o <= n4673_o & n4674_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4676 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4675_o,
    o => gen1_n6_cnot1_j_o);
  n4679_o <= gen1_n6_cnot1_j_n4676 (1);
  n4680_o <= gen1_n6_cnot1_j_n4676 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4681_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4682_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4683_o <= n4681_o & n4682_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4684 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4683_o,
    o => gen1_n7_cnot1_j_o);
  n4687_o <= gen1_n7_cnot1_j_n4684 (1);
  n4688_o <= gen1_n7_cnot1_j_n4684 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4689_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4690_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4691_o <= n4689_o & n4690_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4692 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4691_o,
    o => gen1_n8_cnot1_j_o);
  n4695_o <= gen1_n8_cnot1_j_n4692 (1);
  n4696_o <= gen1_n8_cnot1_j_n4692 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4697_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4698_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4699_o <= n4697_o & n4698_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4700 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4699_o,
    o => gen1_n9_cnot1_j_o);
  n4703_o <= gen1_n9_cnot1_j_n4700 (1);
  n4704_o <= gen1_n9_cnot1_j_n4700 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4705_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4706_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4707_o <= n4705_o & n4706_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4708 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4707_o,
    o => gen1_n10_cnot1_j_o);
  n4711_o <= gen1_n10_cnot1_j_n4708 (1);
  n4712_o <= gen1_n10_cnot1_j_n4708 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4713_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4714_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4715_o <= n4713_o & n4714_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4716 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4715_o,
    o => gen1_n11_cnot1_j_o);
  n4719_o <= gen1_n11_cnot1_j_n4716 (1);
  n4720_o <= gen1_n11_cnot1_j_n4716 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4721_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4722_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4723_o <= n4721_o & n4722_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4724 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4723_o,
    o => gen1_n12_cnot1_j_o);
  n4727_o <= gen1_n12_cnot1_j_n4724 (1);
  n4728_o <= gen1_n12_cnot1_j_n4724 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4729_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4730_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4731_o <= n4729_o & n4730_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4732 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4731_o,
    o => gen1_n13_cnot1_j_o);
  n4735_o <= gen1_n13_cnot1_j_n4732 (1);
  n4736_o <= gen1_n13_cnot1_j_n4732 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4737_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4738_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4739_o <= n4737_o & n4738_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4740 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4739_o,
    o => gen1_n14_cnot1_j_o);
  n4743_o <= gen1_n14_cnot1_j_n4740 (1);
  n4744_o <= gen1_n14_cnot1_j_n4740 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4745_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4746_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4747_o <= n4745_o & n4746_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4748 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4747_o,
    o => gen1_n15_cnot1_j_o);
  n4751_o <= gen1_n15_cnot1_j_n4748 (1);
  n4752_o <= gen1_n15_cnot1_j_n4748 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4753_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4754_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4755_o <= n4753_o & n4754_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4756 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4755_o,
    o => gen1_n16_cnot1_j_o);
  n4759_o <= gen1_n16_cnot1_j_n4756 (1);
  n4760_o <= gen1_n16_cnot1_j_n4756 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4761_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4762_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4763_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4764_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4765_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4766_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4767_o <= n4765_o & n4766_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4768 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4767_o,
    o => gen2_n16_cnot2_j_o);
  n4771_o <= gen2_n16_cnot2_j_n4768 (1);
  n4772_o <= gen2_n16_cnot2_j_n4768 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4773_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4774_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4775_o <= n4773_o & n4774_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4776 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4775_o,
    o => gen2_n15_cnot2_j_o);
  n4779_o <= gen2_n15_cnot2_j_n4776 (1);
  n4780_o <= gen2_n15_cnot2_j_n4776 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4781_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4782_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4783_o <= n4781_o & n4782_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4784 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4783_o,
    o => gen2_n14_cnot2_j_o);
  n4787_o <= gen2_n14_cnot2_j_n4784 (1);
  n4788_o <= gen2_n14_cnot2_j_n4784 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4789_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4790_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4791_o <= n4789_o & n4790_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4792 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4791_o,
    o => gen2_n13_cnot2_j_o);
  n4795_o <= gen2_n13_cnot2_j_n4792 (1);
  n4796_o <= gen2_n13_cnot2_j_n4792 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4797_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4798_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4799_o <= n4797_o & n4798_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4800 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4799_o,
    o => gen2_n12_cnot2_j_o);
  n4803_o <= gen2_n12_cnot2_j_n4800 (1);
  n4804_o <= gen2_n12_cnot2_j_n4800 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4805_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4806_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4807_o <= n4805_o & n4806_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4808 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4807_o,
    o => gen2_n11_cnot2_j_o);
  n4811_o <= gen2_n11_cnot2_j_n4808 (1);
  n4812_o <= gen2_n11_cnot2_j_n4808 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4813_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4814_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4815_o <= n4813_o & n4814_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4816 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4815_o,
    o => gen2_n10_cnot2_j_o);
  n4819_o <= gen2_n10_cnot2_j_n4816 (1);
  n4820_o <= gen2_n10_cnot2_j_n4816 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4821_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4822_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4823_o <= n4821_o & n4822_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4824 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4823_o,
    o => gen2_n9_cnot2_j_o);
  n4827_o <= gen2_n9_cnot2_j_n4824 (1);
  n4828_o <= gen2_n9_cnot2_j_n4824 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4829_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4830_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4831_o <= n4829_o & n4830_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4832 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4831_o,
    o => gen2_n8_cnot2_j_o);
  n4835_o <= gen2_n8_cnot2_j_n4832 (1);
  n4836_o <= gen2_n8_cnot2_j_n4832 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4837_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4838_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4839_o <= n4837_o & n4838_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4840 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4839_o,
    o => gen2_n7_cnot2_j_o);
  n4843_o <= gen2_n7_cnot2_j_n4840 (1);
  n4844_o <= gen2_n7_cnot2_j_n4840 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4845_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4846_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4847_o <= n4845_o & n4846_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4848 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4847_o,
    o => gen2_n6_cnot2_j_o);
  n4851_o <= gen2_n6_cnot2_j_n4848 (1);
  n4852_o <= gen2_n6_cnot2_j_n4848 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4853_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4854_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4855_o <= n4853_o & n4854_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4856 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4855_o,
    o => gen2_n5_cnot2_j_o);
  n4859_o <= gen2_n5_cnot2_j_n4856 (1);
  n4860_o <= gen2_n5_cnot2_j_n4856 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4861_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4862_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4863_o <= n4861_o & n4862_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4864 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4863_o,
    o => gen2_n4_cnot2_j_o);
  n4867_o <= gen2_n4_cnot2_j_n4864 (1);
  n4868_o <= gen2_n4_cnot2_j_n4864 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4869_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4870_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4871_o <= n4869_o & n4870_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4872 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4871_o,
    o => gen2_n3_cnot2_j_o);
  n4875_o <= gen2_n3_cnot2_j_n4872 (1);
  n4876_o <= gen2_n3_cnot2_j_n4872 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4877_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4878_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4879_o <= n4877_o & n4878_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4880 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4879_o,
    o => gen2_n2_cnot2_j_o);
  n4883_o <= gen2_n2_cnot2_j_n4880 (1);
  n4884_o <= gen2_n2_cnot2_j_n4880 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4885_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4886_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4887_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4888_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4889_o <= n4887_o & n4888_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4890_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4891_o <= n4889_o & n4890_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4892 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4891_o,
    o => gen3_n1_ccnot3_j_o);
  n4895_o <= gen3_n1_ccnot3_j_n4892 (2);
  n4896_o <= gen3_n1_ccnot3_j_n4892 (1);
  n4897_o <= gen3_n1_ccnot3_j_n4892 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4898_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4899_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4900_o <= n4898_o & n4899_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4901_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4902_o <= n4900_o & n4901_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4903 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4902_o,
    o => gen3_n2_ccnot3_j_o);
  n4906_o <= gen3_n2_ccnot3_j_n4903 (2);
  n4907_o <= gen3_n2_ccnot3_j_n4903 (1);
  n4908_o <= gen3_n2_ccnot3_j_n4903 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4909_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4910_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4911_o <= n4909_o & n4910_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4912_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4913_o <= n4911_o & n4912_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4914 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4913_o,
    o => gen3_n3_ccnot3_j_o);
  n4917_o <= gen3_n3_ccnot3_j_n4914 (2);
  n4918_o <= gen3_n3_ccnot3_j_n4914 (1);
  n4919_o <= gen3_n3_ccnot3_j_n4914 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4920_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4921_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4922_o <= n4920_o & n4921_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4923_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4924_o <= n4922_o & n4923_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4925 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4924_o,
    o => gen3_n4_ccnot3_j_o);
  n4928_o <= gen3_n4_ccnot3_j_n4925 (2);
  n4929_o <= gen3_n4_ccnot3_j_n4925 (1);
  n4930_o <= gen3_n4_ccnot3_j_n4925 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4931_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4932_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4933_o <= n4931_o & n4932_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4934_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4935_o <= n4933_o & n4934_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4936 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4935_o,
    o => gen3_n5_ccnot3_j_o);
  n4939_o <= gen3_n5_ccnot3_j_n4936 (2);
  n4940_o <= gen3_n5_ccnot3_j_n4936 (1);
  n4941_o <= gen3_n5_ccnot3_j_n4936 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4942_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4943_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4944_o <= n4942_o & n4943_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4945_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4946_o <= n4944_o & n4945_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4947 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4946_o,
    o => gen3_n6_ccnot3_j_o);
  n4950_o <= gen3_n6_ccnot3_j_n4947 (2);
  n4951_o <= gen3_n6_ccnot3_j_n4947 (1);
  n4952_o <= gen3_n6_ccnot3_j_n4947 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4953_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4954_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4955_o <= n4953_o & n4954_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4956_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4957_o <= n4955_o & n4956_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4958 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4957_o,
    o => gen3_n7_ccnot3_j_o);
  n4961_o <= gen3_n7_ccnot3_j_n4958 (2);
  n4962_o <= gen3_n7_ccnot3_j_n4958 (1);
  n4963_o <= gen3_n7_ccnot3_j_n4958 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4964_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4965_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4966_o <= n4964_o & n4965_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4967_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4968_o <= n4966_o & n4967_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4969 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4968_o,
    o => gen3_n8_ccnot3_j_o);
  n4972_o <= gen3_n8_ccnot3_j_n4969 (2);
  n4973_o <= gen3_n8_ccnot3_j_n4969 (1);
  n4974_o <= gen3_n8_ccnot3_j_n4969 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4975_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4976_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4977_o <= n4975_o & n4976_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4978_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4979_o <= n4977_o & n4978_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4980 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4979_o,
    o => gen3_n9_ccnot3_j_o);
  n4983_o <= gen3_n9_ccnot3_j_n4980 (2);
  n4984_o <= gen3_n9_ccnot3_j_n4980 (1);
  n4985_o <= gen3_n9_ccnot3_j_n4980 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4986_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4987_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4988_o <= n4986_o & n4987_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4989_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4990_o <= n4988_o & n4989_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4991 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4990_o,
    o => gen3_n10_ccnot3_j_o);
  n4994_o <= gen3_n10_ccnot3_j_n4991 (2);
  n4995_o <= gen3_n10_ccnot3_j_n4991 (1);
  n4996_o <= gen3_n10_ccnot3_j_n4991 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4997_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4998_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4999_o <= n4997_o & n4998_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5000_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5001_o <= n4999_o & n5000_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5002 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5001_o,
    o => gen3_n11_ccnot3_j_o);
  n5005_o <= gen3_n11_ccnot3_j_n5002 (2);
  n5006_o <= gen3_n11_ccnot3_j_n5002 (1);
  n5007_o <= gen3_n11_ccnot3_j_n5002 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5008_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5009_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5010_o <= n5008_o & n5009_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5011_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5012_o <= n5010_o & n5011_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5013 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5012_o,
    o => gen3_n12_ccnot3_j_o);
  n5016_o <= gen3_n12_ccnot3_j_n5013 (2);
  n5017_o <= gen3_n12_ccnot3_j_n5013 (1);
  n5018_o <= gen3_n12_ccnot3_j_n5013 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5019_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5020_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5021_o <= n5019_o & n5020_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5022_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5023_o <= n5021_o & n5022_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5024 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5023_o,
    o => gen3_n13_ccnot3_j_o);
  n5027_o <= gen3_n13_ccnot3_j_n5024 (2);
  n5028_o <= gen3_n13_ccnot3_j_n5024 (1);
  n5029_o <= gen3_n13_ccnot3_j_n5024 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5030_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5031_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5032_o <= n5030_o & n5031_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5033_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5034_o <= n5032_o & n5033_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5035 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5034_o,
    o => gen3_n14_ccnot3_j_o);
  n5038_o <= gen3_n14_ccnot3_j_n5035 (2);
  n5039_o <= gen3_n14_ccnot3_j_n5035 (1);
  n5040_o <= gen3_n14_ccnot3_j_n5035 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5041_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5042_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5043_o <= n5041_o & n5042_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5044_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5045_o <= n5043_o & n5044_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5046 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5045_o,
    o => gen3_n15_ccnot3_j_o);
  n5049_o <= gen3_n15_ccnot3_j_n5046 (2);
  n5050_o <= gen3_n15_ccnot3_j_n5046 (1);
  n5051_o <= gen3_n15_ccnot3_j_n5046 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5052_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5053_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5054_o <= n5052_o & n5053_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5055_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5056_o <= n5054_o & n5055_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5057 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5056_o,
    o => gen3_n16_ccnot3_j_o);
  n5060_o <= gen3_n16_ccnot3_j_n5057 (2);
  n5061_o <= gen3_n16_ccnot3_j_n5057 (1);
  n5062_o <= gen3_n16_ccnot3_j_n5057 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5063_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5064_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5065_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5066_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5067_o <= n5065_o & n5066_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5068 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5067_o,
    o => cnot_4_o);
  n5071_o <= cnot_4_n5068 (1);
  n5072_o <= cnot_4_n5068 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5073_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5074_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5075_o <= n5073_o & n5074_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5076_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5077_o <= n5075_o & n5076_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5078 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5077_o,
    o => gen4_n15_peres4_j_o);
  n5081_o <= gen4_n15_peres4_j_n5078 (2);
  n5082_o <= gen4_n15_peres4_j_n5078 (1);
  n5083_o <= gen4_n15_peres4_j_n5078 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5084_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5085_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5086_o <= n5084_o & n5085_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5087_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5088_o <= n5086_o & n5087_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5089 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5088_o,
    o => gen4_n14_peres4_j_o);
  n5092_o <= gen4_n14_peres4_j_n5089 (2);
  n5093_o <= gen4_n14_peres4_j_n5089 (1);
  n5094_o <= gen4_n14_peres4_j_n5089 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5095_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5096_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5097_o <= n5095_o & n5096_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5098_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5099_o <= n5097_o & n5098_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5100 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5099_o,
    o => gen4_n13_peres4_j_o);
  n5103_o <= gen4_n13_peres4_j_n5100 (2);
  n5104_o <= gen4_n13_peres4_j_n5100 (1);
  n5105_o <= gen4_n13_peres4_j_n5100 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5106_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5107_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5108_o <= n5106_o & n5107_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5109_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5110_o <= n5108_o & n5109_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5111 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5110_o,
    o => gen4_n12_peres4_j_o);
  n5114_o <= gen4_n12_peres4_j_n5111 (2);
  n5115_o <= gen4_n12_peres4_j_n5111 (1);
  n5116_o <= gen4_n12_peres4_j_n5111 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5117_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5118_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5119_o <= n5117_o & n5118_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5120_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5121_o <= n5119_o & n5120_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5122 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5121_o,
    o => gen4_n11_peres4_j_o);
  n5125_o <= gen4_n11_peres4_j_n5122 (2);
  n5126_o <= gen4_n11_peres4_j_n5122 (1);
  n5127_o <= gen4_n11_peres4_j_n5122 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5128_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5129_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5130_o <= n5128_o & n5129_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5131_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5132_o <= n5130_o & n5131_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5133 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5132_o,
    o => gen4_n10_peres4_j_o);
  n5136_o <= gen4_n10_peres4_j_n5133 (2);
  n5137_o <= gen4_n10_peres4_j_n5133 (1);
  n5138_o <= gen4_n10_peres4_j_n5133 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5139_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5140_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5141_o <= n5139_o & n5140_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5142_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5143_o <= n5141_o & n5142_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5144 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5143_o,
    o => gen4_n9_peres4_j_o);
  n5147_o <= gen4_n9_peres4_j_n5144 (2);
  n5148_o <= gen4_n9_peres4_j_n5144 (1);
  n5149_o <= gen4_n9_peres4_j_n5144 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5150_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5151_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5152_o <= n5150_o & n5151_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5153_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5154_o <= n5152_o & n5153_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5155 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5154_o,
    o => gen4_n8_peres4_j_o);
  n5158_o <= gen4_n8_peres4_j_n5155 (2);
  n5159_o <= gen4_n8_peres4_j_n5155 (1);
  n5160_o <= gen4_n8_peres4_j_n5155 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5161_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5162_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5163_o <= n5161_o & n5162_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5164_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5165_o <= n5163_o & n5164_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5166 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5165_o,
    o => gen4_n7_peres4_j_o);
  n5169_o <= gen4_n7_peres4_j_n5166 (2);
  n5170_o <= gen4_n7_peres4_j_n5166 (1);
  n5171_o <= gen4_n7_peres4_j_n5166 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5172_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5173_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5174_o <= n5172_o & n5173_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5175_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5176_o <= n5174_o & n5175_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5177 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5176_o,
    o => gen4_n6_peres4_j_o);
  n5180_o <= gen4_n6_peres4_j_n5177 (2);
  n5181_o <= gen4_n6_peres4_j_n5177 (1);
  n5182_o <= gen4_n6_peres4_j_n5177 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5183_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5184_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5185_o <= n5183_o & n5184_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5186_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5187_o <= n5185_o & n5186_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5188 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5187_o,
    o => gen4_n5_peres4_j_o);
  n5191_o <= gen4_n5_peres4_j_n5188 (2);
  n5192_o <= gen4_n5_peres4_j_n5188 (1);
  n5193_o <= gen4_n5_peres4_j_n5188 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5194_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5195_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5196_o <= n5194_o & n5195_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5197_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5198_o <= n5196_o & n5197_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5199 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5198_o,
    o => gen4_n4_peres4_j_o);
  n5202_o <= gen4_n4_peres4_j_n5199 (2);
  n5203_o <= gen4_n4_peres4_j_n5199 (1);
  n5204_o <= gen4_n4_peres4_j_n5199 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5205_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5206_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5207_o <= n5205_o & n5206_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5208_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5209_o <= n5207_o & n5208_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5210 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5209_o,
    o => gen4_n3_peres4_j_o);
  n5213_o <= gen4_n3_peres4_j_n5210 (2);
  n5214_o <= gen4_n3_peres4_j_n5210 (1);
  n5215_o <= gen4_n3_peres4_j_n5210 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5216_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5217_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5218_o <= n5216_o & n5217_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5219_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5220_o <= n5218_o & n5219_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5221 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5220_o,
    o => gen4_n2_peres4_j_o);
  n5224_o <= gen4_n2_peres4_j_n5221 (2);
  n5225_o <= gen4_n2_peres4_j_n5221 (1);
  n5226_o <= gen4_n2_peres4_j_n5221 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5227_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5228_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5229_o <= n5227_o & n5228_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5230_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5231_o <= n5229_o & n5230_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5232 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5231_o,
    o => gen4_n1_peres4_j_o);
  n5235_o <= gen4_n1_peres4_j_n5232 (2);
  n5236_o <= gen4_n1_peres4_j_n5232 (1);
  n5237_o <= gen4_n1_peres4_j_n5232 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5238_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5239_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5240_o <= n5238_o & n5239_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5241_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5242_o <= n5240_o & n5241_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5243 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5242_o,
    o => gen4_n0_peres4_j_o);
  n5246_o <= gen4_n0_peres4_j_n5243 (2);
  n5247_o <= gen4_n0_peres4_j_n5243 (1);
  n5248_o <= gen4_n0_peres4_j_n5243 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5249_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5250_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5251_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5252_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5253_o <= n5251_o & n5252_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5254 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5253_o,
    o => gen5_n1_cnot5_j_o);
  n5257_o <= gen5_n1_cnot5_j_n5254 (1);
  n5258_o <= gen5_n1_cnot5_j_n5254 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5259_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5260_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5261_o <= n5259_o & n5260_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5262 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5261_o,
    o => gen5_n2_cnot5_j_o);
  n5265_o <= gen5_n2_cnot5_j_n5262 (1);
  n5266_o <= gen5_n2_cnot5_j_n5262 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5267_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5268_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5269_o <= n5267_o & n5268_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5270 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5269_o,
    o => gen5_n3_cnot5_j_o);
  n5273_o <= gen5_n3_cnot5_j_n5270 (1);
  n5274_o <= gen5_n3_cnot5_j_n5270 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5275_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5276_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5277_o <= n5275_o & n5276_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5278 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5277_o,
    o => gen5_n4_cnot5_j_o);
  n5281_o <= gen5_n4_cnot5_j_n5278 (1);
  n5282_o <= gen5_n4_cnot5_j_n5278 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5283_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5284_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5285_o <= n5283_o & n5284_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5286 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5285_o,
    o => gen5_n5_cnot5_j_o);
  n5289_o <= gen5_n5_cnot5_j_n5286 (1);
  n5290_o <= gen5_n5_cnot5_j_n5286 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5291_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5292_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5293_o <= n5291_o & n5292_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5294 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5293_o,
    o => gen5_n6_cnot5_j_o);
  n5297_o <= gen5_n6_cnot5_j_n5294 (1);
  n5298_o <= gen5_n6_cnot5_j_n5294 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5299_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5300_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5301_o <= n5299_o & n5300_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5302 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5301_o,
    o => gen5_n7_cnot5_j_o);
  n5305_o <= gen5_n7_cnot5_j_n5302 (1);
  n5306_o <= gen5_n7_cnot5_j_n5302 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5307_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5308_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5309_o <= n5307_o & n5308_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5310 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5309_o,
    o => gen5_n8_cnot5_j_o);
  n5313_o <= gen5_n8_cnot5_j_n5310 (1);
  n5314_o <= gen5_n8_cnot5_j_n5310 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5315_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5316_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5317_o <= n5315_o & n5316_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5318 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5317_o,
    o => gen5_n9_cnot5_j_o);
  n5321_o <= gen5_n9_cnot5_j_n5318 (1);
  n5322_o <= gen5_n9_cnot5_j_n5318 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5323_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5324_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5325_o <= n5323_o & n5324_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5326 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5325_o,
    o => gen5_n10_cnot5_j_o);
  n5329_o <= gen5_n10_cnot5_j_n5326 (1);
  n5330_o <= gen5_n10_cnot5_j_n5326 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5331_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5332_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5333_o <= n5331_o & n5332_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5334 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5333_o,
    o => gen5_n11_cnot5_j_o);
  n5337_o <= gen5_n11_cnot5_j_n5334 (1);
  n5338_o <= gen5_n11_cnot5_j_n5334 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5339_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5340_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5341_o <= n5339_o & n5340_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5342 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5341_o,
    o => gen5_n12_cnot5_j_o);
  n5345_o <= gen5_n12_cnot5_j_n5342 (1);
  n5346_o <= gen5_n12_cnot5_j_n5342 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5347_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5348_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5349_o <= n5347_o & n5348_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5350 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5349_o,
    o => gen5_n13_cnot5_j_o);
  n5353_o <= gen5_n13_cnot5_j_n5350 (1);
  n5354_o <= gen5_n13_cnot5_j_n5350 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5355_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5356_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5357_o <= n5355_o & n5356_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5358 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5357_o,
    o => gen5_n14_cnot5_j_o);
  n5361_o <= gen5_n14_cnot5_j_n5358 (1);
  n5362_o <= gen5_n14_cnot5_j_n5358 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5363_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5364_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5365_o <= n5363_o & n5364_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5366 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5365_o,
    o => gen5_n15_cnot5_j_o);
  n5369_o <= gen5_n15_cnot5_j_n5366 (1);
  n5370_o <= gen5_n15_cnot5_j_n5366 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5371_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5372_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5373_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5374_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5375_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5376_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5377_o <= n5375_o & n5376_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5378 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5377_o,
    o => gen6_n1_cnot1_j_o);
  n5381_o <= gen6_n1_cnot1_j_n5378 (1);
  n5382_o <= gen6_n1_cnot1_j_n5378 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5383_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5384_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5385_o <= n5383_o & n5384_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5386 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5385_o,
    o => gen6_n2_cnot1_j_o);
  n5389_o <= gen6_n2_cnot1_j_n5386 (1);
  n5390_o <= gen6_n2_cnot1_j_n5386 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5391_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5392_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5393_o <= n5391_o & n5392_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5394 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5393_o,
    o => gen6_n3_cnot1_j_o);
  n5397_o <= gen6_n3_cnot1_j_n5394 (1);
  n5398_o <= gen6_n3_cnot1_j_n5394 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5399_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5400_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5401_o <= n5399_o & n5400_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5402 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5401_o,
    o => gen6_n4_cnot1_j_o);
  n5405_o <= gen6_n4_cnot1_j_n5402 (1);
  n5406_o <= gen6_n4_cnot1_j_n5402 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5407_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5408_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5409_o <= n5407_o & n5408_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5410 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5409_o,
    o => gen6_n5_cnot1_j_o);
  n5413_o <= gen6_n5_cnot1_j_n5410 (1);
  n5414_o <= gen6_n5_cnot1_j_n5410 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5415_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5416_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5417_o <= n5415_o & n5416_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5418 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5417_o,
    o => gen6_n6_cnot1_j_o);
  n5421_o <= gen6_n6_cnot1_j_n5418 (1);
  n5422_o <= gen6_n6_cnot1_j_n5418 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5423_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5424_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5425_o <= n5423_o & n5424_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5426 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5425_o,
    o => gen6_n7_cnot1_j_o);
  n5429_o <= gen6_n7_cnot1_j_n5426 (1);
  n5430_o <= gen6_n7_cnot1_j_n5426 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5431_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5432_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5433_o <= n5431_o & n5432_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5434 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5433_o,
    o => gen6_n8_cnot1_j_o);
  n5437_o <= gen6_n8_cnot1_j_n5434 (1);
  n5438_o <= gen6_n8_cnot1_j_n5434 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5439_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5440_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5441_o <= n5439_o & n5440_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5442 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5441_o,
    o => gen6_n9_cnot1_j_o);
  n5445_o <= gen6_n9_cnot1_j_n5442 (1);
  n5446_o <= gen6_n9_cnot1_j_n5442 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5447_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5448_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5449_o <= n5447_o & n5448_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5450 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5449_o,
    o => gen6_n10_cnot1_j_o);
  n5453_o <= gen6_n10_cnot1_j_n5450 (1);
  n5454_o <= gen6_n10_cnot1_j_n5450 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5455_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5456_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5457_o <= n5455_o & n5456_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5458 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5457_o,
    o => gen6_n11_cnot1_j_o);
  n5461_o <= gen6_n11_cnot1_j_n5458 (1);
  n5462_o <= gen6_n11_cnot1_j_n5458 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5463_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5464_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5465_o <= n5463_o & n5464_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5466 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5465_o,
    o => gen6_n12_cnot1_j_o);
  n5469_o <= gen6_n12_cnot1_j_n5466 (1);
  n5470_o <= gen6_n12_cnot1_j_n5466 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5471_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5472_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5473_o <= n5471_o & n5472_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5474 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5473_o,
    o => gen6_n13_cnot1_j_o);
  n5477_o <= gen6_n13_cnot1_j_n5474 (1);
  n5478_o <= gen6_n13_cnot1_j_n5474 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5479_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5480_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5481_o <= n5479_o & n5480_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5482 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5481_o,
    o => gen6_n14_cnot1_j_o);
  n5485_o <= gen6_n14_cnot1_j_n5482 (1);
  n5486_o <= gen6_n14_cnot1_j_n5482 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5487_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5488_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5489_o <= n5487_o & n5488_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5490 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5489_o,
    o => gen6_n15_cnot1_j_o);
  n5493_o <= gen6_n15_cnot1_j_n5490 (1);
  n5494_o <= gen6_n15_cnot1_j_n5490 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5495_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5496_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5497_o <= n5495_o & n5496_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5498 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5497_o,
    o => gen6_n16_cnot1_j_o);
  n5501_o <= gen6_n16_cnot1_j_n5498 (1);
  n5502_o <= gen6_n16_cnot1_j_n5498 (0);
  n5503_o <= n4759_o & n4751_o & n4743_o & n4735_o & n4727_o & n4719_o & n4711_o & n4703_o & n4695_o & n4687_o & n4679_o & n4671_o & n4663_o & n4655_o & n4647_o & n4639_o & n4761_o;
  n5504_o <= n4760_o & n4752_o & n4744_o & n4736_o & n4728_o & n4720_o & n4712_o & n4704_o & n4696_o & n4688_o & n4680_o & n4672_o & n4664_o & n4656_o & n4648_o & n4640_o & n4762_o;
  n5505_o <= n4764_o & n4771_o & n4779_o & n4787_o & n4795_o & n4803_o & n4811_o & n4819_o & n4827_o & n4835_o & n4843_o & n4851_o & n4859_o & n4867_o & n4875_o & n4883_o & n4763_o;
  n5506_o <= n4772_o & n4780_o & n4788_o & n4796_o & n4804_o & n4812_o & n4820_o & n4828_o & n4836_o & n4844_o & n4852_o & n4860_o & n4868_o & n4876_o & n4884_o & n4885_o;
  n5507_o <= n5062_o & n5051_o & n5040_o & n5029_o & n5018_o & n5007_o & n4996_o & n4985_o & n4974_o & n4963_o & n4952_o & n4941_o & n4930_o & n4919_o & n4908_o & n4897_o & n4886_o;
  n5508_o <= n5063_o & n5061_o & n5050_o & n5039_o & n5028_o & n5017_o & n5006_o & n4995_o & n4984_o & n4973_o & n4962_o & n4951_o & n4940_o & n4929_o & n4918_o & n4907_o & n4896_o;
  n5509_o <= n5064_o & n5060_o & n5049_o & n5038_o & n5027_o & n5016_o & n5005_o & n4994_o & n4983_o & n4972_o & n4961_o & n4950_o & n4939_o & n4928_o & n4917_o & n4906_o & n4895_o;
  n5510_o <= n5071_o & n5081_o & n5092_o & n5103_o & n5114_o & n5125_o & n5136_o & n5147_o & n5158_o & n5169_o & n5180_o & n5191_o & n5202_o & n5213_o & n5224_o & n5235_o & n5246_o;
  n5511_o <= n5083_o & n5094_o & n5105_o & n5116_o & n5127_o & n5138_o & n5149_o & n5160_o & n5171_o & n5182_o & n5193_o & n5204_o & n5215_o & n5226_o & n5237_o & n5248_o & n5249_o;
  n5512_o <= n5072_o & n5082_o & n5093_o & n5104_o & n5115_o & n5126_o & n5137_o & n5148_o & n5159_o & n5170_o & n5181_o & n5192_o & n5203_o & n5214_o & n5225_o & n5236_o & n5247_o;
  n5513_o <= n5370_o & n5362_o & n5354_o & n5346_o & n5338_o & n5330_o & n5322_o & n5314_o & n5306_o & n5298_o & n5290_o & n5282_o & n5274_o & n5266_o & n5258_o & n5250_o;
  n5514_o <= n5372_o & n5369_o & n5361_o & n5353_o & n5345_o & n5337_o & n5329_o & n5321_o & n5313_o & n5305_o & n5297_o & n5289_o & n5281_o & n5273_o & n5265_o & n5257_o & n5371_o;
  n5515_o <= n5501_o & n5493_o & n5485_o & n5477_o & n5469_o & n5461_o & n5453_o & n5445_o & n5437_o & n5429_o & n5421_o & n5413_o & n5405_o & n5397_o & n5389_o & n5381_o & n5373_o;
  n5516_o <= n5502_o & n5494_o & n5486_o & n5478_o & n5470_o & n5462_o & n5454_o & n5446_o & n5438_o & n5430_o & n5422_o & n5414_o & n5406_o & n5398_o & n5390_o & n5382_o & n5374_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4624_o : std_logic_vector (1 downto 0);
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic_vector (2 downto 0);
begin
  o <= n4630_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4624_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4625_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4626_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4627_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4628_o <= n4626_o and n4627_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4629_o <= n4625_o xor n4628_o;
  n4630_o <= n4624_o & n4629_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_12 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_12;

architecture rtl of angle_lookup_15_12 is
  signal n4606_o : std_logic;
  signal n4607_o : std_logic;
  signal n4608_o : std_logic;
  signal n4609_o : std_logic;
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic;
  signal n4617_o : std_logic;
  signal n4618_o : std_logic;
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic_vector (14 downto 0);
begin
  o <= n4622_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4606_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4607_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4608_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4609_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4610_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4611_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4612_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4613_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4614_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4615_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4616_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4617_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4618_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4619_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4620_o <= not n4619_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4621_o <= i (0);
  n4622_o <= n4606_o & n4607_o & n4608_o & n4609_o & n4610_o & n4611_o & n4612_o & n4613_o & n4614_o & n4615_o & n4616_o & n4617_o & n4618_o & n4620_o & n4621_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4506_o : std_logic;
  signal n4507_o : std_logic;
  signal n4508_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4509 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4517 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4520_o : std_logic;
  signal n4521_o : std_logic;
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4525 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic;
  signal n4531_o : std_logic;
  signal n4532_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4533 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4541 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4544_o : std_logic;
  signal n4545_o : std_logic;
  signal n4546_o : std_logic;
  signal n4547_o : std_logic;
  signal n4548_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4549 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4552_o : std_logic;
  signal n4553_o : std_logic;
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4557 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4560_o : std_logic;
  signal n4561_o : std_logic;
  signal n4562_o : std_logic;
  signal n4563_o : std_logic;
  signal n4564_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4565 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4568_o : std_logic;
  signal n4569_o : std_logic;
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4573 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4576_o : std_logic;
  signal n4577_o : std_logic;
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4581 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4584_o : std_logic;
  signal n4585_o : std_logic;
  signal n4586_o : std_logic;
  signal n4587_o : std_logic;
  signal n4588_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4589 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4592_o : std_logic;
  signal n4593_o : std_logic;
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4597 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4600_o : std_logic;
  signal n4601_o : std_logic;
  signal n4602_o : std_logic;
  signal n4603_o : std_logic_vector (11 downto 0);
  signal n4604_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4602_o;
  o <= n4603_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4604_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4506_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4507_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4508_o <= n4506_o & n4507_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4509 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4508_o,
    o => gen1_n0_cnot0_o);
  n4512_o <= gen1_n0_cnot0_n4509 (1);
  n4513_o <= gen1_n0_cnot0_n4509 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4514_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4515_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4516_o <= n4514_o & n4515_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4517 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4516_o,
    o => gen1_n1_cnot0_o);
  n4520_o <= gen1_n1_cnot0_n4517 (1);
  n4521_o <= gen1_n1_cnot0_n4517 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4522_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4523_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4524_o <= n4522_o & n4523_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4525 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4524_o,
    o => gen1_n2_cnot0_o);
  n4528_o <= gen1_n2_cnot0_n4525 (1);
  n4529_o <= gen1_n2_cnot0_n4525 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4530_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4531_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4532_o <= n4530_o & n4531_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4533 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4532_o,
    o => gen1_n3_cnot0_o);
  n4536_o <= gen1_n3_cnot0_n4533 (1);
  n4537_o <= gen1_n3_cnot0_n4533 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4538_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4539_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4540_o <= n4538_o & n4539_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4541 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4540_o,
    o => gen1_n4_cnot0_o);
  n4544_o <= gen1_n4_cnot0_n4541 (1);
  n4545_o <= gen1_n4_cnot0_n4541 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4546_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4547_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4548_o <= n4546_o & n4547_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4549 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4548_o,
    o => gen1_n5_cnot0_o);
  n4552_o <= gen1_n5_cnot0_n4549 (1);
  n4553_o <= gen1_n5_cnot0_n4549 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4554_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4555_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4556_o <= n4554_o & n4555_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4557 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4556_o,
    o => gen1_n6_cnot0_o);
  n4560_o <= gen1_n6_cnot0_n4557 (1);
  n4561_o <= gen1_n6_cnot0_n4557 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4562_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4563_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4564_o <= n4562_o & n4563_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4565 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4564_o,
    o => gen1_n7_cnot0_o);
  n4568_o <= gen1_n7_cnot0_n4565 (1);
  n4569_o <= gen1_n7_cnot0_n4565 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4570_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4571_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4572_o <= n4570_o & n4571_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4573 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4572_o,
    o => gen1_n8_cnot0_o);
  n4576_o <= gen1_n8_cnot0_n4573 (1);
  n4577_o <= gen1_n8_cnot0_n4573 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4578_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4579_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4580_o <= n4578_o & n4579_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4581 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4580_o,
    o => gen1_n9_cnot0_o);
  n4584_o <= gen1_n9_cnot0_n4581 (1);
  n4585_o <= gen1_n9_cnot0_n4581 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4586_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4587_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4588_o <= n4586_o & n4587_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4589 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4588_o,
    o => gen1_n10_cnot0_o);
  n4592_o <= gen1_n10_cnot0_n4589 (1);
  n4593_o <= gen1_n10_cnot0_n4589 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4594_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4595_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4596_o <= n4594_o & n4595_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4597 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4596_o,
    o => gen1_n11_cnot0_o);
  n4600_o <= gen1_n11_cnot0_n4597 (1);
  n4601_o <= gen1_n11_cnot0_n4597 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4602_o <= ctrl_prop (12);
  n4603_o <= n4601_o & n4593_o & n4585_o & n4577_o & n4569_o & n4561_o & n4553_o & n4545_o & n4537_o & n4529_o & n4521_o & n4513_o;
  n4604_o <= n4600_o & n4592_o & n4584_o & n4576_o & n4568_o & n4560_o & n4552_o & n4544_o & n4536_o & n4528_o & n4520_o & n4512_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_11 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_11;

architecture rtl of angle_lookup_15_11 is
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic;
  signal n4491_o : std_logic;
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic;
  signal n4499_o : std_logic;
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic;
  signal n4503_o : std_logic_vector (14 downto 0);
begin
  o <= n4503_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4486_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4487_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4488_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4489_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4490_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4491_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4492_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4493_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4494_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4495_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4496_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4497_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4498_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4499_o <= not n4498_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4500_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4501_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4502_o <= not n4501_o;
  n4503_o <= n4486_o & n4487_o & n4488_o & n4489_o & n4490_o & n4491_o & n4492_o & n4493_o & n4494_o & n4495_o & n4496_o & n4497_o & n4499_o & n4500_o & n4502_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4394_o : std_logic;
  signal n4395_o : std_logic;
  signal n4396_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4397 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic;
  signal n4403_o : std_logic;
  signal n4404_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4405 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic;
  signal n4411_o : std_logic;
  signal n4412_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4413 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic;
  signal n4419_o : std_logic;
  signal n4420_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4421 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic;
  signal n4427_o : std_logic;
  signal n4428_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4429 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4437 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4445 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic;
  signal n4452_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4453 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic;
  signal n4459_o : std_logic;
  signal n4460_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4461 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic;
  signal n4467_o : std_logic;
  signal n4468_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4469 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic;
  signal n4475_o : std_logic;
  signal n4476_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4477 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic;
  signal n4483_o : std_logic_vector (10 downto 0);
  signal n4484_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4482_o;
  o <= n4483_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4484_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4394_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4395_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4396_o <= n4394_o & n4395_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4397 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4396_o,
    o => gen1_n0_cnot0_o);
  n4400_o <= gen1_n0_cnot0_n4397 (1);
  n4401_o <= gen1_n0_cnot0_n4397 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4402_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4403_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4404_o <= n4402_o & n4403_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4405 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4404_o,
    o => gen1_n1_cnot0_o);
  n4408_o <= gen1_n1_cnot0_n4405 (1);
  n4409_o <= gen1_n1_cnot0_n4405 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4410_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4411_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4412_o <= n4410_o & n4411_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4413 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4412_o,
    o => gen1_n2_cnot0_o);
  n4416_o <= gen1_n2_cnot0_n4413 (1);
  n4417_o <= gen1_n2_cnot0_n4413 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4418_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4419_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4420_o <= n4418_o & n4419_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4421 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4420_o,
    o => gen1_n3_cnot0_o);
  n4424_o <= gen1_n3_cnot0_n4421 (1);
  n4425_o <= gen1_n3_cnot0_n4421 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4426_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4427_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4428_o <= n4426_o & n4427_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4429 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4428_o,
    o => gen1_n4_cnot0_o);
  n4432_o <= gen1_n4_cnot0_n4429 (1);
  n4433_o <= gen1_n4_cnot0_n4429 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4434_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4435_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4436_o <= n4434_o & n4435_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4437 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4436_o,
    o => gen1_n5_cnot0_o);
  n4440_o <= gen1_n5_cnot0_n4437 (1);
  n4441_o <= gen1_n5_cnot0_n4437 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4442_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4443_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4444_o <= n4442_o & n4443_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4445 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4444_o,
    o => gen1_n6_cnot0_o);
  n4448_o <= gen1_n6_cnot0_n4445 (1);
  n4449_o <= gen1_n6_cnot0_n4445 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4450_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4451_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4452_o <= n4450_o & n4451_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4453 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4452_o,
    o => gen1_n7_cnot0_o);
  n4456_o <= gen1_n7_cnot0_n4453 (1);
  n4457_o <= gen1_n7_cnot0_n4453 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4458_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4459_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4460_o <= n4458_o & n4459_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4461 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4460_o,
    o => gen1_n8_cnot0_o);
  n4464_o <= gen1_n8_cnot0_n4461 (1);
  n4465_o <= gen1_n8_cnot0_n4461 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4466_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4467_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4468_o <= n4466_o & n4467_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4469 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4468_o,
    o => gen1_n9_cnot0_o);
  n4472_o <= gen1_n9_cnot0_n4469 (1);
  n4473_o <= gen1_n9_cnot0_n4469 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4474_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4475_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4476_o <= n4474_o & n4475_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4477 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4476_o,
    o => gen1_n10_cnot0_o);
  n4480_o <= gen1_n10_cnot0_n4477 (1);
  n4481_o <= gen1_n10_cnot0_n4477 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4482_o <= ctrl_prop (11);
  n4483_o <= n4481_o & n4473_o & n4465_o & n4457_o & n4449_o & n4441_o & n4433_o & n4425_o & n4417_o & n4409_o & n4401_o;
  n4484_o <= n4480_o & n4472_o & n4464_o & n4456_o & n4448_o & n4440_o & n4432_o & n4424_o & n4416_o & n4408_o & n4400_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_10 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_10;

architecture rtl of angle_lookup_15_10 is
  signal n4374_o : std_logic;
  signal n4375_o : std_logic;
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic;
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic;
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic;
  signal n4391_o : std_logic_vector (14 downto 0);
begin
  o <= n4391_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4374_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4375_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4376_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4377_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4378_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4379_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4380_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4381_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4382_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4383_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4384_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4385_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4386_o <= not n4385_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4387_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4388_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4389_o <= not n4388_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4390_o <= i (0);
  n4391_o <= n4374_o & n4375_o & n4376_o & n4377_o & n4378_o & n4379_o & n4380_o & n4381_o & n4382_o & n4383_o & n4384_o & n4386_o & n4387_o & n4389_o & n4390_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4293 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic;
  signal n4299_o : std_logic;
  signal n4300_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4301 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4309 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4317 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4325 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4333 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4341 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4349 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4357 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4365 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic_vector (9 downto 0);
  signal n4372_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4370_o;
  o <= n4371_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4372_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4290_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4291_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4292_o <= n4290_o & n4291_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4293 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4292_o,
    o => gen1_n0_cnot0_o);
  n4296_o <= gen1_n0_cnot0_n4293 (1);
  n4297_o <= gen1_n0_cnot0_n4293 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4298_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4299_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4300_o <= n4298_o & n4299_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4301 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4300_o,
    o => gen1_n1_cnot0_o);
  n4304_o <= gen1_n1_cnot0_n4301 (1);
  n4305_o <= gen1_n1_cnot0_n4301 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4306_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4307_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4308_o <= n4306_o & n4307_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4309 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4308_o,
    o => gen1_n2_cnot0_o);
  n4312_o <= gen1_n2_cnot0_n4309 (1);
  n4313_o <= gen1_n2_cnot0_n4309 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4314_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4315_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4316_o <= n4314_o & n4315_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4317 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4316_o,
    o => gen1_n3_cnot0_o);
  n4320_o <= gen1_n3_cnot0_n4317 (1);
  n4321_o <= gen1_n3_cnot0_n4317 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4322_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4323_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4324_o <= n4322_o & n4323_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4325 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4324_o,
    o => gen1_n4_cnot0_o);
  n4328_o <= gen1_n4_cnot0_n4325 (1);
  n4329_o <= gen1_n4_cnot0_n4325 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4330_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4331_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4332_o <= n4330_o & n4331_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4333 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4332_o,
    o => gen1_n5_cnot0_o);
  n4336_o <= gen1_n5_cnot0_n4333 (1);
  n4337_o <= gen1_n5_cnot0_n4333 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4338_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4339_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4340_o <= n4338_o & n4339_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4341 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4340_o,
    o => gen1_n6_cnot0_o);
  n4344_o <= gen1_n6_cnot0_n4341 (1);
  n4345_o <= gen1_n6_cnot0_n4341 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4346_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4347_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4348_o <= n4346_o & n4347_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4349 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4348_o,
    o => gen1_n7_cnot0_o);
  n4352_o <= gen1_n7_cnot0_n4349 (1);
  n4353_o <= gen1_n7_cnot0_n4349 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4354_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4355_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4356_o <= n4354_o & n4355_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4357 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4356_o,
    o => gen1_n8_cnot0_o);
  n4360_o <= gen1_n8_cnot0_n4357 (1);
  n4361_o <= gen1_n8_cnot0_n4357 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4362_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4363_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4364_o <= n4362_o & n4363_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4365 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4364_o,
    o => gen1_n9_cnot0_o);
  n4368_o <= gen1_n9_cnot0_n4365 (1);
  n4369_o <= gen1_n9_cnot0_n4365 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4370_o <= ctrl_prop (10);
  n4371_o <= n4369_o & n4361_o & n4353_o & n4345_o & n4337_o & n4329_o & n4321_o & n4313_o & n4305_o & n4297_o;
  n4372_o <= n4368_o & n4360_o & n4352_o & n4344_o & n4336_o & n4328_o & n4320_o & n4312_o & n4304_o & n4296_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_9 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_9;

architecture rtl of angle_lookup_15_9 is
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic;
  signal n4277_o : std_logic;
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic_vector (14 downto 0);
begin
  o <= n4287_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4270_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4271_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4272_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4273_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4274_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4275_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4276_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4277_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4278_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4279_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4280_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4281_o <= not n4280_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4282_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4283_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4284_o <= not n4283_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4285_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4286_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n4287_o <= n4270_o & n4271_o & n4272_o & n4273_o & n4274_o & n4275_o & n4276_o & n4277_o & n4278_o & n4279_o & n4281_o & n4282_o & n4284_o & n4285_o & n4286_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4194_o : std_logic;
  signal n4195_o : std_logic;
  signal n4196_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4197 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic;
  signal n4203_o : std_logic;
  signal n4204_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4205 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic;
  signal n4211_o : std_logic;
  signal n4212_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4213 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4221 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4229 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic;
  signal n4235_o : std_logic;
  signal n4236_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4237 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4240_o : std_logic;
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4245 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4253 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4256_o : std_logic;
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4261 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic_vector (8 downto 0);
  signal n4268_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4266_o;
  o <= n4267_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4268_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4194_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4195_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4196_o <= n4194_o & n4195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4197 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4196_o,
    o => gen1_n0_cnot0_o);
  n4200_o <= gen1_n0_cnot0_n4197 (1);
  n4201_o <= gen1_n0_cnot0_n4197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4202_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4203_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4204_o <= n4202_o & n4203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4205 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4204_o,
    o => gen1_n1_cnot0_o);
  n4208_o <= gen1_n1_cnot0_n4205 (1);
  n4209_o <= gen1_n1_cnot0_n4205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4210_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4211_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4212_o <= n4210_o & n4211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4213 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4212_o,
    o => gen1_n2_cnot0_o);
  n4216_o <= gen1_n2_cnot0_n4213 (1);
  n4217_o <= gen1_n2_cnot0_n4213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4218_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4219_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4220_o <= n4218_o & n4219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4221 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4220_o,
    o => gen1_n3_cnot0_o);
  n4224_o <= gen1_n3_cnot0_n4221 (1);
  n4225_o <= gen1_n3_cnot0_n4221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4226_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4227_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4228_o <= n4226_o & n4227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4229 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4228_o,
    o => gen1_n4_cnot0_o);
  n4232_o <= gen1_n4_cnot0_n4229 (1);
  n4233_o <= gen1_n4_cnot0_n4229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4234_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4235_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4236_o <= n4234_o & n4235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4237 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4236_o,
    o => gen1_n5_cnot0_o);
  n4240_o <= gen1_n5_cnot0_n4237 (1);
  n4241_o <= gen1_n5_cnot0_n4237 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4242_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4243_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4244_o <= n4242_o & n4243_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4245 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4244_o,
    o => gen1_n6_cnot0_o);
  n4248_o <= gen1_n6_cnot0_n4245 (1);
  n4249_o <= gen1_n6_cnot0_n4245 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4250_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4251_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4252_o <= n4250_o & n4251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4253 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4252_o,
    o => gen1_n7_cnot0_o);
  n4256_o <= gen1_n7_cnot0_n4253 (1);
  n4257_o <= gen1_n7_cnot0_n4253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4258_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4259_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4260_o <= n4258_o & n4259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4261 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4260_o,
    o => gen1_n8_cnot0_o);
  n4264_o <= gen1_n8_cnot0_n4261 (1);
  n4265_o <= gen1_n8_cnot0_n4261 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4266_o <= ctrl_prop (9);
  n4267_o <= n4265_o & n4257_o & n4249_o & n4241_o & n4233_o & n4225_o & n4217_o & n4209_o & n4201_o;
  n4268_o <= n4264_o & n4256_o & n4248_o & n4240_o & n4232_o & n4224_o & n4216_o & n4208_o & n4200_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic;
  signal n4179_o : std_logic;
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic;
  signal n4187_o : std_logic;
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic_vector (14 downto 0);
begin
  o <= n4191_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4174_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4175_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4176_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4177_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4178_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4179_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4180_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4181_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4182_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4183_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4184_o <= not n4183_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4185_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4186_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4187_o <= not n4186_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4188_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4189_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4190_o <= i (0);
  n4191_o <= n4174_o & n4175_o & n4176_o & n4177_o & n4178_o & n4179_o & n4180_o & n4181_o & n4182_o & n4184_o & n4185_o & n4187_o & n4188_o & n4189_o & n4190_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4109 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4117 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic;
  signal n4123_o : std_logic;
  signal n4124_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4125 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4133 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4136_o : std_logic;
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4141 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4149 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4157 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4165 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4168_o : std_logic;
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic_vector (7 downto 0);
  signal n4172_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4170_o;
  o <= n4171_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4172_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4106_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4107_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4108_o <= n4106_o & n4107_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4109 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4108_o,
    o => gen1_n0_cnot0_o);
  n4112_o <= gen1_n0_cnot0_n4109 (1);
  n4113_o <= gen1_n0_cnot0_n4109 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4114_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4115_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4116_o <= n4114_o & n4115_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4117 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4116_o,
    o => gen1_n1_cnot0_o);
  n4120_o <= gen1_n1_cnot0_n4117 (1);
  n4121_o <= gen1_n1_cnot0_n4117 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4122_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4123_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4124_o <= n4122_o & n4123_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4125 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4124_o,
    o => gen1_n2_cnot0_o);
  n4128_o <= gen1_n2_cnot0_n4125 (1);
  n4129_o <= gen1_n2_cnot0_n4125 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4130_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4131_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4132_o <= n4130_o & n4131_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4133 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4132_o,
    o => gen1_n3_cnot0_o);
  n4136_o <= gen1_n3_cnot0_n4133 (1);
  n4137_o <= gen1_n3_cnot0_n4133 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4138_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4139_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4140_o <= n4138_o & n4139_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4141 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4140_o,
    o => gen1_n4_cnot0_o);
  n4144_o <= gen1_n4_cnot0_n4141 (1);
  n4145_o <= gen1_n4_cnot0_n4141 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4146_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4147_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4148_o <= n4146_o & n4147_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4149 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4148_o,
    o => gen1_n5_cnot0_o);
  n4152_o <= gen1_n5_cnot0_n4149 (1);
  n4153_o <= gen1_n5_cnot0_n4149 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4154_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4155_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4156_o <= n4154_o & n4155_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4157 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4156_o,
    o => gen1_n6_cnot0_o);
  n4160_o <= gen1_n6_cnot0_n4157 (1);
  n4161_o <= gen1_n6_cnot0_n4157 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4162_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4163_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4164_o <= n4162_o & n4163_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4165 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4164_o,
    o => gen1_n7_cnot0_o);
  n4168_o <= gen1_n7_cnot0_n4165 (1);
  n4169_o <= gen1_n7_cnot0_n4165 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4170_o <= ctrl_prop (8);
  n4171_o <= n4169_o & n4161_o & n4153_o & n4145_o & n4137_o & n4129_o & n4121_o & n4113_o;
  n4172_o <= n4168_o & n4160_o & n4152_o & n4144_o & n4136_o & n4128_o & n4120_o & n4112_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic;
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic_vector (14 downto 0);
begin
  o <= n4103_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4085_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4086_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4087_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4088_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4089_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4090_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4091_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4092_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4093_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4094_o <= not n4093_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4095_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4096_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4097_o <= not n4096_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4098_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4099_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4100_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4101_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4102_o <= not n4101_o;
  n4103_o <= n4085_o & n4086_o & n4087_o & n4088_o & n4089_o & n4090_o & n4091_o & n4092_o & n4094_o & n4095_o & n4097_o & n4098_o & n4099_o & n4100_o & n4102_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4028 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4036 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4044 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4052 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4060 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4068 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4076 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (6 downto 0);
  signal n4083_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4081_o;
  o <= n4082_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4083_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4025_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4026_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4027_o <= n4025_o & n4026_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4028 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4027_o,
    o => gen1_n0_cnot0_o);
  n4031_o <= gen1_n0_cnot0_n4028 (1);
  n4032_o <= gen1_n0_cnot0_n4028 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4033_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4034_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4035_o <= n4033_o & n4034_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4036 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4035_o,
    o => gen1_n1_cnot0_o);
  n4039_o <= gen1_n1_cnot0_n4036 (1);
  n4040_o <= gen1_n1_cnot0_n4036 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4041_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4042_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4043_o <= n4041_o & n4042_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4044 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4043_o,
    o => gen1_n2_cnot0_o);
  n4047_o <= gen1_n2_cnot0_n4044 (1);
  n4048_o <= gen1_n2_cnot0_n4044 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4049_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4050_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4051_o <= n4049_o & n4050_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4052 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4051_o,
    o => gen1_n3_cnot0_o);
  n4055_o <= gen1_n3_cnot0_n4052 (1);
  n4056_o <= gen1_n3_cnot0_n4052 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4057_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4058_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4059_o <= n4057_o & n4058_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4060 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4059_o,
    o => gen1_n4_cnot0_o);
  n4063_o <= gen1_n4_cnot0_n4060 (1);
  n4064_o <= gen1_n4_cnot0_n4060 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4065_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4066_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4067_o <= n4065_o & n4066_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4068 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4067_o,
    o => gen1_n5_cnot0_o);
  n4071_o <= gen1_n5_cnot0_n4068 (1);
  n4072_o <= gen1_n5_cnot0_n4068 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4073_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4074_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4075_o <= n4073_o & n4074_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4076 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4075_o,
    o => gen1_n6_cnot0_o);
  n4079_o <= gen1_n6_cnot0_n4076 (1);
  n4080_o <= gen1_n6_cnot0_n4076 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4081_o <= ctrl_prop (7);
  n4082_o <= n4080_o & n4072_o & n4064_o & n4056_o & n4048_o & n4040_o & n4032_o;
  n4083_o <= n4079_o & n4071_o & n4063_o & n4055_o & n4047_o & n4039_o & n4031_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic_vector (14 downto 0);
begin
  o <= n4022_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4004_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4005_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4006_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4007_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4008_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4009_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4010_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4011_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4012_o <= not n4011_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4013_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4014_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4015_o <= not n4014_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4016_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4017_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4018_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4019_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4020_o <= not n4019_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4021_o <= i (0);
  n4022_o <= n4004_o & n4005_o & n4006_o & n4007_o & n4008_o & n4009_o & n4010_o & n4012_o & n4013_o & n4015_o & n4016_o & n4017_o & n4018_o & n4020_o & n4021_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3955 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3963 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3971 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3979 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3987 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3995 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic_vector (5 downto 0);
  signal n4002_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4000_o;
  o <= n4001_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4002_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3952_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3953_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3954_o <= n3952_o & n3953_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3955 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3954_o,
    o => gen1_n0_cnot0_o);
  n3958_o <= gen1_n0_cnot0_n3955 (1);
  n3959_o <= gen1_n0_cnot0_n3955 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3960_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3961_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3962_o <= n3960_o & n3961_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3963 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3962_o,
    o => gen1_n1_cnot0_o);
  n3966_o <= gen1_n1_cnot0_n3963 (1);
  n3967_o <= gen1_n1_cnot0_n3963 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3968_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3969_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3970_o <= n3968_o & n3969_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3971 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3970_o,
    o => gen1_n2_cnot0_o);
  n3974_o <= gen1_n2_cnot0_n3971 (1);
  n3975_o <= gen1_n2_cnot0_n3971 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3976_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3977_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3978_o <= n3976_o & n3977_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3979 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3978_o,
    o => gen1_n3_cnot0_o);
  n3982_o <= gen1_n3_cnot0_n3979 (1);
  n3983_o <= gen1_n3_cnot0_n3979 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3984_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3985_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3987 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3986_o,
    o => gen1_n4_cnot0_o);
  n3990_o <= gen1_n4_cnot0_n3987 (1);
  n3991_o <= gen1_n4_cnot0_n3987 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3992_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3993_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3994_o <= n3992_o & n3993_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3995 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3994_o,
    o => gen1_n5_cnot0_o);
  n3998_o <= gen1_n5_cnot0_n3995 (1);
  n3999_o <= gen1_n5_cnot0_n3995 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4000_o <= ctrl_prop (6);
  n4001_o <= n3999_o & n3991_o & n3983_o & n3975_o & n3967_o & n3959_o;
  n4002_o <= n3998_o & n3990_o & n3982_o & n3974_o & n3966_o & n3958_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic_vector (14 downto 0);
begin
  o <= n3949_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3930_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3931_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3932_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3933_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3934_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3935_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3936_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3937_o <= not n3936_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3938_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3939_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3940_o <= not n3939_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3941_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3942_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3943_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3944_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3945_o <= not n3944_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3946_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3947_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3948_o <= not n3947_o;
  n3949_o <= n3930_o & n3931_o & n3932_o & n3933_o & n3934_o & n3935_o & n3937_o & n3938_o & n3940_o & n3941_o & n3942_o & n3943_o & n3945_o & n3946_o & n3948_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3889 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3897 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3905 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3913 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3916_o : std_logic;
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3921 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic_vector (4 downto 0);
  signal n3928_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3926_o;
  o <= n3927_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3928_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3886_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3887_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3888_o <= n3886_o & n3887_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3889 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3888_o,
    o => gen1_n0_cnot0_o);
  n3892_o <= gen1_n0_cnot0_n3889 (1);
  n3893_o <= gen1_n0_cnot0_n3889 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3894_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3895_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3896_o <= n3894_o & n3895_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3897 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3896_o,
    o => gen1_n1_cnot0_o);
  n3900_o <= gen1_n1_cnot0_n3897 (1);
  n3901_o <= gen1_n1_cnot0_n3897 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3902_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3903_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3904_o <= n3902_o & n3903_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3905 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3904_o,
    o => gen1_n2_cnot0_o);
  n3908_o <= gen1_n2_cnot0_n3905 (1);
  n3909_o <= gen1_n2_cnot0_n3905 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3910_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3911_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3912_o <= n3910_o & n3911_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3913 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3912_o,
    o => gen1_n3_cnot0_o);
  n3916_o <= gen1_n3_cnot0_n3913 (1);
  n3917_o <= gen1_n3_cnot0_n3913 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3918_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3919_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3920_o <= n3918_o & n3919_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3921 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3920_o,
    o => gen1_n4_cnot0_o);
  n3924_o <= gen1_n4_cnot0_n3921 (1);
  n3925_o <= gen1_n4_cnot0_n3921 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3926_o <= ctrl_prop (5);
  n3927_o <= n3925_o & n3917_o & n3909_o & n3901_o & n3893_o;
  n3928_o <= n3924_o & n3916_o & n3908_o & n3900_o & n3892_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic_vector (14 downto 0);
begin
  o <= n3883_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3863_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3864_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3865_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3866_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3867_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3868_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3869_o <= not n3868_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3870_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3871_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3872_o <= not n3871_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3873_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3874_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3875_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3876_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3877_o <= not n3876_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3878_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3879_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3880_o <= not n3879_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3881_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3882_o <= not n3881_o;
  n3883_o <= n3863_o & n3864_o & n3865_o & n3866_o & n3867_o & n3869_o & n3870_o & n3872_o & n3873_o & n3874_o & n3875_o & n3877_o & n3878_o & n3880_o & n3882_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3830 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3838 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3846 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3849_o : std_logic;
  signal n3850_o : std_logic;
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3854 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3857_o : std_logic;
  signal n3858_o : std_logic;
  signal n3859_o : std_logic;
  signal n3860_o : std_logic_vector (3 downto 0);
  signal n3861_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3859_o;
  o <= n3860_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3861_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3827_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3828_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3829_o <= n3827_o & n3828_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3830 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3829_o,
    o => gen1_n0_cnot0_o);
  n3833_o <= gen1_n0_cnot0_n3830 (1);
  n3834_o <= gen1_n0_cnot0_n3830 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3835_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3836_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3837_o <= n3835_o & n3836_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3838 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3837_o,
    o => gen1_n1_cnot0_o);
  n3841_o <= gen1_n1_cnot0_n3838 (1);
  n3842_o <= gen1_n1_cnot0_n3838 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3843_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3844_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3845_o <= n3843_o & n3844_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3846 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3845_o,
    o => gen1_n2_cnot0_o);
  n3849_o <= gen1_n2_cnot0_n3846 (1);
  n3850_o <= gen1_n2_cnot0_n3846 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3851_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3852_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3853_o <= n3851_o & n3852_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3854 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3853_o,
    o => gen1_n3_cnot0_o);
  n3857_o <= gen1_n3_cnot0_n3854 (1);
  n3858_o <= gen1_n3_cnot0_n3854 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3859_o <= ctrl_prop (4);
  n3860_o <= n3858_o & n3850_o & n3842_o & n3834_o;
  n3861_o <= n3857_o & n3849_o & n3841_o & n3833_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic_vector (14 downto 0);
begin
  o <= n3824_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3805_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3806_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3807_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3808_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3809_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3810_o <= not n3809_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3811_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3812_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3813_o <= not n3812_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3814_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3815_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3816_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3817_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3818_o <= not n3817_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3819_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3820_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3821_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3822_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3823_o <= not n3822_o;
  n3824_o <= n3805_o & n3806_o & n3807_o & n3808_o & n3810_o & n3811_o & n3813_o & n3814_o & n3815_o & n3816_o & n3818_o & n3819_o & n3820_o & n3821_o & n3823_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3780 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic;
  signal n3787_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3788 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic;
  signal n3795_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3796 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic_vector (2 downto 0);
  signal n3803_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3801_o;
  o <= n3802_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3803_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3777_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3778_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3779_o <= n3777_o & n3778_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3780 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3779_o,
    o => gen1_n0_cnot0_o);
  n3783_o <= gen1_n0_cnot0_n3780 (1);
  n3784_o <= gen1_n0_cnot0_n3780 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3785_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3786_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3787_o <= n3785_o & n3786_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3788 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3787_o,
    o => gen1_n1_cnot0_o);
  n3791_o <= gen1_n1_cnot0_n3788 (1);
  n3792_o <= gen1_n1_cnot0_n3788 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3793_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3794_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3795_o <= n3793_o & n3794_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3796 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3795_o,
    o => gen1_n2_cnot0_o);
  n3799_o <= gen1_n2_cnot0_n3796 (1);
  n3800_o <= gen1_n2_cnot0_n3796 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3801_o <= ctrl_prop (3);
  n3802_o <= n3800_o & n3792_o & n3784_o;
  n3803_o <= n3799_o & n3791_o & n3783_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic_vector (14 downto 0);
begin
  o <= n3774_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3750_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3751_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3752_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3753_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3754_o <= not n3753_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3755_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3756_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3757_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3758_o <= not n3757_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3759_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3760_o <= not n3759_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3761_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3762_o <= not n3761_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3763_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3764_o <= not n3763_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3765_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3766_o <= not n3765_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3767_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3768_o <= not n3767_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3769_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3770_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3771_o <= not n3770_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3772_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3773_o <= not n3772_o;
  n3774_o <= n3750_o & n3751_o & n3752_o & n3754_o & n3755_o & n3756_o & n3758_o & n3760_o & n3762_o & n3764_o & n3766_o & n3768_o & n3769_o & n3771_o & n3773_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic;
  signal n3732_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3733 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3741 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic_vector (1 downto 0);
  signal n3748_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3746_o;
  o <= n3747_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3748_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3730_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3731_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3732_o <= n3730_o & n3731_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3733 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3732_o,
    o => gen1_n0_cnot0_o);
  n3736_o <= gen1_n0_cnot0_n3733 (1);
  n3737_o <= gen1_n0_cnot0_n3733 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3738_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3739_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3741 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3740_o,
    o => gen1_n1_cnot0_o);
  n3744_o <= gen1_n1_cnot0_n3741 (1);
  n3745_o <= gen1_n1_cnot0_n3741 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3746_o <= ctrl_prop (2);
  n3747_o <= n3745_o & n3737_o;
  n3748_o <= n3744_o & n3736_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3706_o : std_logic;
  signal n3707_o : std_logic;
  signal n3708_o : std_logic;
  signal n3709_o : std_logic;
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic_vector (14 downto 0);
begin
  o <= n3727_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3706_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3707_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3708_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3709_o <= not n3708_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3710_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3711_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3712_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3713_o <= not n3712_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3714_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3715_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3716_o <= not n3715_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3717_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3718_o <= not n3717_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3719_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3720_o <= not n3719_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3721_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3722_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3723_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3724_o <= not n3723_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3725_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3726_o <= i (0);
  n3727_o <= n3706_o & n3707_o & n3709_o & n3710_o & n3711_o & n3713_o & n3714_o & n3716_o & n3718_o & n3720_o & n3721_o & n3722_o & n3724_o & n3725_o & n3726_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3696_o : std_logic;
  signal n3697_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3698 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3703_o;
  o <= n3702_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3704_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3696_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3697_o <= n3696_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3698 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3697_o,
    o => gen1_n0_cnot0_o);
  n3701_o <= gen1_n0_cnot0_n3698 (1);
  n3702_o <= gen1_n0_cnot0_n3698 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3703_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3704_o <= n3701_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic_vector (14 downto 0);
begin
  o <= n3693_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3677_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3678_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3679_o <= not n3678_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3680_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3681_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3682_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3683_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3684_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3685_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3686_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3687_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3688_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3689_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3690_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3691_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3692_o <= i (0);
  n3693_o <= n3677_o & n3679_o & n3680_o & n3681_o & n3682_o & n3683_o & n3684_o & n3685_o & n3686_o & n3687_o & n3688_o & n3689_o & n3690_o & n3691_o & n3692_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3556 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3564 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3567_o : std_logic;
  signal n3568_o : std_logic;
  signal n3569_o : std_logic;
  signal n3570_o : std_logic;
  signal n3571_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3572 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3580 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3588 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3596 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3599_o : std_logic;
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3604 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic;
  signal n3611_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3612 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3620 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3628 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3636 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3644 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3652 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3660 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic;
  signal n3667_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3668 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic_vector (14 downto 0);
  signal n3675_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3673_o;
  o <= n3674_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3675_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3553_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3554_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3555_o <= n3553_o & n3554_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3556 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3555_o,
    o => gen1_n0_cnot0_o);
  n3559_o <= gen1_n0_cnot0_n3556 (1);
  n3560_o <= gen1_n0_cnot0_n3556 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3561_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3562_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3563_o <= n3561_o & n3562_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3564 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3563_o,
    o => gen1_n1_cnot0_o);
  n3567_o <= gen1_n1_cnot0_n3564 (1);
  n3568_o <= gen1_n1_cnot0_n3564 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3569_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3570_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3571_o <= n3569_o & n3570_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3572 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3571_o,
    o => gen1_n2_cnot0_o);
  n3575_o <= gen1_n2_cnot0_n3572 (1);
  n3576_o <= gen1_n2_cnot0_n3572 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3577_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3578_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3579_o <= n3577_o & n3578_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3580 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3579_o,
    o => gen1_n3_cnot0_o);
  n3583_o <= gen1_n3_cnot0_n3580 (1);
  n3584_o <= gen1_n3_cnot0_n3580 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3585_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3586_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3587_o <= n3585_o & n3586_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3588 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3587_o,
    o => gen1_n4_cnot0_o);
  n3591_o <= gen1_n4_cnot0_n3588 (1);
  n3592_o <= gen1_n4_cnot0_n3588 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3593_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3594_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3595_o <= n3593_o & n3594_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3596 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3595_o,
    o => gen1_n5_cnot0_o);
  n3599_o <= gen1_n5_cnot0_n3596 (1);
  n3600_o <= gen1_n5_cnot0_n3596 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3601_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3602_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3603_o <= n3601_o & n3602_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3604 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3603_o,
    o => gen1_n6_cnot0_o);
  n3607_o <= gen1_n6_cnot0_n3604 (1);
  n3608_o <= gen1_n6_cnot0_n3604 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3609_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3610_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3611_o <= n3609_o & n3610_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3612 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3611_o,
    o => gen1_n7_cnot0_o);
  n3615_o <= gen1_n7_cnot0_n3612 (1);
  n3616_o <= gen1_n7_cnot0_n3612 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3617_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3618_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3619_o <= n3617_o & n3618_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3620 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3619_o,
    o => gen1_n8_cnot0_o);
  n3623_o <= gen1_n8_cnot0_n3620 (1);
  n3624_o <= gen1_n8_cnot0_n3620 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3625_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3626_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3627_o <= n3625_o & n3626_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3628 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3627_o,
    o => gen1_n9_cnot0_o);
  n3631_o <= gen1_n9_cnot0_n3628 (1);
  n3632_o <= gen1_n9_cnot0_n3628 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3633_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3634_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3635_o <= n3633_o & n3634_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3636 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3635_o,
    o => gen1_n10_cnot0_o);
  n3639_o <= gen1_n10_cnot0_n3636 (1);
  n3640_o <= gen1_n10_cnot0_n3636 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3641_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3642_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3643_o <= n3641_o & n3642_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3644 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3643_o,
    o => gen1_n11_cnot0_o);
  n3647_o <= gen1_n11_cnot0_n3644 (1);
  n3648_o <= gen1_n11_cnot0_n3644 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3649_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3650_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3651_o <= n3649_o & n3650_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3652 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3651_o,
    o => gen1_n12_cnot0_o);
  n3655_o <= gen1_n12_cnot0_n3652 (1);
  n3656_o <= gen1_n12_cnot0_n3652 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3657_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3658_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3659_o <= n3657_o & n3658_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3660 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3659_o,
    o => gen1_n13_cnot0_o);
  n3663_o <= gen1_n13_cnot0_n3660 (1);
  n3664_o <= gen1_n13_cnot0_n3660 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3665_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3666_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3667_o <= n3665_o & n3666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3668 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3667_o,
    o => gen1_n14_cnot0_o);
  n3671_o <= gen1_n14_cnot0_n3668 (1);
  n3672_o <= gen1_n14_cnot0_n3668 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3673_o <= ctrl_prop (15);
  n3674_o <= n3672_o & n3664_o & n3656_o & n3648_o & n3640_o & n3632_o & n3624_o & n3616_o & n3608_o & n3600_o & n3592_o & n3584_o & n3576_o & n3568_o & n3560_o;
  n3675_o <= n3671_o & n3663_o & n3655_o & n3647_o & n3639_o & n3631_o & n3623_o & n3615_o & n3607_o & n3599_o & n3591_o & n3583_o & n3575_o & n3567_o & n3559_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2778 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2786 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2794 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2802 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2810 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2818 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2826 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2834 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2842 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2850 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2858 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2866 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2874 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2882 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2894 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2902 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2910 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2918 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2926 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2934 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2942 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2950 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2958 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2966 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2974 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2982 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2990 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic_vector (1 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic_vector (1 downto 0);
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3002 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic_vector (1 downto 0);
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3013 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic_vector (1 downto 0);
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3024 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic_vector (1 downto 0);
  signal n3033_o : std_logic;
  signal n3034_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3035 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic_vector (1 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3046 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic_vector (1 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3057 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic_vector (1 downto 0);
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3068 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic_vector (1 downto 0);
  signal n3077_o : std_logic;
  signal n3078_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3079 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic_vector (1 downto 0);
  signal n3088_o : std_logic;
  signal n3089_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3090 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic_vector (1 downto 0);
  signal n3099_o : std_logic;
  signal n3100_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3101 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (1 downto 0);
  signal n3110_o : std_logic;
  signal n3111_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3112 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic_vector (1 downto 0);
  signal n3121_o : std_logic;
  signal n3122_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3123 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (1 downto 0);
  signal n3132_o : std_logic;
  signal n3133_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3134 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3145 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3156 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic_vector (1 downto 0);
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3166 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic_vector (1 downto 0);
  signal n3175_o : std_logic;
  signal n3176_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3177 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic_vector (1 downto 0);
  signal n3186_o : std_logic;
  signal n3187_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3188 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal n3197_o : std_logic;
  signal n3198_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3199 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3210 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3221 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic_vector (1 downto 0);
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3232 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic;
  signal n3240_o : std_logic_vector (1 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3243 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic_vector (1 downto 0);
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3254 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic;
  signal n3262_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3265 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic_vector (1 downto 0);
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3276 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic_vector (1 downto 0);
  signal n3285_o : std_logic;
  signal n3286_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3287 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic_vector (1 downto 0);
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3298 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic_vector (1 downto 0);
  signal n3307_o : std_logic;
  signal n3308_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3309 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3320 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3328 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3336 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3344 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3352 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3360 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3368 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3376 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3384 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3392 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3400 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3408 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3411_o : std_logic;
  signal n3412_o : std_logic;
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3416 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3428 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3436 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3444 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3452 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3460 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic;
  signal n3467_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3468 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3476 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3484 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic;
  signal n3490_o : std_logic;
  signal n3491_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3492 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3500 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3508 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic;
  signal n3514_o : std_logic;
  signal n3515_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3516 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic;
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3524 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3532 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (14 downto 0);
  signal n3538_o : std_logic_vector (14 downto 0);
  signal n3539_o : std_logic_vector (14 downto 0);
  signal n3540_o : std_logic_vector (14 downto 0);
  signal n3541_o : std_logic_vector (14 downto 0);
  signal n3542_o : std_logic_vector (14 downto 0);
  signal n3543_o : std_logic_vector (14 downto 0);
  signal n3544_o : std_logic_vector (14 downto 0);
  signal n3545_o : std_logic_vector (14 downto 0);
  signal n3546_o : std_logic_vector (14 downto 0);
  signal n3547_o : std_logic_vector (14 downto 0);
  signal n3548_o : std_logic_vector (14 downto 0);
  signal n3549_o : std_logic_vector (14 downto 0);
  signal n3550_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3537_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3538_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3539_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3540_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3541_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3542_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3543_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3544_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3545_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3546_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3547_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3548_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3549_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3550_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2775_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2776_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2778 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2777_o,
    o => gen1_n1_cnot1_j_o);
  n2781_o <= gen1_n1_cnot1_j_n2778 (1);
  n2782_o <= gen1_n1_cnot1_j_n2778 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2783_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2784_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2786 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2785_o,
    o => gen1_n2_cnot1_j_o);
  n2789_o <= gen1_n2_cnot1_j_n2786 (1);
  n2790_o <= gen1_n2_cnot1_j_n2786 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2791_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2792_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2793_o <= n2791_o & n2792_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2794 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2793_o,
    o => gen1_n3_cnot1_j_o);
  n2797_o <= gen1_n3_cnot1_j_n2794 (1);
  n2798_o <= gen1_n3_cnot1_j_n2794 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2799_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2800_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2801_o <= n2799_o & n2800_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2802 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2801_o,
    o => gen1_n4_cnot1_j_o);
  n2805_o <= gen1_n4_cnot1_j_n2802 (1);
  n2806_o <= gen1_n4_cnot1_j_n2802 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2807_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2808_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2810 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2809_o,
    o => gen1_n5_cnot1_j_o);
  n2813_o <= gen1_n5_cnot1_j_n2810 (1);
  n2814_o <= gen1_n5_cnot1_j_n2810 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2815_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2816_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2818 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2817_o,
    o => gen1_n6_cnot1_j_o);
  n2821_o <= gen1_n6_cnot1_j_n2818 (1);
  n2822_o <= gen1_n6_cnot1_j_n2818 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2823_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2824_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2825_o <= n2823_o & n2824_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2826 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2825_o,
    o => gen1_n7_cnot1_j_o);
  n2829_o <= gen1_n7_cnot1_j_n2826 (1);
  n2830_o <= gen1_n7_cnot1_j_n2826 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2831_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2832_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2833_o <= n2831_o & n2832_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2834 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2833_o,
    o => gen1_n8_cnot1_j_o);
  n2837_o <= gen1_n8_cnot1_j_n2834 (1);
  n2838_o <= gen1_n8_cnot1_j_n2834 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2839_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2840_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2842 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2841_o,
    o => gen1_n9_cnot1_j_o);
  n2845_o <= gen1_n9_cnot1_j_n2842 (1);
  n2846_o <= gen1_n9_cnot1_j_n2842 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2847_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2848_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2849_o <= n2847_o & n2848_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2850 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2849_o,
    o => gen1_n10_cnot1_j_o);
  n2853_o <= gen1_n10_cnot1_j_n2850 (1);
  n2854_o <= gen1_n10_cnot1_j_n2850 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2855_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2856_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2857_o <= n2855_o & n2856_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2858 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2857_o,
    o => gen1_n11_cnot1_j_o);
  n2861_o <= gen1_n11_cnot1_j_n2858 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2862_o <= gen1_n11_cnot1_j_n2858 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2863_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2864_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2865_o <= n2863_o & n2864_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2866 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2865_o,
    o => gen1_n12_cnot1_j_o);
  n2869_o <= gen1_n12_cnot1_j_n2866 (1);
  n2870_o <= gen1_n12_cnot1_j_n2866 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2871_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2872_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2873_o <= n2871_o & n2872_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2874 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2873_o,
    o => gen1_n13_cnot1_j_o);
  n2877_o <= gen1_n13_cnot1_j_n2874 (1);
  n2878_o <= gen1_n13_cnot1_j_n2874 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2879_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2880_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2881_o <= n2879_o & n2880_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2882 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2881_o,
    o => gen1_n14_cnot1_j_o);
  n2885_o <= gen1_n14_cnot1_j_n2882 (1);
  n2886_o <= gen1_n14_cnot1_j_n2882 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2887_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2888_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2889_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2890_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2891_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2892_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2893_o <= n2891_o & n2892_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2894 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2893_o,
    o => gen2_n14_cnot2_j_o);
  n2897_o <= gen2_n14_cnot2_j_n2894 (1);
  n2898_o <= gen2_n14_cnot2_j_n2894 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2899_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2900_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2901_o <= n2899_o & n2900_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2902 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2901_o,
    o => gen2_n13_cnot2_j_o);
  n2905_o <= gen2_n13_cnot2_j_n2902 (1);
  n2906_o <= gen2_n13_cnot2_j_n2902 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2907_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2908_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2909_o <= n2907_o & n2908_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2910 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2909_o,
    o => gen2_n12_cnot2_j_o);
  n2913_o <= gen2_n12_cnot2_j_n2910 (1);
  n2914_o <= gen2_n12_cnot2_j_n2910 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2915_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2916_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2917_o <= n2915_o & n2916_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2918 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2917_o,
    o => gen2_n11_cnot2_j_o);
  n2921_o <= gen2_n11_cnot2_j_n2918 (1);
  n2922_o <= gen2_n11_cnot2_j_n2918 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2923_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2924_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2925_o <= n2923_o & n2924_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2926 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2925_o,
    o => gen2_n10_cnot2_j_o);
  n2929_o <= gen2_n10_cnot2_j_n2926 (1);
  n2930_o <= gen2_n10_cnot2_j_n2926 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2931_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2932_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2933_o <= n2931_o & n2932_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2934 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2933_o,
    o => gen2_n9_cnot2_j_o);
  n2937_o <= gen2_n9_cnot2_j_n2934 (1);
  n2938_o <= gen2_n9_cnot2_j_n2934 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2939_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2940_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2941_o <= n2939_o & n2940_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2942 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2941_o,
    o => gen2_n8_cnot2_j_o);
  n2945_o <= gen2_n8_cnot2_j_n2942 (1);
  n2946_o <= gen2_n8_cnot2_j_n2942 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2947_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2948_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2949_o <= n2947_o & n2948_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2950 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2949_o,
    o => gen2_n7_cnot2_j_o);
  n2953_o <= gen2_n7_cnot2_j_n2950 (1);
  n2954_o <= gen2_n7_cnot2_j_n2950 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2955_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2956_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2957_o <= n2955_o & n2956_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2958 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2957_o,
    o => gen2_n6_cnot2_j_o);
  n2961_o <= gen2_n6_cnot2_j_n2958 (1);
  n2962_o <= gen2_n6_cnot2_j_n2958 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2963_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2964_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2965_o <= n2963_o & n2964_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2966 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2965_o,
    o => gen2_n5_cnot2_j_o);
  n2969_o <= gen2_n5_cnot2_j_n2966 (1);
  n2970_o <= gen2_n5_cnot2_j_n2966 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2971_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2972_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2973_o <= n2971_o & n2972_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2974 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2973_o,
    o => gen2_n4_cnot2_j_o);
  n2977_o <= gen2_n4_cnot2_j_n2974 (1);
  n2978_o <= gen2_n4_cnot2_j_n2974 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2979_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2980_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2982 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2981_o,
    o => gen2_n3_cnot2_j_o);
  n2985_o <= gen2_n3_cnot2_j_n2982 (1);
  n2986_o <= gen2_n3_cnot2_j_n2982 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2987_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2988_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2990 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2989_o,
    o => gen2_n2_cnot2_j_o);
  n2993_o <= gen2_n2_cnot2_j_n2990 (1);
  n2994_o <= gen2_n2_cnot2_j_n2990 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2995_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2996_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2997_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2998_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2999_o <= n2997_o & n2998_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3000_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3002 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3001_o,
    o => gen3_n1_ccnot3_j_o);
  n3005_o <= gen3_n1_ccnot3_j_n3002 (2);
  n3006_o <= gen3_n1_ccnot3_j_n3002 (1);
  n3007_o <= gen3_n1_ccnot3_j_n3002 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3008_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3009_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3010_o <= n3008_o & n3009_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3011_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3013 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3012_o,
    o => gen3_n2_ccnot3_j_o);
  n3016_o <= gen3_n2_ccnot3_j_n3013 (2);
  n3017_o <= gen3_n2_ccnot3_j_n3013 (1);
  n3018_o <= gen3_n2_ccnot3_j_n3013 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3019_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3020_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3021_o <= n3019_o & n3020_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3022_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3024 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3023_o,
    o => gen3_n3_ccnot3_j_o);
  n3027_o <= gen3_n3_ccnot3_j_n3024 (2);
  n3028_o <= gen3_n3_ccnot3_j_n3024 (1);
  n3029_o <= gen3_n3_ccnot3_j_n3024 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3030_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3031_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3032_o <= n3030_o & n3031_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3033_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3034_o <= n3032_o & n3033_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3035 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3034_o,
    o => gen3_n4_ccnot3_j_o);
  n3038_o <= gen3_n4_ccnot3_j_n3035 (2);
  n3039_o <= gen3_n4_ccnot3_j_n3035 (1);
  n3040_o <= gen3_n4_ccnot3_j_n3035 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3041_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3042_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3043_o <= n3041_o & n3042_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3044_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3045_o <= n3043_o & n3044_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3046 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3045_o,
    o => gen3_n5_ccnot3_j_o);
  n3049_o <= gen3_n5_ccnot3_j_n3046 (2);
  n3050_o <= gen3_n5_ccnot3_j_n3046 (1);
  n3051_o <= gen3_n5_ccnot3_j_n3046 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3052_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3053_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3054_o <= n3052_o & n3053_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3055_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3057 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3056_o,
    o => gen3_n6_ccnot3_j_o);
  n3060_o <= gen3_n6_ccnot3_j_n3057 (2);
  n3061_o <= gen3_n6_ccnot3_j_n3057 (1);
  n3062_o <= gen3_n6_ccnot3_j_n3057 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3063_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3064_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3065_o <= n3063_o & n3064_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3066_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3068 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3067_o,
    o => gen3_n7_ccnot3_j_o);
  n3071_o <= gen3_n7_ccnot3_j_n3068 (2);
  n3072_o <= gen3_n7_ccnot3_j_n3068 (1);
  n3073_o <= gen3_n7_ccnot3_j_n3068 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3074_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3075_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3076_o <= n3074_o & n3075_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3077_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3078_o <= n3076_o & n3077_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3079 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3078_o,
    o => gen3_n8_ccnot3_j_o);
  n3082_o <= gen3_n8_ccnot3_j_n3079 (2);
  n3083_o <= gen3_n8_ccnot3_j_n3079 (1);
  n3084_o <= gen3_n8_ccnot3_j_n3079 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3085_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3086_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3087_o <= n3085_o & n3086_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3088_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3089_o <= n3087_o & n3088_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3090 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3089_o,
    o => gen3_n9_ccnot3_j_o);
  n3093_o <= gen3_n9_ccnot3_j_n3090 (2);
  n3094_o <= gen3_n9_ccnot3_j_n3090 (1);
  n3095_o <= gen3_n9_ccnot3_j_n3090 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3096_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3097_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3098_o <= n3096_o & n3097_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3099_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3100_o <= n3098_o & n3099_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3101 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3100_o,
    o => gen3_n10_ccnot3_j_o);
  n3104_o <= gen3_n10_ccnot3_j_n3101 (2);
  n3105_o <= gen3_n10_ccnot3_j_n3101 (1);
  n3106_o <= gen3_n10_ccnot3_j_n3101 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3107_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3108_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3110_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3111_o <= n3109_o & n3110_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3112 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3111_o,
    o => gen3_n11_ccnot3_j_o);
  n3115_o <= gen3_n11_ccnot3_j_n3112 (2);
  n3116_o <= gen3_n11_ccnot3_j_n3112 (1);
  n3117_o <= gen3_n11_ccnot3_j_n3112 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3118_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3119_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3120_o <= n3118_o & n3119_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3121_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3122_o <= n3120_o & n3121_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3123 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3122_o,
    o => gen3_n12_ccnot3_j_o);
  n3126_o <= gen3_n12_ccnot3_j_n3123 (2);
  n3127_o <= gen3_n12_ccnot3_j_n3123 (1);
  n3128_o <= gen3_n12_ccnot3_j_n3123 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3129_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3130_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3132_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3133_o <= n3131_o & n3132_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3134 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3133_o,
    o => gen3_n13_ccnot3_j_o);
  n3137_o <= gen3_n13_ccnot3_j_n3134 (2);
  n3138_o <= gen3_n13_ccnot3_j_n3134 (1);
  n3139_o <= gen3_n13_ccnot3_j_n3134 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3140_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3141_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3142_o <= n3140_o & n3141_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3143_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3144_o <= n3142_o & n3143_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3145 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3144_o,
    o => gen3_n14_ccnot3_j_o);
  n3148_o <= gen3_n14_ccnot3_j_n3145 (2);
  n3149_o <= gen3_n14_ccnot3_j_n3145 (1);
  n3150_o <= gen3_n14_ccnot3_j_n3145 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3151_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3152_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3153_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3154_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3155_o <= n3153_o & n3154_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3156 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3155_o,
    o => cnot_4_o);
  n3159_o <= cnot_4_n3156 (1);
  n3160_o <= cnot_4_n3156 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3161_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3162_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3163_o <= n3161_o & n3162_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3164_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3166 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3165_o,
    o => gen4_n13_peres4_j_o);
  n3169_o <= gen4_n13_peres4_j_n3166 (2);
  n3170_o <= gen4_n13_peres4_j_n3166 (1);
  n3171_o <= gen4_n13_peres4_j_n3166 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3172_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3173_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3174_o <= n3172_o & n3173_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3175_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3176_o <= n3174_o & n3175_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3177 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3176_o,
    o => gen4_n12_peres4_j_o);
  n3180_o <= gen4_n12_peres4_j_n3177 (2);
  n3181_o <= gen4_n12_peres4_j_n3177 (1);
  n3182_o <= gen4_n12_peres4_j_n3177 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3183_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3184_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3185_o <= n3183_o & n3184_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3186_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3187_o <= n3185_o & n3186_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3188 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3187_o,
    o => gen4_n11_peres4_j_o);
  n3191_o <= gen4_n11_peres4_j_n3188 (2);
  n3192_o <= gen4_n11_peres4_j_n3188 (1);
  n3193_o <= gen4_n11_peres4_j_n3188 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3194_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3195_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3197_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3198_o <= n3196_o & n3197_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3199 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3198_o,
    o => gen4_n10_peres4_j_o);
  n3202_o <= gen4_n10_peres4_j_n3199 (2);
  n3203_o <= gen4_n10_peres4_j_n3199 (1);
  n3204_o <= gen4_n10_peres4_j_n3199 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3205_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3206_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3208_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3209_o <= n3207_o & n3208_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3210 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3209_o,
    o => gen4_n9_peres4_j_o);
  n3213_o <= gen4_n9_peres4_j_n3210 (2);
  n3214_o <= gen4_n9_peres4_j_n3210 (1);
  n3215_o <= gen4_n9_peres4_j_n3210 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3216_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3217_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3218_o <= n3216_o & n3217_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3219_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3220_o <= n3218_o & n3219_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3221 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3220_o,
    o => gen4_n8_peres4_j_o);
  n3224_o <= gen4_n8_peres4_j_n3221 (2);
  n3225_o <= gen4_n8_peres4_j_n3221 (1);
  n3226_o <= gen4_n8_peres4_j_n3221 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3227_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3228_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3229_o <= n3227_o & n3228_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3230_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3232 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3231_o,
    o => gen4_n7_peres4_j_o);
  n3235_o <= gen4_n7_peres4_j_n3232 (2);
  n3236_o <= gen4_n7_peres4_j_n3232 (1);
  n3237_o <= gen4_n7_peres4_j_n3232 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3238_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3239_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3240_o <= n3238_o & n3239_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3241_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3242_o <= n3240_o & n3241_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3243 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3242_o,
    o => gen4_n6_peres4_j_o);
  n3246_o <= gen4_n6_peres4_j_n3243 (2);
  n3247_o <= gen4_n6_peres4_j_n3243 (1);
  n3248_o <= gen4_n6_peres4_j_n3243 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3249_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3250_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3251_o <= n3249_o & n3250_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3252_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3254 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3253_o,
    o => gen4_n5_peres4_j_o);
  n3257_o <= gen4_n5_peres4_j_n3254 (2);
  n3258_o <= gen4_n5_peres4_j_n3254 (1);
  n3259_o <= gen4_n5_peres4_j_n3254 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3260_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3261_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3262_o <= n3260_o & n3261_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3263_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3264_o <= n3262_o & n3263_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3265 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3264_o,
    o => gen4_n4_peres4_j_o);
  n3268_o <= gen4_n4_peres4_j_n3265 (2);
  n3269_o <= gen4_n4_peres4_j_n3265 (1);
  n3270_o <= gen4_n4_peres4_j_n3265 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3271_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3272_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3273_o <= n3271_o & n3272_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3274_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3276 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3275_o,
    o => gen4_n3_peres4_j_o);
  n3279_o <= gen4_n3_peres4_j_n3276 (2);
  n3280_o <= gen4_n3_peres4_j_n3276 (1);
  n3281_o <= gen4_n3_peres4_j_n3276 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3282_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3283_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3284_o <= n3282_o & n3283_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3285_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3286_o <= n3284_o & n3285_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3287 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3286_o,
    o => gen4_n2_peres4_j_o);
  n3290_o <= gen4_n2_peres4_j_n3287 (2);
  n3291_o <= gen4_n2_peres4_j_n3287 (1);
  n3292_o <= gen4_n2_peres4_j_n3287 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3293_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3294_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3295_o <= n3293_o & n3294_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3296_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3298 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3297_o,
    o => gen4_n1_peres4_j_o);
  n3301_o <= gen4_n1_peres4_j_n3298 (2);
  n3302_o <= gen4_n1_peres4_j_n3298 (1);
  n3303_o <= gen4_n1_peres4_j_n3298 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3304_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3305_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3306_o <= n3304_o & n3305_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3307_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3308_o <= n3306_o & n3307_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3309 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3308_o,
    o => gen4_n0_peres4_j_o);
  n3312_o <= gen4_n0_peres4_j_n3309 (2);
  n3313_o <= gen4_n0_peres4_j_n3309 (1);
  n3314_o <= gen4_n0_peres4_j_n3309 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3315_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3316_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3317_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3318_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3319_o <= n3317_o & n3318_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3320 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3319_o,
    o => gen5_n1_cnot5_j_o);
  n3323_o <= gen5_n1_cnot5_j_n3320 (1);
  n3324_o <= gen5_n1_cnot5_j_n3320 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3325_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3326_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3327_o <= n3325_o & n3326_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3328 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3327_o,
    o => gen5_n2_cnot5_j_o);
  n3331_o <= gen5_n2_cnot5_j_n3328 (1);
  n3332_o <= gen5_n2_cnot5_j_n3328 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3333_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3334_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3335_o <= n3333_o & n3334_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3336 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3335_o,
    o => gen5_n3_cnot5_j_o);
  n3339_o <= gen5_n3_cnot5_j_n3336 (1);
  n3340_o <= gen5_n3_cnot5_j_n3336 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3341_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3342_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3344 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3343_o,
    o => gen5_n4_cnot5_j_o);
  n3347_o <= gen5_n4_cnot5_j_n3344 (1);
  n3348_o <= gen5_n4_cnot5_j_n3344 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3349_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3350_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3351_o <= n3349_o & n3350_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3352 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3351_o,
    o => gen5_n5_cnot5_j_o);
  n3355_o <= gen5_n5_cnot5_j_n3352 (1);
  n3356_o <= gen5_n5_cnot5_j_n3352 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3357_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3358_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3359_o <= n3357_o & n3358_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3360 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3359_o,
    o => gen5_n6_cnot5_j_o);
  n3363_o <= gen5_n6_cnot5_j_n3360 (1);
  n3364_o <= gen5_n6_cnot5_j_n3360 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3365_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3366_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3367_o <= n3365_o & n3366_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3368 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3367_o,
    o => gen5_n7_cnot5_j_o);
  n3371_o <= gen5_n7_cnot5_j_n3368 (1);
  n3372_o <= gen5_n7_cnot5_j_n3368 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3373_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3374_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3375_o <= n3373_o & n3374_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3376 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3375_o,
    o => gen5_n8_cnot5_j_o);
  n3379_o <= gen5_n8_cnot5_j_n3376 (1);
  n3380_o <= gen5_n8_cnot5_j_n3376 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3381_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3382_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3383_o <= n3381_o & n3382_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3384 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3383_o,
    o => gen5_n9_cnot5_j_o);
  n3387_o <= gen5_n9_cnot5_j_n3384 (1);
  n3388_o <= gen5_n9_cnot5_j_n3384 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3389_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3390_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3392 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3391_o,
    o => gen5_n10_cnot5_j_o);
  n3395_o <= gen5_n10_cnot5_j_n3392 (1);
  n3396_o <= gen5_n10_cnot5_j_n3392 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3397_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3398_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3399_o <= n3397_o & n3398_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3400 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3399_o,
    o => gen5_n11_cnot5_j_o);
  n3403_o <= gen5_n11_cnot5_j_n3400 (1);
  n3404_o <= gen5_n11_cnot5_j_n3400 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3405_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3406_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3407_o <= n3405_o & n3406_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3408 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3407_o,
    o => gen5_n12_cnot5_j_o);
  n3411_o <= gen5_n12_cnot5_j_n3408 (1);
  n3412_o <= gen5_n12_cnot5_j_n3408 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3413_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3414_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3415_o <= n3413_o & n3414_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3416 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3415_o,
    o => gen5_n13_cnot5_j_o);
  n3419_o <= gen5_n13_cnot5_j_n3416 (1);
  n3420_o <= gen5_n13_cnot5_j_n3416 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3421_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3422_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3423_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3424_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3425_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3426_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3427_o <= n3425_o & n3426_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3428 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3427_o,
    o => gen6_n1_cnot1_j_o);
  n3431_o <= gen6_n1_cnot1_j_n3428 (1);
  n3432_o <= gen6_n1_cnot1_j_n3428 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3433_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3434_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3435_o <= n3433_o & n3434_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3436 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3435_o,
    o => gen6_n2_cnot1_j_o);
  n3439_o <= gen6_n2_cnot1_j_n3436 (1);
  n3440_o <= gen6_n2_cnot1_j_n3436 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3441_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3442_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3443_o <= n3441_o & n3442_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3444 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3443_o,
    o => gen6_n3_cnot1_j_o);
  n3447_o <= gen6_n3_cnot1_j_n3444 (1);
  n3448_o <= gen6_n3_cnot1_j_n3444 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3449_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3450_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3451_o <= n3449_o & n3450_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3452 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3451_o,
    o => gen6_n4_cnot1_j_o);
  n3455_o <= gen6_n4_cnot1_j_n3452 (1);
  n3456_o <= gen6_n4_cnot1_j_n3452 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3457_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3458_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3459_o <= n3457_o & n3458_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3460 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3459_o,
    o => gen6_n5_cnot1_j_o);
  n3463_o <= gen6_n5_cnot1_j_n3460 (1);
  n3464_o <= gen6_n5_cnot1_j_n3460 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3465_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3466_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3467_o <= n3465_o & n3466_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3468 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3467_o,
    o => gen6_n6_cnot1_j_o);
  n3471_o <= gen6_n6_cnot1_j_n3468 (1);
  n3472_o <= gen6_n6_cnot1_j_n3468 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3473_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3474_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3475_o <= n3473_o & n3474_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3476 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3475_o,
    o => gen6_n7_cnot1_j_o);
  n3479_o <= gen6_n7_cnot1_j_n3476 (1);
  n3480_o <= gen6_n7_cnot1_j_n3476 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3481_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3482_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3483_o <= n3481_o & n3482_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3484 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3483_o,
    o => gen6_n8_cnot1_j_o);
  n3487_o <= gen6_n8_cnot1_j_n3484 (1);
  n3488_o <= gen6_n8_cnot1_j_n3484 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3489_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3490_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3491_o <= n3489_o & n3490_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3492 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3491_o,
    o => gen6_n9_cnot1_j_o);
  n3495_o <= gen6_n9_cnot1_j_n3492 (1);
  n3496_o <= gen6_n9_cnot1_j_n3492 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3497_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3498_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3499_o <= n3497_o & n3498_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3500 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3499_o,
    o => gen6_n10_cnot1_j_o);
  n3503_o <= gen6_n10_cnot1_j_n3500 (1);
  n3504_o <= gen6_n10_cnot1_j_n3500 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3505_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3506_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3507_o <= n3505_o & n3506_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3508 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3507_o,
    o => gen6_n11_cnot1_j_o);
  n3511_o <= gen6_n11_cnot1_j_n3508 (1);
  n3512_o <= gen6_n11_cnot1_j_n3508 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3513_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3514_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3515_o <= n3513_o & n3514_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3516 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3515_o,
    o => gen6_n12_cnot1_j_o);
  n3519_o <= gen6_n12_cnot1_j_n3516 (1);
  n3520_o <= gen6_n12_cnot1_j_n3516 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3521_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3522_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3524 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3523_o,
    o => gen6_n13_cnot1_j_o);
  n3527_o <= gen6_n13_cnot1_j_n3524 (1);
  n3528_o <= gen6_n13_cnot1_j_n3524 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3529_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3530_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3531_o <= n3529_o & n3530_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3532 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3531_o,
    o => gen6_n14_cnot1_j_o);
  n3535_o <= gen6_n14_cnot1_j_n3532 (1);
  n3536_o <= gen6_n14_cnot1_j_n3532 (0);
  n3537_o <= n2885_o & n2877_o & n2869_o & n2861_o & n2853_o & n2845_o & n2837_o & n2829_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o & n2887_o;
  n3538_o <= n2886_o & n2878_o & n2870_o & n2862_o & n2854_o & n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2888_o;
  n3539_o <= n2890_o & n2897_o & n2905_o & n2913_o & n2921_o & n2929_o & n2937_o & n2945_o & n2953_o & n2961_o & n2969_o & n2977_o & n2985_o & n2993_o & n2889_o;
  n3540_o <= n2898_o & n2906_o & n2914_o & n2922_o & n2930_o & n2938_o & n2946_o & n2954_o & n2962_o & n2970_o & n2978_o & n2986_o & n2994_o & n2995_o;
  n3541_o <= n3150_o & n3139_o & n3128_o & n3117_o & n3106_o & n3095_o & n3084_o & n3073_o & n3062_o & n3051_o & n3040_o & n3029_o & n3018_o & n3007_o & n2996_o;
  n3542_o <= n3151_o & n3149_o & n3138_o & n3127_o & n3116_o & n3105_o & n3094_o & n3083_o & n3072_o & n3061_o & n3050_o & n3039_o & n3028_o & n3017_o & n3006_o;
  n3543_o <= n3152_o & n3148_o & n3137_o & n3126_o & n3115_o & n3104_o & n3093_o & n3082_o & n3071_o & n3060_o & n3049_o & n3038_o & n3027_o & n3016_o & n3005_o;
  n3544_o <= n3159_o & n3169_o & n3180_o & n3191_o & n3202_o & n3213_o & n3224_o & n3235_o & n3246_o & n3257_o & n3268_o & n3279_o & n3290_o & n3301_o & n3312_o;
  n3545_o <= n3171_o & n3182_o & n3193_o & n3204_o & n3215_o & n3226_o & n3237_o & n3248_o & n3259_o & n3270_o & n3281_o & n3292_o & n3303_o & n3314_o & n3315_o;
  n3546_o <= n3160_o & n3170_o & n3181_o & n3192_o & n3203_o & n3214_o & n3225_o & n3236_o & n3247_o & n3258_o & n3269_o & n3280_o & n3291_o & n3302_o & n3313_o;
  n3547_o <= n3420_o & n3412_o & n3404_o & n3396_o & n3388_o & n3380_o & n3372_o & n3364_o & n3356_o & n3348_o & n3340_o & n3332_o & n3324_o & n3316_o;
  n3548_o <= n3422_o & n3419_o & n3411_o & n3403_o & n3395_o & n3387_o & n3379_o & n3371_o & n3363_o & n3355_o & n3347_o & n3339_o & n3331_o & n3323_o & n3421_o;
  n3549_o <= n3535_o & n3527_o & n3519_o & n3511_o & n3503_o & n3495_o & n3487_o & n3479_o & n3471_o & n3463_o & n3455_o & n3447_o & n3439_o & n3431_o & n3423_o;
  n3550_o <= n3536_o & n3528_o & n3520_o & n3512_o & n3504_o & n3496_o & n3488_o & n3480_o & n3472_o & n3464_o & n3456_o & n3448_o & n3440_o & n3432_o & n3424_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2761 : std_logic;
  signal cnotr_n2762 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2767 : std_logic_vector (16 downto 0);
  signal add_n2768 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2761;
  a_out <= add_n2767;
  s <= add_n2768;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2762; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2761 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2762 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2767 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2768 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (1 downto 0);
  signal cnota_n2010 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic_vector (1 downto 0);
  signal cnotb_n2017 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (2 downto 0);
  signal ccnotc_n2025 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic_vector (1 downto 0);
  signal n2034_o : std_logic;
  signal n2035_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n2036 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n2046 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n2058 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n2068 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n2080 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n2090 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic_vector (1 downto 0);
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n2102 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal n2121_o : std_logic_vector (1 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n2124 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n2134 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic_vector (1 downto 0);
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n2146 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n2156 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (1 downto 0);
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n2168 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n2178 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic_vector (1 downto 0);
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n2190 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n2200 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (1 downto 0);
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n2212 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n2222 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n2234 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n2244 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic_vector (1 downto 0);
  signal n2254_o : std_logic;
  signal n2255_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2256 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2266 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic_vector (1 downto 0);
  signal n2276_o : std_logic;
  signal n2277_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2278 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2288 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2300 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2310 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic_vector (1 downto 0);
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2322 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2332 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2344 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2354 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic_vector (1 downto 0);
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2366 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2376 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (1 downto 0);
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2388 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2398 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic_vector (1 downto 0);
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2410 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2420 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2432 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2442 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic_vector (1 downto 0);
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2454 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2464 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2476 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2486 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic_vector (1 downto 0);
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2498 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2508 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2520 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2530 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic_vector (1 downto 0);
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2542 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2552 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic_vector (1 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2564 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2574 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic_vector (1 downto 0);
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2586 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2596 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal n2606_o : std_logic;
  signal n2607_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2608 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2618 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic_vector (1 downto 0);
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2630 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2640 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal n2650_o : std_logic;
  signal n2651_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2652 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2662 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (1 downto 0);
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2674 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2684 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2694 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic_vector (1 downto 0);
  signal cnotea_n2701 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (16 downto 0);
  signal n2707_o : std_logic_vector (16 downto 0);
  signal n2708_o : std_logic_vector (16 downto 0);
  signal n2709_o : std_logic_vector (15 downto 0);
  signal n2710_o : std_logic_vector (15 downto 0);
  signal n2711_o : std_logic_vector (15 downto 0);
  signal n2712_o : std_logic_vector (15 downto 0);
  signal n2713_o : std_logic_vector (3 downto 0);
  signal n2714_o : std_logic_vector (3 downto 0);
  signal n2715_o : std_logic_vector (3 downto 0);
  signal n2716_o : std_logic_vector (3 downto 0);
  signal n2717_o : std_logic_vector (3 downto 0);
  signal n2718_o : std_logic_vector (3 downto 0);
  signal n2719_o : std_logic_vector (3 downto 0);
  signal n2720_o : std_logic_vector (3 downto 0);
  signal n2721_o : std_logic_vector (3 downto 0);
  signal n2722_o : std_logic_vector (3 downto 0);
  signal n2723_o : std_logic_vector (3 downto 0);
  signal n2724_o : std_logic_vector (3 downto 0);
  signal n2725_o : std_logic_vector (3 downto 0);
  signal n2726_o : std_logic_vector (3 downto 0);
  signal n2727_o : std_logic_vector (3 downto 0);
  signal n2728_o : std_logic_vector (3 downto 0);
  signal n2729_o : std_logic_vector (3 downto 0);
  signal n2730_o : std_logic_vector (3 downto 0);
  signal n2731_o : std_logic_vector (3 downto 0);
  signal n2732_o : std_logic_vector (3 downto 0);
  signal n2733_o : std_logic_vector (3 downto 0);
  signal n2734_o : std_logic_vector (3 downto 0);
  signal n2735_o : std_logic_vector (3 downto 0);
  signal n2736_o : std_logic_vector (3 downto 0);
  signal n2737_o : std_logic_vector (3 downto 0);
  signal n2738_o : std_logic_vector (3 downto 0);
  signal n2739_o : std_logic_vector (3 downto 0);
  signal n2740_o : std_logic_vector (3 downto 0);
  signal n2741_o : std_logic_vector (3 downto 0);
  signal n2742_o : std_logic_vector (3 downto 0);
  signal n2743_o : std_logic_vector (3 downto 0);
  signal n2744_o : std_logic_vector (3 downto 0);
  signal n2745_o : std_logic_vector (3 downto 0);
  signal n2746_o : std_logic_vector (3 downto 0);
  signal n2747_o : std_logic_vector (3 downto 0);
  signal n2748_o : std_logic_vector (3 downto 0);
  signal n2749_o : std_logic_vector (3 downto 0);
  signal n2750_o : std_logic_vector (3 downto 0);
  signal n2751_o : std_logic_vector (3 downto 0);
  signal n2752_o : std_logic_vector (3 downto 0);
  signal n2753_o : std_logic_vector (3 downto 0);
  signal n2754_o : std_logic_vector (3 downto 0);
  signal n2755_o : std_logic_vector (3 downto 0);
  signal n2756_o : std_logic_vector (3 downto 0);
  signal n2757_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2706_o;
  b_out <= n2707_o;
  s <= n2708_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2709_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2711_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2712_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n2013_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n2020_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n2014_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2698_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n2007_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n2008_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n2010 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n2009_o,
    o => cnota_o);
  n2013_o <= cnota_n2010 (1);
  n2014_o <= cnota_n2010 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n2015_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n2016_o <= n2015_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n2017 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n2016_o,
    o => cnotb_o);
  n2020_o <= cnotb_n2017 (1);
  n2021_o <= cnotb_n2017 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n2022_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n2023_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n2025 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n2024_o,
    o => ccnotc_o);
  n2028_o <= ccnotc_n2025 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n2029_o <= ccnotc_n2025 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n2030_o <= ccnotc_n2025 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2713_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2714_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2031_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2032_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2033_o <= n2031_o & n2032_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2034_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2035_o <= n2033_o & n2034_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n2036 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n2035_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n2039_o <= gen1_n1_ccnot1_n2036 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n2040_o <= gen1_n1_ccnot1_n2036 (1);
  n2041_o <= gen1_n1_ccnot1_n2036 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2042_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2043_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2044_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2045_o <= n2043_o & n2044_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n2046 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n2045_o,
    o => gen1_n1_cnot1_o);
  n2049_o <= gen1_n1_cnot1_n2046 (1);
  n2050_o <= gen1_n1_cnot1_n2046 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2051_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2052_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2053_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2054_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2056_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2057_o <= n2055_o & n2056_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n2058 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n2057_o,
    o => gen1_n1_ccnot2_o);
  n2061_o <= gen1_n1_ccnot2_n2058 (2);
  n2062_o <= gen1_n1_ccnot2_n2058 (1);
  n2063_o <= gen1_n1_ccnot2_n2058 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2064_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2065_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2066_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2067_o <= n2065_o & n2066_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n2068 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n2067_o,
    o => gen1_n1_cnot2_o);
  n2071_o <= gen1_n1_cnot2_n2068 (1);
  n2072_o <= gen1_n1_cnot2_n2068 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2073_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2074_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2716_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2717_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2718_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2075_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2076_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2078_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2079_o <= n2077_o & n2078_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n2080 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n2079_o,
    o => gen1_n2_ccnot1_o);
  n2083_o <= gen1_n2_ccnot1_n2080 (2);
  n2084_o <= gen1_n2_ccnot1_n2080 (1);
  n2085_o <= gen1_n2_ccnot1_n2080 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2086_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2087_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2088_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2089_o <= n2087_o & n2088_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n2090 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n2089_o,
    o => gen1_n2_cnot1_o);
  n2093_o <= gen1_n2_cnot1_n2090 (1);
  n2094_o <= gen1_n2_cnot1_n2090 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2095_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2096_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2097_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2098_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2099_o <= n2097_o & n2098_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2100_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n2102 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n2101_o,
    o => gen1_n2_ccnot2_o);
  n2105_o <= gen1_n2_ccnot2_n2102 (2);
  n2106_o <= gen1_n2_ccnot2_n2102 (1);
  n2107_o <= gen1_n2_ccnot2_n2102 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2108_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2109_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2110_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n2112 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n2_cnot2_o);
  n2115_o <= gen1_n2_cnot2_n2112 (1);
  n2116_o <= gen1_n2_cnot2_n2112 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2117_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2118_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2719_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2720_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2721_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2119_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2120_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2121_o <= n2119_o & n2120_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2122_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2123_o <= n2121_o & n2122_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n2124 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n2123_o,
    o => gen1_n3_ccnot1_o);
  n2127_o <= gen1_n3_ccnot1_n2124 (2);
  n2128_o <= gen1_n3_ccnot1_n2124 (1);
  n2129_o <= gen1_n3_ccnot1_n2124 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2130_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2131_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2132_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2133_o <= n2131_o & n2132_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n2134 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n2133_o,
    o => gen1_n3_cnot1_o);
  n2137_o <= gen1_n3_cnot1_n2134 (1);
  n2138_o <= gen1_n3_cnot1_n2134 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2139_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2140_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2141_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2142_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2143_o <= n2141_o & n2142_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2144_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n2146 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n2145_o,
    o => gen1_n3_ccnot2_o);
  n2149_o <= gen1_n3_ccnot2_n2146 (2);
  n2150_o <= gen1_n3_ccnot2_n2146 (1);
  n2151_o <= gen1_n3_ccnot2_n2146 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2152_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2153_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2154_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2155_o <= n2153_o & n2154_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n2156 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n2155_o,
    o => gen1_n3_cnot2_o);
  n2159_o <= gen1_n3_cnot2_n2156 (1);
  n2160_o <= gen1_n3_cnot2_n2156 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2161_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2162_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2722_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2723_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2724_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2163_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2164_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2166_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n2168 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n2167_o,
    o => gen1_n4_ccnot1_o);
  n2171_o <= gen1_n4_ccnot1_n2168 (2);
  n2172_o <= gen1_n4_ccnot1_n2168 (1);
  n2173_o <= gen1_n4_ccnot1_n2168 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2174_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2175_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2176_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n2178 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n2177_o,
    o => gen1_n4_cnot1_o);
  n2181_o <= gen1_n4_cnot1_n2178 (1);
  n2182_o <= gen1_n4_cnot1_n2178 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2183_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2184_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2185_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2186_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2187_o <= n2185_o & n2186_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2188_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n2190 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n2189_o,
    o => gen1_n4_ccnot2_o);
  n2193_o <= gen1_n4_ccnot2_n2190 (2);
  n2194_o <= gen1_n4_ccnot2_n2190 (1);
  n2195_o <= gen1_n4_ccnot2_n2190 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2196_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2197_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2198_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2199_o <= n2197_o & n2198_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n2200 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n2199_o,
    o => gen1_n4_cnot2_o);
  n2203_o <= gen1_n4_cnot2_n2200 (1);
  n2204_o <= gen1_n4_cnot2_n2200 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2205_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2206_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2725_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2726_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2727_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2207_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2208_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2210_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n2212 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n2211_o,
    o => gen1_n5_ccnot1_o);
  n2215_o <= gen1_n5_ccnot1_n2212 (2);
  n2216_o <= gen1_n5_ccnot1_n2212 (1);
  n2217_o <= gen1_n5_ccnot1_n2212 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2218_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2219_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2220_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2221_o <= n2219_o & n2220_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n2222 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n2221_o,
    o => gen1_n5_cnot1_o);
  n2225_o <= gen1_n5_cnot1_n2222 (1);
  n2226_o <= gen1_n5_cnot1_n2222 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2227_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2228_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2229_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2230_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2231_o <= n2229_o & n2230_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2232_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n2234 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n2233_o,
    o => gen1_n5_ccnot2_o);
  n2237_o <= gen1_n5_ccnot2_n2234 (2);
  n2238_o <= gen1_n5_ccnot2_n2234 (1);
  n2239_o <= gen1_n5_ccnot2_n2234 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2240_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2241_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2242_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2243_o <= n2241_o & n2242_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n2244 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n2243_o,
    o => gen1_n5_cnot2_o);
  n2247_o <= gen1_n5_cnot2_n2244 (1);
  n2248_o <= gen1_n5_cnot2_n2244 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2249_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2250_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2728_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2729_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2730_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2251_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2252_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2253_o <= n2251_o & n2252_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2254_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2255_o <= n2253_o & n2254_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2256 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2255_o,
    o => gen1_n6_ccnot1_o);
  n2259_o <= gen1_n6_ccnot1_n2256 (2);
  n2260_o <= gen1_n6_ccnot1_n2256 (1);
  n2261_o <= gen1_n6_ccnot1_n2256 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2262_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2263_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2264_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2266 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2265_o,
    o => gen1_n6_cnot1_o);
  n2269_o <= gen1_n6_cnot1_n2266 (1);
  n2270_o <= gen1_n6_cnot1_n2266 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2271_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2272_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2273_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2274_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2275_o <= n2273_o & n2274_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2276_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2277_o <= n2275_o & n2276_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2278 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2277_o,
    o => gen1_n6_ccnot2_o);
  n2281_o <= gen1_n6_ccnot2_n2278 (2);
  n2282_o <= gen1_n6_ccnot2_n2278 (1);
  n2283_o <= gen1_n6_ccnot2_n2278 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2284_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2285_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2286_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2287_o <= n2285_o & n2286_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2288 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2287_o,
    o => gen1_n6_cnot2_o);
  n2291_o <= gen1_n6_cnot2_n2288 (1);
  n2292_o <= gen1_n6_cnot2_n2288 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2293_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2294_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2731_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2732_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2733_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2295_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2296_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2298_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2300 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2299_o,
    o => gen1_n7_ccnot1_o);
  n2303_o <= gen1_n7_ccnot1_n2300 (2);
  n2304_o <= gen1_n7_ccnot1_n2300 (1);
  n2305_o <= gen1_n7_ccnot1_n2300 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2306_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2307_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2308_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2309_o <= n2307_o & n2308_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2310 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2309_o,
    o => gen1_n7_cnot1_o);
  n2313_o <= gen1_n7_cnot1_n2310 (1);
  n2314_o <= gen1_n7_cnot1_n2310 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2315_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2316_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2317_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2318_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2319_o <= n2317_o & n2318_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2320_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2322 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2321_o,
    o => gen1_n7_ccnot2_o);
  n2325_o <= gen1_n7_ccnot2_n2322 (2);
  n2326_o <= gen1_n7_ccnot2_n2322 (1);
  n2327_o <= gen1_n7_ccnot2_n2322 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2328_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2329_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2330_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2331_o <= n2329_o & n2330_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2332 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2331_o,
    o => gen1_n7_cnot2_o);
  n2335_o <= gen1_n7_cnot2_n2332 (1);
  n2336_o <= gen1_n7_cnot2_n2332 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2337_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2338_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2734_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2735_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2736_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2339_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2340_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2342_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2344 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2343_o,
    o => gen1_n8_ccnot1_o);
  n2347_o <= gen1_n8_ccnot1_n2344 (2);
  n2348_o <= gen1_n8_ccnot1_n2344 (1);
  n2349_o <= gen1_n8_ccnot1_n2344 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2350_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2351_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2352_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2354 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2353_o,
    o => gen1_n8_cnot1_o);
  n2357_o <= gen1_n8_cnot1_n2354 (1);
  n2358_o <= gen1_n8_cnot1_n2354 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2359_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2360_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2361_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2362_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2363_o <= n2361_o & n2362_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2364_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2366 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2365_o,
    o => gen1_n8_ccnot2_o);
  n2369_o <= gen1_n8_ccnot2_n2366 (2);
  n2370_o <= gen1_n8_ccnot2_n2366 (1);
  n2371_o <= gen1_n8_ccnot2_n2366 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2372_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2373_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2374_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2375_o <= n2373_o & n2374_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2376 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2375_o,
    o => gen1_n8_cnot2_o);
  n2379_o <= gen1_n8_cnot2_n2376 (1);
  n2380_o <= gen1_n8_cnot2_n2376 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2381_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2382_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2737_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2738_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2739_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2383_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2384_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2386_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2388 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2387_o,
    o => gen1_n9_ccnot1_o);
  n2391_o <= gen1_n9_ccnot1_n2388 (2);
  n2392_o <= gen1_n9_ccnot1_n2388 (1);
  n2393_o <= gen1_n9_ccnot1_n2388 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2394_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2395_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2396_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2398 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2397_o,
    o => gen1_n9_cnot1_o);
  n2401_o <= gen1_n9_cnot1_n2398 (1);
  n2402_o <= gen1_n9_cnot1_n2398 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2403_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2404_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2405_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2406_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2407_o <= n2405_o & n2406_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2408_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2410 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2409_o,
    o => gen1_n9_ccnot2_o);
  n2413_o <= gen1_n9_ccnot2_n2410 (2);
  n2414_o <= gen1_n9_ccnot2_n2410 (1);
  n2415_o <= gen1_n9_ccnot2_n2410 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2416_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2417_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2418_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2419_o <= n2417_o & n2418_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2420 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2419_o,
    o => gen1_n9_cnot2_o);
  n2423_o <= gen1_n9_cnot2_n2420 (1);
  n2424_o <= gen1_n9_cnot2_n2420 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2425_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2426_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2740_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2741_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2742_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2427_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2428_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2430_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2432 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2431_o,
    o => gen1_n10_ccnot1_o);
  n2435_o <= gen1_n10_ccnot1_n2432 (2);
  n2436_o <= gen1_n10_ccnot1_n2432 (1);
  n2437_o <= gen1_n10_ccnot1_n2432 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2438_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2439_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2440_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2442 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2441_o,
    o => gen1_n10_cnot1_o);
  n2445_o <= gen1_n10_cnot1_n2442 (1);
  n2446_o <= gen1_n10_cnot1_n2442 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2447_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2448_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2449_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2450_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2451_o <= n2449_o & n2450_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2452_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2454 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2453_o,
    o => gen1_n10_ccnot2_o);
  n2457_o <= gen1_n10_ccnot2_n2454 (2);
  n2458_o <= gen1_n10_ccnot2_n2454 (1);
  n2459_o <= gen1_n10_ccnot2_n2454 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2460_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2461_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2462_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2463_o <= n2461_o & n2462_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2464 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2463_o,
    o => gen1_n10_cnot2_o);
  n2467_o <= gen1_n10_cnot2_n2464 (1);
  n2468_o <= gen1_n10_cnot2_n2464 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2469_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2470_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2743_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2744_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2745_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2471_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2472_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2474_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2476 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2475_o,
    o => gen1_n11_ccnot1_o);
  n2479_o <= gen1_n11_ccnot1_n2476 (2);
  n2480_o <= gen1_n11_ccnot1_n2476 (1);
  n2481_o <= gen1_n11_ccnot1_n2476 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2482_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2483_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2484_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2486 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2485_o,
    o => gen1_n11_cnot1_o);
  n2489_o <= gen1_n11_cnot1_n2486 (1);
  n2490_o <= gen1_n11_cnot1_n2486 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2491_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2492_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2493_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2494_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2495_o <= n2493_o & n2494_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2496_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2498 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2497_o,
    o => gen1_n11_ccnot2_o);
  n2501_o <= gen1_n11_ccnot2_n2498 (2);
  n2502_o <= gen1_n11_ccnot2_n2498 (1);
  n2503_o <= gen1_n11_ccnot2_n2498 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2504_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2505_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2506_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2507_o <= n2505_o & n2506_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2508 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2507_o,
    o => gen1_n11_cnot2_o);
  n2511_o <= gen1_n11_cnot2_n2508 (1);
  n2512_o <= gen1_n11_cnot2_n2508 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2513_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2514_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2746_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2747_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2748_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2515_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2516_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2518_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2520 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2519_o,
    o => gen1_n12_ccnot1_o);
  n2523_o <= gen1_n12_ccnot1_n2520 (2);
  n2524_o <= gen1_n12_ccnot1_n2520 (1);
  n2525_o <= gen1_n12_ccnot1_n2520 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2526_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2527_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2528_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2530 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2529_o,
    o => gen1_n12_cnot1_o);
  n2533_o <= gen1_n12_cnot1_n2530 (1);
  n2534_o <= gen1_n12_cnot1_n2530 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2535_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2536_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2537_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2538_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2539_o <= n2537_o & n2538_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2540_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2542 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2541_o,
    o => gen1_n12_ccnot2_o);
  n2545_o <= gen1_n12_ccnot2_n2542 (2);
  n2546_o <= gen1_n12_ccnot2_n2542 (1);
  n2547_o <= gen1_n12_ccnot2_n2542 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2548_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2549_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2550_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2551_o <= n2549_o & n2550_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2552 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2551_o,
    o => gen1_n12_cnot2_o);
  n2555_o <= gen1_n12_cnot2_n2552 (1);
  n2556_o <= gen1_n12_cnot2_n2552 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2557_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2558_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2749_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2750_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2751_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2559_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2560_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2561_o <= n2559_o & n2560_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2562_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2563_o <= n2561_o & n2562_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2564 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2563_o,
    o => gen1_n13_ccnot1_o);
  n2567_o <= gen1_n13_ccnot1_n2564 (2);
  n2568_o <= gen1_n13_ccnot1_n2564 (1);
  n2569_o <= gen1_n13_ccnot1_n2564 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2570_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2571_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2572_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2573_o <= n2571_o & n2572_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2574 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2573_o,
    o => gen1_n13_cnot1_o);
  n2577_o <= gen1_n13_cnot1_n2574 (1);
  n2578_o <= gen1_n13_cnot1_n2574 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2579_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2580_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2581_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2582_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2583_o <= n2581_o & n2582_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2584_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2586 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2585_o,
    o => gen1_n13_ccnot2_o);
  n2589_o <= gen1_n13_ccnot2_n2586 (2);
  n2590_o <= gen1_n13_ccnot2_n2586 (1);
  n2591_o <= gen1_n13_ccnot2_n2586 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2592_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2593_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2594_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2596 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2595_o,
    o => gen1_n13_cnot2_o);
  n2599_o <= gen1_n13_cnot2_n2596 (1);
  n2600_o <= gen1_n13_cnot2_n2596 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2601_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2602_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2752_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2753_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2754_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2603_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2604_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2606_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2607_o <= n2605_o & n2606_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2608 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2607_o,
    o => gen1_n14_ccnot1_o);
  n2611_o <= gen1_n14_ccnot1_n2608 (2);
  n2612_o <= gen1_n14_ccnot1_n2608 (1);
  n2613_o <= gen1_n14_ccnot1_n2608 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2614_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2615_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2616_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2618 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2617_o,
    o => gen1_n14_cnot1_o);
  n2621_o <= gen1_n14_cnot1_n2618 (1);
  n2622_o <= gen1_n14_cnot1_n2618 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2623_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2624_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2625_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2626_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2627_o <= n2625_o & n2626_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2628_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2630 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2629_o,
    o => gen1_n14_ccnot2_o);
  n2633_o <= gen1_n14_ccnot2_n2630 (2);
  n2634_o <= gen1_n14_ccnot2_n2630 (1);
  n2635_o <= gen1_n14_ccnot2_n2630 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2636_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2637_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2638_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2640 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2639_o,
    o => gen1_n14_cnot2_o);
  n2643_o <= gen1_n14_cnot2_n2640 (1);
  n2644_o <= gen1_n14_cnot2_n2640 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2645_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2646_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2755_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2756_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2757_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2647_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2648_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2650_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2651_o <= n2649_o & n2650_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2652 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2651_o,
    o => gen1_n15_ccnot1_o);
  n2655_o <= gen1_n15_ccnot1_n2652 (2);
  n2656_o <= gen1_n15_ccnot1_n2652 (1);
  n2657_o <= gen1_n15_ccnot1_n2652 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2658_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2659_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2660_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2662 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2661_o,
    o => gen1_n15_cnot1_o);
  n2665_o <= gen1_n15_cnot1_n2662 (1);
  n2666_o <= gen1_n15_cnot1_n2662 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2667_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2668_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2669_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2670_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2672_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2674 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2673_o,
    o => gen1_n15_ccnot2_o);
  n2677_o <= gen1_n15_ccnot2_n2674 (2);
  n2678_o <= gen1_n15_ccnot2_n2674 (1);
  n2679_o <= gen1_n15_ccnot2_n2674 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2680_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2681_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2682_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2683_o <= n2681_o & n2682_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2684 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2683_o,
    o => gen1_n15_cnot2_o);
  n2687_o <= gen1_n15_cnot2_n2684 (1);
  n2688_o <= gen1_n15_cnot2_n2684 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2689_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2690_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2691_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2692_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2694 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2693_o,
    o => cnoteb_o);
  n2697_o <= cnoteb_n2694 (1);
  n2698_o <= cnoteb_n2694 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2699_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2700_o <= n2699_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2701 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2700_o,
    o => cnotea_o);
  n2704_o <= cnotea_n2701 (1);
  n2705_o <= cnotea_n2701 (0);
  n2706_o <= n2704_o & a_s;
  n2707_o <= n2697_o & b_s;
  n2708_o <= n2705_o & s_s;
  n2709_o <= n2687_o & n2643_o & n2599_o & n2555_o & n2511_o & n2467_o & n2423_o & n2379_o & n2335_o & n2291_o & n2247_o & n2203_o & n2159_o & n2115_o & n2071_o & n2028_o;
  n2710_o <= n2689_o & n2645_o & n2601_o & n2557_o & n2513_o & n2469_o & n2425_o & n2381_o & n2337_o & n2293_o & n2249_o & n2205_o & n2161_o & n2117_o & n2073_o & n2029_o;
  n2711_o <= n2688_o & n2644_o & n2600_o & n2556_o & n2512_o & n2468_o & n2424_o & n2380_o & n2336_o & n2292_o & n2248_o & n2204_o & n2160_o & n2116_o & n2072_o & n2021_o;
  n2712_o <= n2690_o & n2646_o & n2602_o & n2558_o & n2514_o & n2470_o & n2426_o & n2382_o & n2338_o & n2294_o & n2250_o & n2206_o & n2162_o & n2118_o & n2074_o & n2030_o;
  n2713_o <= n2041_o & n2040_o & n2039_o & n2042_o;
  n2714_o <= n2052_o & n2050_o & n2049_o & n2051_o;
  n2715_o <= n2063_o & n2062_o & n2064_o & n2061_o;
  n2716_o <= n2085_o & n2084_o & n2083_o & n2086_o;
  n2717_o <= n2096_o & n2094_o & n2093_o & n2095_o;
  n2718_o <= n2107_o & n2106_o & n2108_o & n2105_o;
  n2719_o <= n2129_o & n2128_o & n2127_o & n2130_o;
  n2720_o <= n2140_o & n2138_o & n2137_o & n2139_o;
  n2721_o <= n2151_o & n2150_o & n2152_o & n2149_o;
  n2722_o <= n2173_o & n2172_o & n2171_o & n2174_o;
  n2723_o <= n2184_o & n2182_o & n2181_o & n2183_o;
  n2724_o <= n2195_o & n2194_o & n2196_o & n2193_o;
  n2725_o <= n2217_o & n2216_o & n2215_o & n2218_o;
  n2726_o <= n2228_o & n2226_o & n2225_o & n2227_o;
  n2727_o <= n2239_o & n2238_o & n2240_o & n2237_o;
  n2728_o <= n2261_o & n2260_o & n2259_o & n2262_o;
  n2729_o <= n2272_o & n2270_o & n2269_o & n2271_o;
  n2730_o <= n2283_o & n2282_o & n2284_o & n2281_o;
  n2731_o <= n2305_o & n2304_o & n2303_o & n2306_o;
  n2732_o <= n2316_o & n2314_o & n2313_o & n2315_o;
  n2733_o <= n2327_o & n2326_o & n2328_o & n2325_o;
  n2734_o <= n2349_o & n2348_o & n2347_o & n2350_o;
  n2735_o <= n2360_o & n2358_o & n2357_o & n2359_o;
  n2736_o <= n2371_o & n2370_o & n2372_o & n2369_o;
  n2737_o <= n2393_o & n2392_o & n2391_o & n2394_o;
  n2738_o <= n2404_o & n2402_o & n2401_o & n2403_o;
  n2739_o <= n2415_o & n2414_o & n2416_o & n2413_o;
  n2740_o <= n2437_o & n2436_o & n2435_o & n2438_o;
  n2741_o <= n2448_o & n2446_o & n2445_o & n2447_o;
  n2742_o <= n2459_o & n2458_o & n2460_o & n2457_o;
  n2743_o <= n2481_o & n2480_o & n2479_o & n2482_o;
  n2744_o <= n2492_o & n2490_o & n2489_o & n2491_o;
  n2745_o <= n2503_o & n2502_o & n2504_o & n2501_o;
  n2746_o <= n2525_o & n2524_o & n2523_o & n2526_o;
  n2747_o <= n2536_o & n2534_o & n2533_o & n2535_o;
  n2748_o <= n2547_o & n2546_o & n2548_o & n2545_o;
  n2749_o <= n2569_o & n2568_o & n2567_o & n2570_o;
  n2750_o <= n2580_o & n2578_o & n2577_o & n2579_o;
  n2751_o <= n2591_o & n2590_o & n2592_o & n2589_o;
  n2752_o <= n2613_o & n2612_o & n2611_o & n2614_o;
  n2753_o <= n2624_o & n2622_o & n2621_o & n2623_o;
  n2754_o <= n2635_o & n2634_o & n2636_o & n2633_o;
  n2755_o <= n2657_o & n2656_o & n2655_o & n2658_o;
  n2756_o <= n2668_o & n2666_o & n2665_o & n2667_o;
  n2757_o <= n2679_o & n2678_o & n2680_o & n2677_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_12 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_12;

architecture rtl of cordic_stage_16_12 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1899_o : std_logic_vector (16 downto 0);
  signal add1_n1900 : std_logic_vector (16 downto 0);
  signal add1_n1901 : std_logic_vector (16 downto 0);
  signal add1_n1902 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1909_o : std_logic;
  signal addsub_n1910 : std_logic;
  signal addsub_n1911 : std_logic_vector (16 downto 0);
  signal addsub_n1912 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1919_o : std_logic;
  signal cnotr1_n1920 : std_logic;
  signal cnotr1_n1921 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1926_o : std_logic;
  signal cnotr2_n1927 : std_logic;
  signal cnotr2_n1928 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1933_o : std_logic;
  signal n1934_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1935 : std_logic;
  signal gen0_cnotr3_n1936 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1941_o : std_logic_vector (3 downto 0);
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1944 : std_logic;
  signal gen0_cnotr4_n1945 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1950_o : std_logic_vector (3 downto 0);
  signal n1951_o : std_logic_vector (11 downto 0);
  signal n1952_o : std_logic_vector (15 downto 0);
  signal n1953_o : std_logic;
  signal gen0_cnotr5_n1954 : std_logic;
  signal gen0_cnotr5_n1955 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1960_o : std_logic_vector (3 downto 0);
  signal n1961_o : std_logic_vector (11 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (13 downto 0);
  signal n1964_o : std_logic_vector (14 downto 0);
  signal add2_n1965 : std_logic_vector (14 downto 0);
  signal add2_n1966 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal cnotr6_n1976 : std_logic;
  signal cnotr6_n1977 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1984 : std_logic;
  signal cnotr7_n1985 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1990_o : std_logic;
  signal alut1_n1991 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1994 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1997_o : std_logic_vector (29 downto 0);
  signal n1998_o : std_logic_vector (14 downto 0);
  signal n1999_o : std_logic_vector (16 downto 0);
  signal n2000_o : std_logic_vector (16 downto 0);
  signal n2001_o : std_logic_vector (16 downto 0);
  signal n2002_o : std_logic_vector (5 downto 0);
begin
  g <= n1997_o;
  a_out <= add2_n1966;
  c_out <= n1998_o;
  x_out <= add1_n1902;
  y_out <= addsub_n1912;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1900; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1999_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n2000_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1921; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1901; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1928; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n2001_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n2002_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1991; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1977; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1965; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1994; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1945; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1964_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1899_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1900 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1901 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1902 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1899_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1909_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1910 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1911 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1912 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1909_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1919_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1920 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1921 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1919_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1926_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1927 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1928 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1926_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1933_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1934_o <= w (29 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1935 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1936 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1933_o,
    i => n1934_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1941_o <= y (15 downto 12);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1942_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1943_o <= y_4 (16 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1944 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1945 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1942_o,
    i => n1943_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1950_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1951_o <= y (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1953_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1954 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1955 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1953_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1960_o <= x_1 (15 downto 12);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1961_o <= x_1 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1962_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1963_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1964_o <= n1962_o & n1963_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1965 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1966 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1971_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1972_o <= not n1971_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1973_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1974_o <= not n1973_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1975_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1976 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1977 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1975_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1982_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1983_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1984 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1985 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1982_o,
    i => n1983_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1990_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1991 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1994 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_12 port map (
    i => c_3,
    o => alut2_o);
  n1997_o <= n1961_o & addsub_n1911 & cnotr7_n1984;
  n1998_o <= cnotr7_n1985 & n1990_o;
  n1999_o <= gen0_cnotr5_n1955 & gen0_cnotr5_n1954 & n1960_o;
  n2000_o <= gen0_cnotr3_n1936 & gen0_cnotr3_n1935 & n1941_o;
  n2001_o <= gen0_cnotr4_n1944 & n1952_o;
  n2002_o <= n1974_o & addsub_n1910 & cnotr6_n1976 & n1972_o & cnotr2_n1927 & cnotr1_n1920;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_11 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_11;

architecture rtl of cordic_stage_16_11 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1789_o : std_logic_vector (16 downto 0);
  signal add1_n1790 : std_logic_vector (16 downto 0);
  signal add1_n1791 : std_logic_vector (16 downto 0);
  signal add1_n1792 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1799_o : std_logic;
  signal addsub_n1800 : std_logic;
  signal addsub_n1801 : std_logic_vector (16 downto 0);
  signal addsub_n1802 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1809_o : std_logic;
  signal cnotr1_n1810 : std_logic;
  signal cnotr1_n1811 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1816_o : std_logic;
  signal cnotr2_n1817 : std_logic;
  signal cnotr2_n1818 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1825 : std_logic;
  signal gen0_cnotr3_n1826 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1831_o : std_logic_vector (4 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1834 : std_logic;
  signal gen0_cnotr4_n1835 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1840_o : std_logic_vector (4 downto 0);
  signal n1841_o : std_logic_vector (10 downto 0);
  signal n1842_o : std_logic_vector (15 downto 0);
  signal n1843_o : std_logic;
  signal gen0_cnotr5_n1844 : std_logic;
  signal gen0_cnotr5_n1845 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1850_o : std_logic_vector (4 downto 0);
  signal n1851_o : std_logic_vector (10 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (13 downto 0);
  signal n1854_o : std_logic_vector (14 downto 0);
  signal add2_n1855 : std_logic_vector (14 downto 0);
  signal add2_n1856 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal cnotr6_n1866 : std_logic;
  signal cnotr6_n1867 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1874 : std_logic;
  signal cnotr7_n1875 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1880_o : std_logic;
  signal alut1_n1881 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1884 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1887_o : std_logic_vector (28 downto 0);
  signal n1888_o : std_logic_vector (14 downto 0);
  signal n1889_o : std_logic_vector (16 downto 0);
  signal n1890_o : std_logic_vector (16 downto 0);
  signal n1891_o : std_logic_vector (16 downto 0);
  signal n1892_o : std_logic_vector (5 downto 0);
begin
  g <= n1887_o;
  a_out <= add2_n1856;
  c_out <= n1888_o;
  x_out <= add1_n1792;
  y_out <= addsub_n1802;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1790; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1889_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1890_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1811; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1791; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1818; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1891_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1892_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1881; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1867; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1855; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1884; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1835; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1854_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1789_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1790 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1791 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1792 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1789_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1799_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1800 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1801 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1802 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1799_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1809_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1810 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1811 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1809_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1816_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1817 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1818 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1816_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1823_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1824_o <= w (28 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1825 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1826 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1823_o,
    i => n1824_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1831_o <= y (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1832_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1833_o <= y_4 (16 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1834 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1835 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1832_o,
    i => n1833_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1840_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1841_o <= y (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1843_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1844 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1845 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1843_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1850_o <= x_1 (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1851_o <= x_1 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1852_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1853_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1854_o <= n1852_o & n1853_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1855 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1856 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1861_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1862_o <= not n1861_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1863_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1864_o <= not n1863_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1865_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1866 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1867 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1865_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1872_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1873_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1874 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1875 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1872_o,
    i => n1873_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1880_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1881 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1884 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_11 port map (
    i => c_3,
    o => alut2_o);
  n1887_o <= n1851_o & addsub_n1801 & cnotr7_n1874;
  n1888_o <= cnotr7_n1875 & n1880_o;
  n1889_o <= gen0_cnotr5_n1845 & gen0_cnotr5_n1844 & n1850_o;
  n1890_o <= gen0_cnotr3_n1826 & gen0_cnotr3_n1825 & n1831_o;
  n1891_o <= gen0_cnotr4_n1834 & n1842_o;
  n1892_o <= n1864_o & addsub_n1800 & cnotr6_n1866 & n1862_o & cnotr2_n1817 & cnotr1_n1810;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_10 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_10;

architecture rtl of cordic_stage_16_10 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1679_o : std_logic_vector (16 downto 0);
  signal add1_n1680 : std_logic_vector (16 downto 0);
  signal add1_n1681 : std_logic_vector (16 downto 0);
  signal add1_n1682 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1689_o : std_logic;
  signal addsub_n1690 : std_logic;
  signal addsub_n1691 : std_logic_vector (16 downto 0);
  signal addsub_n1692 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1699_o : std_logic;
  signal cnotr1_n1700 : std_logic;
  signal cnotr1_n1701 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1706_o : std_logic;
  signal cnotr2_n1707 : std_logic;
  signal cnotr2_n1708 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1713_o : std_logic;
  signal n1714_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1715 : std_logic;
  signal gen0_cnotr3_n1716 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1721_o : std_logic_vector (5 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1724 : std_logic;
  signal gen0_cnotr4_n1725 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1730_o : std_logic_vector (5 downto 0);
  signal n1731_o : std_logic_vector (9 downto 0);
  signal n1732_o : std_logic_vector (15 downto 0);
  signal n1733_o : std_logic;
  signal gen0_cnotr5_n1734 : std_logic;
  signal gen0_cnotr5_n1735 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1740_o : std_logic_vector (5 downto 0);
  signal n1741_o : std_logic_vector (9 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (13 downto 0);
  signal n1744_o : std_logic_vector (14 downto 0);
  signal add2_n1745 : std_logic_vector (14 downto 0);
  signal add2_n1746 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal cnotr6_n1756 : std_logic;
  signal cnotr6_n1757 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1764 : std_logic;
  signal cnotr7_n1765 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1770_o : std_logic;
  signal alut1_n1771 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1774 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1777_o : std_logic_vector (27 downto 0);
  signal n1778_o : std_logic_vector (14 downto 0);
  signal n1779_o : std_logic_vector (16 downto 0);
  signal n1780_o : std_logic_vector (16 downto 0);
  signal n1781_o : std_logic_vector (16 downto 0);
  signal n1782_o : std_logic_vector (5 downto 0);
begin
  g <= n1777_o;
  a_out <= add2_n1746;
  c_out <= n1778_o;
  x_out <= add1_n1682;
  y_out <= addsub_n1692;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1680; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1779_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1780_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1701; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1681; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1708; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1781_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1782_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1771; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1757; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1745; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1774; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1725; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1744_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1679_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1680 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1681 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1682 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1679_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1689_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1690 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1691 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1692 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1689_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1699_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1700 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1701 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1699_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1706_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1707 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1708 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1706_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1713_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1714_o <= w (27 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1715 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1716 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1713_o,
    i => n1714_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1721_o <= y (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1722_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1723_o <= y_4 (16 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1724 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1725 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1722_o,
    i => n1723_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1730_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1731_o <= y (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1733_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1734 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1735 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1733_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1740_o <= x_1 (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1741_o <= x_1 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1742_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1743_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1744_o <= n1742_o & n1743_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1745 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1746 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1751_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1752_o <= not n1751_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1753_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1754_o <= not n1753_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1755_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1756 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1757 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1755_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1762_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1763_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1764 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1765 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1762_o,
    i => n1763_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1770_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1771 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1774 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_10 port map (
    i => c_3,
    o => alut2_o);
  n1777_o <= n1741_o & addsub_n1691 & cnotr7_n1764;
  n1778_o <= cnotr7_n1765 & n1770_o;
  n1779_o <= gen0_cnotr5_n1735 & gen0_cnotr5_n1734 & n1740_o;
  n1780_o <= gen0_cnotr3_n1716 & gen0_cnotr3_n1715 & n1721_o;
  n1781_o <= gen0_cnotr4_n1724 & n1732_o;
  n1782_o <= n1754_o & addsub_n1690 & cnotr6_n1756 & n1752_o & cnotr2_n1707 & cnotr1_n1700;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_9 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_9;

architecture rtl of cordic_stage_16_9 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1569_o : std_logic_vector (16 downto 0);
  signal add1_n1570 : std_logic_vector (16 downto 0);
  signal add1_n1571 : std_logic_vector (16 downto 0);
  signal add1_n1572 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1579_o : std_logic;
  signal addsub_n1580 : std_logic;
  signal addsub_n1581 : std_logic_vector (16 downto 0);
  signal addsub_n1582 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1589_o : std_logic;
  signal cnotr1_n1590 : std_logic;
  signal cnotr1_n1591 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1596_o : std_logic;
  signal cnotr2_n1597 : std_logic;
  signal cnotr2_n1598 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1603_o : std_logic;
  signal n1604_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1605 : std_logic;
  signal gen0_cnotr3_n1606 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1611_o : std_logic_vector (6 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1614 : std_logic;
  signal gen0_cnotr4_n1615 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1620_o : std_logic_vector (6 downto 0);
  signal n1621_o : std_logic_vector (8 downto 0);
  signal n1622_o : std_logic_vector (15 downto 0);
  signal n1623_o : std_logic;
  signal gen0_cnotr5_n1624 : std_logic;
  signal gen0_cnotr5_n1625 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1630_o : std_logic_vector (6 downto 0);
  signal n1631_o : std_logic_vector (8 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (13 downto 0);
  signal n1634_o : std_logic_vector (14 downto 0);
  signal add2_n1635 : std_logic_vector (14 downto 0);
  signal add2_n1636 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal cnotr6_n1646 : std_logic;
  signal cnotr6_n1647 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1652_o : std_logic;
  signal n1653_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1654 : std_logic;
  signal cnotr7_n1655 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1660_o : std_logic;
  signal alut1_n1661 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1664 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1667_o : std_logic_vector (26 downto 0);
  signal n1668_o : std_logic_vector (14 downto 0);
  signal n1669_o : std_logic_vector (16 downto 0);
  signal n1670_o : std_logic_vector (16 downto 0);
  signal n1671_o : std_logic_vector (16 downto 0);
  signal n1672_o : std_logic_vector (5 downto 0);
begin
  g <= n1667_o;
  a_out <= add2_n1636;
  c_out <= n1668_o;
  x_out <= add1_n1572;
  y_out <= addsub_n1582;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1570; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1669_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1670_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1598; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1671_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1672_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1661; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1647; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1635; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1664; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1615; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1634_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1569_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1570 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1571 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1572 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1569_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1579_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1580 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1581 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1582 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1579_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1589_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1590 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1591 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1589_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1596_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1597 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1598 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1596_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1603_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1604_o <= w (26 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1605 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1606 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1603_o,
    i => n1604_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1611_o <= y (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1612_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1613_o <= y_4 (16 downto 8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1614 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1615 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1612_o,
    i => n1613_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1620_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1621_o <= y (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1622_o <= n1620_o & n1621_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1623_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1624 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1625 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1623_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1630_o <= x_1 (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1631_o <= x_1 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1632_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1633_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1635 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1636 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1641_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1642_o <= not n1641_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1643_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1644_o <= not n1643_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1645_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1646 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1647 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1645_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1652_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1653_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1654 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1655 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1652_o,
    i => n1653_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1660_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1661 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1664 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_9 port map (
    i => c_3,
    o => alut2_o);
  n1667_o <= n1631_o & addsub_n1581 & cnotr7_n1654;
  n1668_o <= cnotr7_n1655 & n1660_o;
  n1669_o <= gen0_cnotr5_n1625 & gen0_cnotr5_n1624 & n1630_o;
  n1670_o <= gen0_cnotr3_n1606 & gen0_cnotr3_n1605 & n1611_o;
  n1671_o <= gen0_cnotr4_n1614 & n1622_o;
  n1672_o <= n1644_o & addsub_n1580 & cnotr6_n1646 & n1642_o & cnotr2_n1597 & cnotr1_n1590;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1459_o : std_logic_vector (16 downto 0);
  signal add1_n1460 : std_logic_vector (16 downto 0);
  signal add1_n1461 : std_logic_vector (16 downto 0);
  signal add1_n1462 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1469_o : std_logic;
  signal addsub_n1470 : std_logic;
  signal addsub_n1471 : std_logic_vector (16 downto 0);
  signal addsub_n1472 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1479_o : std_logic;
  signal cnotr1_n1480 : std_logic;
  signal cnotr1_n1481 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1486_o : std_logic;
  signal cnotr2_n1487 : std_logic;
  signal cnotr2_n1488 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1495 : std_logic;
  signal gen0_cnotr3_n1496 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1501_o : std_logic_vector (7 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1504 : std_logic;
  signal gen0_cnotr4_n1505 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1510_o : std_logic_vector (7 downto 0);
  signal n1511_o : std_logic_vector (7 downto 0);
  signal n1512_o : std_logic_vector (15 downto 0);
  signal n1513_o : std_logic;
  signal gen0_cnotr5_n1514 : std_logic;
  signal gen0_cnotr5_n1515 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1520_o : std_logic_vector (7 downto 0);
  signal n1521_o : std_logic_vector (7 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (13 downto 0);
  signal n1524_o : std_logic_vector (14 downto 0);
  signal add2_n1525 : std_logic_vector (14 downto 0);
  signal add2_n1526 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal cnotr6_n1536 : std_logic;
  signal cnotr6_n1537 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1544 : std_logic;
  signal cnotr7_n1545 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1550_o : std_logic;
  signal alut1_n1551 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1554 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1557_o : std_logic_vector (25 downto 0);
  signal n1558_o : std_logic_vector (14 downto 0);
  signal n1559_o : std_logic_vector (16 downto 0);
  signal n1560_o : std_logic_vector (16 downto 0);
  signal n1561_o : std_logic_vector (16 downto 0);
  signal n1562_o : std_logic_vector (5 downto 0);
begin
  g <= n1557_o;
  a_out <= add2_n1526;
  c_out <= n1558_o;
  x_out <= add1_n1462;
  y_out <= addsub_n1472;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1460; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1559_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1560_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1461; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1488; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1561_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1562_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1537; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1525; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1554; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1505; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1524_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1459_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1460 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1461 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1462 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1459_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1469_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1470 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1471 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1472 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1469_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1479_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1480 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1481 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1479_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1486_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1487 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1488 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1486_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1493_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1494_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1495 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1496 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1493_o,
    i => n1494_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1501_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1502_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1503_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1504 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1505 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1502_o,
    i => n1503_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1510_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1511_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1512_o <= n1510_o & n1511_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1513_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1514 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1515 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1513_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1520_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1521_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1522_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1523_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1525 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1526 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1531_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1532_o <= not n1531_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1533_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1534_o <= not n1533_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1535_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1536 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1537 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1535_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1542_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1543_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1544 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1545 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1542_o,
    i => n1543_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1550_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1551 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1554 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1557_o <= n1521_o & addsub_n1471 & cnotr7_n1544;
  n1558_o <= cnotr7_n1545 & n1550_o;
  n1559_o <= gen0_cnotr5_n1515 & gen0_cnotr5_n1514 & n1520_o;
  n1560_o <= gen0_cnotr3_n1496 & gen0_cnotr3_n1495 & n1501_o;
  n1561_o <= gen0_cnotr4_n1504 & n1512_o;
  n1562_o <= n1534_o & addsub_n1470 & cnotr6_n1536 & n1532_o & cnotr2_n1487 & cnotr1_n1480;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1349_o : std_logic_vector (16 downto 0);
  signal add1_n1350 : std_logic_vector (16 downto 0);
  signal add1_n1351 : std_logic_vector (16 downto 0);
  signal add1_n1352 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1359_o : std_logic;
  signal addsub_n1360 : std_logic;
  signal addsub_n1361 : std_logic_vector (16 downto 0);
  signal addsub_n1362 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1369_o : std_logic;
  signal cnotr1_n1370 : std_logic;
  signal cnotr1_n1371 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1376_o : std_logic;
  signal cnotr2_n1377 : std_logic;
  signal cnotr2_n1378 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1385 : std_logic;
  signal gen0_cnotr3_n1386 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1391_o : std_logic_vector (8 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1394 : std_logic;
  signal gen0_cnotr4_n1395 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1400_o : std_logic_vector (8 downto 0);
  signal n1401_o : std_logic_vector (6 downto 0);
  signal n1402_o : std_logic_vector (15 downto 0);
  signal n1403_o : std_logic;
  signal gen0_cnotr5_n1404 : std_logic;
  signal gen0_cnotr5_n1405 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1410_o : std_logic_vector (8 downto 0);
  signal n1411_o : std_logic_vector (6 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (13 downto 0);
  signal n1414_o : std_logic_vector (14 downto 0);
  signal add2_n1415 : std_logic_vector (14 downto 0);
  signal add2_n1416 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal cnotr6_n1426 : std_logic;
  signal cnotr6_n1427 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1434 : std_logic;
  signal cnotr7_n1435 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1440_o : std_logic;
  signal alut1_n1441 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1444 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1447_o : std_logic_vector (24 downto 0);
  signal n1448_o : std_logic_vector (14 downto 0);
  signal n1449_o : std_logic_vector (16 downto 0);
  signal n1450_o : std_logic_vector (16 downto 0);
  signal n1451_o : std_logic_vector (16 downto 0);
  signal n1452_o : std_logic_vector (5 downto 0);
begin
  g <= n1447_o;
  a_out <= add2_n1416;
  c_out <= n1448_o;
  x_out <= add1_n1352;
  y_out <= addsub_n1362;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1350; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1449_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1450_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1371; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1378; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1451_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1452_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1441; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1427; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1415; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1444; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1395; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1414_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1349_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1350 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1351 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1352 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1349_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1359_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1360 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1361 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1362 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1359_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1369_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1370 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1371 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1369_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1376_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1377 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1378 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1376_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1383_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1384_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1385 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1386 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1383_o,
    i => n1384_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1391_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1392_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1393_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1394 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1395 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1392_o,
    i => n1393_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1400_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1401_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1403_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1404 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1405 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1403_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1410_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1411_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1412_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1413_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1414_o <= n1412_o & n1413_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1415 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1416 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1421_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1422_o <= not n1421_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1423_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1424_o <= not n1423_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1425_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1426 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1427 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1425_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1432_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1433_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1434 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1435 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1432_o,
    i => n1433_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1440_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1441 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1444 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1447_o <= n1411_o & addsub_n1361 & cnotr7_n1434;
  n1448_o <= cnotr7_n1435 & n1440_o;
  n1449_o <= gen0_cnotr5_n1405 & gen0_cnotr5_n1404 & n1410_o;
  n1450_o <= gen0_cnotr3_n1386 & gen0_cnotr3_n1385 & n1391_o;
  n1451_o <= gen0_cnotr4_n1394 & n1402_o;
  n1452_o <= n1424_o & addsub_n1360 & cnotr6_n1426 & n1422_o & cnotr2_n1377 & cnotr1_n1370;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1239_o : std_logic_vector (16 downto 0);
  signal add1_n1240 : std_logic_vector (16 downto 0);
  signal add1_n1241 : std_logic_vector (16 downto 0);
  signal add1_n1242 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1249_o : std_logic;
  signal addsub_n1250 : std_logic;
  signal addsub_n1251 : std_logic_vector (16 downto 0);
  signal addsub_n1252 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1259_o : std_logic;
  signal cnotr1_n1260 : std_logic;
  signal cnotr1_n1261 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1266_o : std_logic;
  signal cnotr2_n1267 : std_logic;
  signal cnotr2_n1268 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1275 : std_logic;
  signal gen0_cnotr3_n1276 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1281_o : std_logic_vector (9 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1284 : std_logic;
  signal gen0_cnotr4_n1285 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1290_o : std_logic_vector (9 downto 0);
  signal n1291_o : std_logic_vector (5 downto 0);
  signal n1292_o : std_logic_vector (15 downto 0);
  signal n1293_o : std_logic;
  signal gen0_cnotr5_n1294 : std_logic;
  signal gen0_cnotr5_n1295 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1300_o : std_logic_vector (9 downto 0);
  signal n1301_o : std_logic_vector (5 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (13 downto 0);
  signal n1304_o : std_logic_vector (14 downto 0);
  signal add2_n1305 : std_logic_vector (14 downto 0);
  signal add2_n1306 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal cnotr6_n1316 : std_logic;
  signal cnotr6_n1317 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1324 : std_logic;
  signal cnotr7_n1325 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1330_o : std_logic;
  signal alut1_n1331 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1334 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1337_o : std_logic_vector (23 downto 0);
  signal n1338_o : std_logic_vector (14 downto 0);
  signal n1339_o : std_logic_vector (16 downto 0);
  signal n1340_o : std_logic_vector (16 downto 0);
  signal n1341_o : std_logic_vector (16 downto 0);
  signal n1342_o : std_logic_vector (5 downto 0);
begin
  g <= n1337_o;
  a_out <= add2_n1306;
  c_out <= n1338_o;
  x_out <= add1_n1242;
  y_out <= addsub_n1252;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1240; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1339_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1340_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1261; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1241; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1268; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1341_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1342_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1317; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1305; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1334; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1285; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1304_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1239_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1240 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1241 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1242 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1239_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1249_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1250 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1251 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1252 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1249_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1259_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1260 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1261 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1259_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1266_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1267 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1268 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1266_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1273_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1274_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1275 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1276 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1273_o,
    i => n1274_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1281_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1282_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1283_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1284 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1285 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1282_o,
    i => n1283_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1290_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1291_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1293_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1294 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1295 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1293_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1300_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1301_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1302_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1303_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1304_o <= n1302_o & n1303_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1305 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1306 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1311_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1312_o <= not n1311_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1313_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1314_o <= not n1313_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1315_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1316 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1317 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1315_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1322_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1323_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1324 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1325 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1322_o,
    i => n1323_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1330_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1331 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1334 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1337_o <= n1301_o & addsub_n1251 & cnotr7_n1324;
  n1338_o <= cnotr7_n1325 & n1330_o;
  n1339_o <= gen0_cnotr5_n1295 & gen0_cnotr5_n1294 & n1300_o;
  n1340_o <= gen0_cnotr3_n1276 & gen0_cnotr3_n1275 & n1281_o;
  n1341_o <= gen0_cnotr4_n1284 & n1292_o;
  n1342_o <= n1314_o & addsub_n1250 & cnotr6_n1316 & n1312_o & cnotr2_n1267 & cnotr1_n1260;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1129_o : std_logic_vector (16 downto 0);
  signal add1_n1130 : std_logic_vector (16 downto 0);
  signal add1_n1131 : std_logic_vector (16 downto 0);
  signal add1_n1132 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1139_o : std_logic;
  signal addsub_n1140 : std_logic;
  signal addsub_n1141 : std_logic_vector (16 downto 0);
  signal addsub_n1142 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1149_o : std_logic;
  signal cnotr1_n1150 : std_logic;
  signal cnotr1_n1151 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1156_o : std_logic;
  signal cnotr2_n1157 : std_logic;
  signal cnotr2_n1158 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1165 : std_logic;
  signal gen0_cnotr3_n1166 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1171_o : std_logic_vector (10 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1174 : std_logic;
  signal gen0_cnotr4_n1175 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1180_o : std_logic_vector (10 downto 0);
  signal n1181_o : std_logic_vector (4 downto 0);
  signal n1182_o : std_logic_vector (15 downto 0);
  signal n1183_o : std_logic;
  signal gen0_cnotr5_n1184 : std_logic;
  signal gen0_cnotr5_n1185 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1190_o : std_logic_vector (10 downto 0);
  signal n1191_o : std_logic_vector (4 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (13 downto 0);
  signal n1194_o : std_logic_vector (14 downto 0);
  signal add2_n1195 : std_logic_vector (14 downto 0);
  signal add2_n1196 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal cnotr6_n1206 : std_logic;
  signal cnotr6_n1207 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1214 : std_logic;
  signal cnotr7_n1215 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1220_o : std_logic;
  signal alut1_n1221 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1224 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1227_o : std_logic_vector (22 downto 0);
  signal n1228_o : std_logic_vector (14 downto 0);
  signal n1229_o : std_logic_vector (16 downto 0);
  signal n1230_o : std_logic_vector (16 downto 0);
  signal n1231_o : std_logic_vector (16 downto 0);
  signal n1232_o : std_logic_vector (5 downto 0);
begin
  g <= n1227_o;
  a_out <= add2_n1196;
  c_out <= n1228_o;
  x_out <= add1_n1132;
  y_out <= addsub_n1142;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1130; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1229_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1230_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1151; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1131; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1158; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1231_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1232_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1221; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1207; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1195; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1224; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1175; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1194_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1129_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1130 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1131 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1132 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1129_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1139_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1140 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1141 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1142 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1139_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1149_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1150 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1151 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1149_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1156_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1157 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1158 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1156_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1163_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1164_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1165 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1166 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1163_o,
    i => n1164_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1171_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1172_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1173_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1174 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1175 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1172_o,
    i => n1173_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1180_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1181_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1183_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1184 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1185 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1183_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1190_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1191_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1192_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1193_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1194_o <= n1192_o & n1193_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1195 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1196 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1201_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1202_o <= not n1201_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1203_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1204_o <= not n1203_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1205_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1206 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1207 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1205_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1212_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1213_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1214 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1215 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1212_o,
    i => n1213_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1220_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1221 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1224 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1227_o <= n1191_o & addsub_n1141 & cnotr7_n1214;
  n1228_o <= cnotr7_n1215 & n1220_o;
  n1229_o <= gen0_cnotr5_n1185 & gen0_cnotr5_n1184 & n1190_o;
  n1230_o <= gen0_cnotr3_n1166 & gen0_cnotr3_n1165 & n1171_o;
  n1231_o <= gen0_cnotr4_n1174 & n1182_o;
  n1232_o <= n1204_o & addsub_n1140 & cnotr6_n1206 & n1202_o & cnotr2_n1157 & cnotr1_n1150;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1019_o : std_logic_vector (16 downto 0);
  signal add1_n1020 : std_logic_vector (16 downto 0);
  signal add1_n1021 : std_logic_vector (16 downto 0);
  signal add1_n1022 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1029_o : std_logic;
  signal addsub_n1030 : std_logic;
  signal addsub_n1031 : std_logic_vector (16 downto 0);
  signal addsub_n1032 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1039_o : std_logic;
  signal cnotr1_n1040 : std_logic;
  signal cnotr1_n1041 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1046_o : std_logic;
  signal cnotr2_n1047 : std_logic;
  signal cnotr2_n1048 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n1055 : std_logic;
  signal gen0_cnotr3_n1056 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n1061_o : std_logic_vector (11 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n1064 : std_logic;
  signal gen0_cnotr4_n1065 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n1070_o : std_logic_vector (11 downto 0);
  signal n1071_o : std_logic_vector (3 downto 0);
  signal n1072_o : std_logic_vector (15 downto 0);
  signal n1073_o : std_logic;
  signal gen0_cnotr5_n1074 : std_logic;
  signal gen0_cnotr5_n1075 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1080_o : std_logic_vector (11 downto 0);
  signal n1081_o : std_logic_vector (3 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (13 downto 0);
  signal n1084_o : std_logic_vector (14 downto 0);
  signal add2_n1085 : std_logic_vector (14 downto 0);
  signal add2_n1086 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal cnotr6_n1096 : std_logic;
  signal cnotr6_n1097 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1104 : std_logic;
  signal cnotr7_n1105 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1110_o : std_logic;
  signal alut1_n1111 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1114 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1117_o : std_logic_vector (21 downto 0);
  signal n1118_o : std_logic_vector (14 downto 0);
  signal n1119_o : std_logic_vector (16 downto 0);
  signal n1120_o : std_logic_vector (16 downto 0);
  signal n1121_o : std_logic_vector (16 downto 0);
  signal n1122_o : std_logic_vector (5 downto 0);
begin
  g <= n1117_o;
  a_out <= add2_n1086;
  c_out <= n1118_o;
  x_out <= add1_n1022;
  y_out <= addsub_n1032;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1020; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1119_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1120_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1041; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1021; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1048; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1121_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1122_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1111; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1097; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1085; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1114; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1065; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1084_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1019_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1020 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1021 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1022 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1019_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1029_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1030 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1031 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1032 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1029_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1039_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1040 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1041 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1039_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1046_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1047 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1048 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1046_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1053_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1054_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1055 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1056 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n1053_o,
    i => n1054_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1061_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1062_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1063_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1064 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1065 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n1062_o,
    i => n1063_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1070_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1071_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1072_o <= n1070_o & n1071_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1073_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1074 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1075 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n1073_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1080_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1081_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1082_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1083_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1084_o <= n1082_o & n1083_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1085 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1086 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1091_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1092_o <= not n1091_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1093_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1094_o <= not n1093_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1095_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1096 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1097 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1095_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1102_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1103_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1104 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1105 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1102_o,
    i => n1103_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1110_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1111 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1114 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1117_o <= n1081_o & addsub_n1031 & cnotr7_n1104;
  n1118_o <= cnotr7_n1105 & n1110_o;
  n1119_o <= gen0_cnotr5_n1075 & gen0_cnotr5_n1074 & n1080_o;
  n1120_o <= gen0_cnotr3_n1056 & gen0_cnotr3_n1055 & n1061_o;
  n1121_o <= gen0_cnotr4_n1064 & n1072_o;
  n1122_o <= n1094_o & addsub_n1030 & cnotr6_n1096 & n1092_o & cnotr2_n1047 & cnotr1_n1040;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n909_o : std_logic_vector (16 downto 0);
  signal add1_n910 : std_logic_vector (16 downto 0);
  signal add1_n911 : std_logic_vector (16 downto 0);
  signal add1_n912 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n919_o : std_logic;
  signal addsub_n920 : std_logic;
  signal addsub_n921 : std_logic_vector (16 downto 0);
  signal addsub_n922 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n929_o : std_logic;
  signal cnotr1_n930 : std_logic;
  signal cnotr1_n931 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n936_o : std_logic;
  signal cnotr2_n937 : std_logic;
  signal cnotr2_n938 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n945 : std_logic;
  signal gen0_cnotr3_n946 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n951_o : std_logic_vector (12 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n954 : std_logic;
  signal gen0_cnotr4_n955 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n960_o : std_logic_vector (12 downto 0);
  signal n961_o : std_logic_vector (2 downto 0);
  signal n962_o : std_logic_vector (15 downto 0);
  signal n963_o : std_logic;
  signal gen0_cnotr5_n964 : std_logic;
  signal gen0_cnotr5_n965 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n970_o : std_logic_vector (12 downto 0);
  signal n971_o : std_logic_vector (2 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (13 downto 0);
  signal n974_o : std_logic_vector (14 downto 0);
  signal add2_n975 : std_logic_vector (14 downto 0);
  signal add2_n976 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal cnotr6_n986 : std_logic;
  signal cnotr6_n987 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (13 downto 0);
  signal cnotr7_n994 : std_logic;
  signal cnotr7_n995 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1000_o : std_logic;
  signal alut1_n1001 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1004 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1007_o : std_logic_vector (20 downto 0);
  signal n1008_o : std_logic_vector (14 downto 0);
  signal n1009_o : std_logic_vector (16 downto 0);
  signal n1010_o : std_logic_vector (16 downto 0);
  signal n1011_o : std_logic_vector (16 downto 0);
  signal n1012_o : std_logic_vector (5 downto 0);
begin
  g <= n1007_o;
  a_out <= add2_n976;
  c_out <= n1008_o;
  x_out <= add1_n912;
  y_out <= addsub_n922;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n910; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1009_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1010_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n931; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n911; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n938; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1011_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1012_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n987; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n975; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1004; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n955; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n974_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n909_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n910 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n911 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n912 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n909_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n919_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n920 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n921 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n922 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n919_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n929_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n930 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n931 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n929_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n936_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n937 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n938 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n936_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n943_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n944_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n945 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n946 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n943_o,
    i => n944_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n951_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n952_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n953_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n954 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n955 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n952_o,
    i => n953_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n960_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n961_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n962_o <= n960_o & n961_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n963_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n964 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n965 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n963_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n970_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n971_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n972_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n973_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n974_o <= n972_o & n973_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n975 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n976 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n981_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n982_o <= not n981_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n983_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n984_o <= not n983_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n985_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n986 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n987 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n985_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n992_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n993_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n994 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n995 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n992_o,
    i => n993_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1000_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1001 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1004 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n1007_o <= n971_o & addsub_n921 & cnotr7_n994;
  n1008_o <= cnotr7_n995 & n1000_o;
  n1009_o <= gen0_cnotr5_n965 & gen0_cnotr5_n964 & n970_o;
  n1010_o <= gen0_cnotr3_n946 & gen0_cnotr3_n945 & n951_o;
  n1011_o <= gen0_cnotr4_n954 & n962_o;
  n1012_o <= n984_o & addsub_n920 & cnotr6_n986 & n982_o & cnotr2_n937 & cnotr1_n930;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n799_o : std_logic_vector (16 downto 0);
  signal add1_n800 : std_logic_vector (16 downto 0);
  signal add1_n801 : std_logic_vector (16 downto 0);
  signal add1_n802 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n809_o : std_logic;
  signal addsub_n810 : std_logic;
  signal addsub_n811 : std_logic_vector (16 downto 0);
  signal addsub_n812 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n819_o : std_logic;
  signal cnotr1_n820 : std_logic;
  signal cnotr1_n821 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n826_o : std_logic;
  signal cnotr2_n827 : std_logic;
  signal cnotr2_n828 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n835 : std_logic;
  signal gen0_cnotr3_n836 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n841_o : std_logic_vector (13 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n844 : std_logic;
  signal gen0_cnotr4_n845 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n850_o : std_logic_vector (13 downto 0);
  signal n851_o : std_logic_vector (1 downto 0);
  signal n852_o : std_logic_vector (15 downto 0);
  signal n853_o : std_logic;
  signal gen0_cnotr5_n854 : std_logic;
  signal gen0_cnotr5_n855 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n860_o : std_logic_vector (13 downto 0);
  signal n861_o : std_logic_vector (1 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (13 downto 0);
  signal n864_o : std_logic_vector (14 downto 0);
  signal add2_n865 : std_logic_vector (14 downto 0);
  signal add2_n866 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal cnotr6_n876 : std_logic;
  signal cnotr6_n877 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (13 downto 0);
  signal cnotr7_n884 : std_logic;
  signal cnotr7_n885 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n890_o : std_logic;
  signal alut1_n891 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n894 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n897_o : std_logic_vector (19 downto 0);
  signal n898_o : std_logic_vector (14 downto 0);
  signal n899_o : std_logic_vector (16 downto 0);
  signal n900_o : std_logic_vector (16 downto 0);
  signal n901_o : std_logic_vector (16 downto 0);
  signal n902_o : std_logic_vector (5 downto 0);
begin
  g <= n897_o;
  a_out <= add2_n866;
  c_out <= n898_o;
  x_out <= add1_n802;
  y_out <= addsub_n812;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n800; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n899_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n900_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n821; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n801; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n828; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n901_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n902_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n877; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n865; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n894; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n845; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n864_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n799_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n800 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n801 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n802 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n799_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n809_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n810 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n811 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n812 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n809_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n819_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n820 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n821 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n819_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n826_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n827 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n828 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n826_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n833_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n834_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n835 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n836 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n833_o,
    i => n834_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n841_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n842_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n843_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n844 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n845 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n842_o,
    i => n843_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n850_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n851_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n852_o <= n850_o & n851_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n853_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n854 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n855 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n853_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n860_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n861_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n862_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n863_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n864_o <= n862_o & n863_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n865 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n866 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n871_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n872_o <= not n871_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n873_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n874_o <= not n873_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n875_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n876 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n877 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n875_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n882_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n883_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n884 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n885 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n882_o,
    i => n883_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n890_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n891 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n894 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n897_o <= n861_o & addsub_n811 & cnotr7_n884;
  n898_o <= cnotr7_n885 & n890_o;
  n899_o <= gen0_cnotr5_n855 & gen0_cnotr5_n854 & n860_o;
  n900_o <= gen0_cnotr3_n836 & gen0_cnotr3_n835 & n841_o;
  n901_o <= gen0_cnotr4_n844 & n852_o;
  n902_o <= n874_o & addsub_n810 & cnotr6_n876 & n872_o & cnotr2_n827 & cnotr1_n820;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n689_o : std_logic_vector (16 downto 0);
  signal add1_n690 : std_logic_vector (16 downto 0);
  signal add1_n691 : std_logic_vector (16 downto 0);
  signal add1_n692 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n699_o : std_logic;
  signal addsub_n700 : std_logic;
  signal addsub_n701 : std_logic_vector (16 downto 0);
  signal addsub_n702 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n709_o : std_logic;
  signal cnotr1_n710 : std_logic;
  signal cnotr1_n711 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n716_o : std_logic;
  signal cnotr2_n717 : std_logic;
  signal cnotr2_n718 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal gen0_cnotr3_n725 : std_logic;
  signal gen0_cnotr3_n726 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n731_o : std_logic_vector (14 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal gen0_cnotr4_n734 : std_logic;
  signal gen0_cnotr4_n735 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n740_o : std_logic_vector (14 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic_vector (15 downto 0);
  signal n743_o : std_logic;
  signal gen0_cnotr5_n744 : std_logic;
  signal gen0_cnotr5_n745 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n750_o : std_logic_vector (14 downto 0);
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic_vector (13 downto 0);
  signal n754_o : std_logic_vector (14 downto 0);
  signal add2_n755 : std_logic_vector (14 downto 0);
  signal add2_n756 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal cnotr6_n766 : std_logic;
  signal cnotr6_n767 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (13 downto 0);
  signal cnotr7_n774 : std_logic;
  signal cnotr7_n775 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n780_o : std_logic;
  signal alut1_n781 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n784 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n787_o : std_logic_vector (18 downto 0);
  signal n788_o : std_logic_vector (14 downto 0);
  signal n789_o : std_logic_vector (16 downto 0);
  signal n790_o : std_logic_vector (16 downto 0);
  signal n791_o : std_logic_vector (16 downto 0);
  signal n792_o : std_logic_vector (5 downto 0);
begin
  g <= n787_o;
  a_out <= add2_n756;
  c_out <= n788_o;
  x_out <= add1_n692;
  y_out <= addsub_n702;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n690; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n789_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n790_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n711; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n691; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n718; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n791_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n792_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n767; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n755; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n784; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n735; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n754_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n689_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n690 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n691 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n692 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n689_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n699_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n700 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n701 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n702 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n699_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n709_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n710 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n711 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n709_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n716_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n717 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n718 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n716_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n723_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n724_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n725 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n726 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n723_o,
    i => n724_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n731_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n732_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n733_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n734 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n735 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n732_o,
    i => n733_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n740_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n741_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n742_o <= n740_o & n741_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n743_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n744 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n745 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n743_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n750_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n751_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n752_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n753_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n754_o <= n752_o & n753_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n755 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n756 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n761_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n762_o <= not n761_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n763_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n764_o <= not n763_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n765_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n766 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n767 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n765_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n772_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n773_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n774 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n775 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n772_o,
    i => n773_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n780_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n781 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n784 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n787_o <= n751_o & addsub_n701 & cnotr7_n774;
  n788_o <= cnotr7_n775 & n780_o;
  n789_o <= gen0_cnotr5_n745 & gen0_cnotr5_n744 & n750_o;
  n790_o <= gen0_cnotr3_n726 & gen0_cnotr3_n725 & n731_o;
  n791_o <= gen0_cnotr4_n734 & n742_o;
  n792_o <= n764_o & addsub_n700 & cnotr6_n766 & n762_o & cnotr2_n717 & cnotr1_n710;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n610_o : std_logic_vector (16 downto 0);
  signal add1_n611 : std_logic_vector (16 downto 0);
  signal add1_n612 : std_logic_vector (16 downto 0);
  signal add1_n613 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n620_o : std_logic;
  signal addsub_n621 : std_logic;
  signal addsub_n622 : std_logic_vector (16 downto 0);
  signal addsub_n623 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n630_o : std_logic;
  signal cnotr1_n631 : std_logic;
  signal cnotr1_n632 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n637_o : std_logic;
  signal cnotr2_n638 : std_logic;
  signal cnotr2_n639 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (13 downto 0);
  signal n646_o : std_logic_vector (14 downto 0);
  signal add2_n647 : std_logic_vector (14 downto 0);
  signal add2_n648 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal cnotr6_n658 : std_logic;
  signal cnotr6_n659 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n664_o : std_logic;
  signal n665_o : std_logic_vector (13 downto 0);
  signal cnotr7_n666 : std_logic;
  signal cnotr7_n667 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n672_o : std_logic;
  signal alut1_n673 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n676 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n679_o : std_logic_vector (17 downto 0);
  signal n680_o : std_logic_vector (14 downto 0);
  signal n681_o : std_logic_vector (5 downto 0);
begin
  g <= n679_o;
  a_out <= add2_n648;
  c_out <= n680_o;
  x_out <= add1_n613;
  y_out <= addsub_n623;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n632; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n612; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n639; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n681_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n673; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n659; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n647; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n676; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n646_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n610_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n611 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n612 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n613 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n610_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n620_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n621 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n622 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n623 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n620_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n630_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n631 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n632 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n630_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n637_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n638 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n639 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n637_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n644_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n645_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n646_o <= n644_o & n645_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n647 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n648 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n653_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n654_o <= not n653_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n655_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n656_o <= not n655_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n657_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n658 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n659 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n657_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n664_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n665_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n666 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n667 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n664_o,
    i => n665_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n672_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n673 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n676 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n679_o <= addsub_n622 & cnotr7_n666;
  n680_o <= cnotr7_n667 & n672_o;
  n681_o <= n656_o & addsub_n621 & cnotr6_n658 & n654_o & cnotr2_n638 & cnotr1_n631;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic_vector (1 downto 0);
begin
  o <= n604_o;
  -- vhdl_source/cnot.vhdl:24:17
  n600_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n601_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n602_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n603_o <= n601_o xor n602_o;
  n604_o <= n600_o & n603_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n460_o : std_logic;
  signal n461_o : std_logic;
  signal n462_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n463 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n466_o : std_logic;
  signal n467_o : std_logic;
  signal n468_o : std_logic;
  signal n469_o : std_logic;
  signal n470_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n471 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal n478_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n479 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n487 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n490_o : std_logic;
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n495 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n498_o : std_logic;
  signal n499_o : std_logic;
  signal n500_o : std_logic;
  signal n501_o : std_logic;
  signal n502_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n503 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n506_o : std_logic;
  signal n507_o : std_logic;
  signal n508_o : std_logic;
  signal n509_o : std_logic;
  signal n510_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n511 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n519 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n522_o : std_logic;
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n527 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic;
  signal n534_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n535 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n543 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal n549_o : std_logic;
  signal n550_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n551 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n554_o : std_logic;
  signal n555_o : std_logic;
  signal n556_o : std_logic;
  signal n557_o : std_logic;
  signal n558_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n559 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal n564_o : std_logic;
  signal n565_o : std_logic;
  signal n566_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n567 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n575 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n578_o : std_logic;
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n583 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n586_o : std_logic;
  signal n587_o : std_logic;
  signal n588_o : std_logic;
  signal n589_o : std_logic;
  signal n590_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n591 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (16 downto 0);
  signal n598_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n596_o;
  o <= n597_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n598_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n460_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n461_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n462_o <= n460_o & n461_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n463 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n462_o,
    o => gen1_n0_cnot0_o);
  n466_o <= gen1_n0_cnot0_n463 (1);
  n467_o <= gen1_n0_cnot0_n463 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n468_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n469_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n470_o <= n468_o & n469_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n471 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n470_o,
    o => gen1_n1_cnot0_o);
  n474_o <= gen1_n1_cnot0_n471 (1);
  n475_o <= gen1_n1_cnot0_n471 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n476_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n477_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n478_o <= n476_o & n477_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n479 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n478_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n482_o <= gen1_n2_cnot0_n479 (1);
  n483_o <= gen1_n2_cnot0_n479 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n484_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n485_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n486_o <= n484_o & n485_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n487 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n486_o,
    o => gen1_n3_cnot0_o);
  n490_o <= gen1_n3_cnot0_n487 (1);
  n491_o <= gen1_n3_cnot0_n487 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n492_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n493_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n494_o <= n492_o & n493_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n495 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n494_o,
    o => gen1_n4_cnot0_o);
  n498_o <= gen1_n4_cnot0_n495 (1);
  n499_o <= gen1_n4_cnot0_n495 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n500_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n501_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n502_o <= n500_o & n501_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n503 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n502_o,
    o => gen1_n5_cnot0_o);
  n506_o <= gen1_n5_cnot0_n503 (1);
  n507_o <= gen1_n5_cnot0_n503 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n508_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n509_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n510_o <= n508_o & n509_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n511 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n510_o,
    o => gen1_n6_cnot0_o);
  n514_o <= gen1_n6_cnot0_n511 (1);
  n515_o <= gen1_n6_cnot0_n511 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n516_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n517_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n518_o <= n516_o & n517_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n519 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n518_o,
    o => gen1_n7_cnot0_o);
  n522_o <= gen1_n7_cnot0_n519 (1);
  n523_o <= gen1_n7_cnot0_n519 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n524_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n525_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n526_o <= n524_o & n525_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n527 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n526_o,
    o => gen1_n8_cnot0_o);
  n530_o <= gen1_n8_cnot0_n527 (1);
  n531_o <= gen1_n8_cnot0_n527 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n532_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n533_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n534_o <= n532_o & n533_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n535 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n534_o,
    o => gen1_n9_cnot0_o);
  n538_o <= gen1_n9_cnot0_n535 (1);
  n539_o <= gen1_n9_cnot0_n535 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n540_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n541_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n542_o <= n540_o & n541_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n543 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n542_o,
    o => gen1_n10_cnot0_o);
  n546_o <= gen1_n10_cnot0_n543 (1);
  n547_o <= gen1_n10_cnot0_n543 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n548_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n549_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n550_o <= n548_o & n549_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n551 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n550_o,
    o => gen1_n11_cnot0_o);
  n554_o <= gen1_n11_cnot0_n551 (1);
  n555_o <= gen1_n11_cnot0_n551 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n556_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n557_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n558_o <= n556_o & n557_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n559 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n558_o,
    o => gen1_n12_cnot0_o);
  n562_o <= gen1_n12_cnot0_n559 (1);
  n563_o <= gen1_n12_cnot0_n559 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n564_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n565_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n566_o <= n564_o & n565_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n567 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n566_o,
    o => gen1_n13_cnot0_o);
  n570_o <= gen1_n13_cnot0_n567 (1);
  n571_o <= gen1_n13_cnot0_n567 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n572_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n573_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n574_o <= n572_o & n573_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n575 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n574_o,
    o => gen1_n14_cnot0_o);
  n578_o <= gen1_n14_cnot0_n575 (1);
  n579_o <= gen1_n14_cnot0_n575 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n580_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n581_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n582_o <= n580_o & n581_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n583 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n582_o,
    o => gen1_n15_cnot0_o);
  n586_o <= gen1_n15_cnot0_n583 (1);
  n587_o <= gen1_n15_cnot0_n583 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n588_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n589_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n590_o <= n588_o & n589_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n591 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n590_o,
    o => gen1_n16_cnot0_o);
  n594_o <= gen1_n16_cnot0_n591 (1);
  n595_o <= gen1_n16_cnot0_n591 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n596_o <= ctrl_prop (17);
  n597_o <= n595_o & n587_o & n579_o & n571_o & n563_o & n555_o & n547_o & n539_o & n531_o & n523_o & n515_o & n507_o & n499_o & n491_o & n483_o & n475_o & n467_o;
  n598_o <= n594_o & n586_o & n578_o & n570_o & n562_o & n554_o & n546_o & n538_o & n530_o & n522_o & n514_o & n506_o & n498_o & n490_o & n482_o & n474_o & n466_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n346 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n354 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n362 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n370 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n378 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n386 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n389_o : std_logic;
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n394 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n397_o : std_logic;
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n402 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n405_o : std_logic;
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n410 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n413_o : std_logic;
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n418 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n426 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n429_o : std_logic;
  signal n430_o : std_logic;
  signal n431_o : std_logic;
  signal n432_o : std_logic;
  signal n433_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n434 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n442 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n445_o : std_logic;
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n450 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n453_o : std_logic;
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic_vector (13 downto 0);
  signal n457_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n455_o;
  o <= n456_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n457_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n343_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n344_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n346 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n345_o,
    o => gen1_n0_cnot0_o);
  n349_o <= gen1_n0_cnot0_n346 (1);
  n350_o <= gen1_n0_cnot0_n346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n351_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n352_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n353_o <= n351_o & n352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n354 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n353_o,
    o => gen1_n1_cnot0_o);
  n357_o <= gen1_n1_cnot0_n354 (1);
  n358_o <= gen1_n1_cnot0_n354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n359_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n360_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n361_o <= n359_o & n360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n362 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n361_o,
    o => gen1_n2_cnot0_o);
  n365_o <= gen1_n2_cnot0_n362 (1);
  n366_o <= gen1_n2_cnot0_n362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n367_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n368_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n369_o <= n367_o & n368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n370 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n369_o,
    o => gen1_n3_cnot0_o);
  n373_o <= gen1_n3_cnot0_n370 (1);
  n374_o <= gen1_n3_cnot0_n370 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n375_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n376_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n377_o <= n375_o & n376_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n378 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n377_o,
    o => gen1_n4_cnot0_o);
  n381_o <= gen1_n4_cnot0_n378 (1);
  n382_o <= gen1_n4_cnot0_n378 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n383_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n384_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n385_o <= n383_o & n384_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n386 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n385_o,
    o => gen1_n5_cnot0_o);
  n389_o <= gen1_n5_cnot0_n386 (1);
  n390_o <= gen1_n5_cnot0_n386 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n391_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n392_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n393_o <= n391_o & n392_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n394 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n393_o,
    o => gen1_n6_cnot0_o);
  n397_o <= gen1_n6_cnot0_n394 (1);
  n398_o <= gen1_n6_cnot0_n394 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n399_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n400_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n401_o <= n399_o & n400_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n402 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n401_o,
    o => gen1_n7_cnot0_o);
  n405_o <= gen1_n7_cnot0_n402 (1);
  n406_o <= gen1_n7_cnot0_n402 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n407_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n408_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n409_o <= n407_o & n408_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n410 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n409_o,
    o => gen1_n8_cnot0_o);
  n413_o <= gen1_n8_cnot0_n410 (1);
  n414_o <= gen1_n8_cnot0_n410 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n415_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n416_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n417_o <= n415_o & n416_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n418 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n417_o,
    o => gen1_n9_cnot0_o);
  n421_o <= gen1_n9_cnot0_n418 (1);
  n422_o <= gen1_n9_cnot0_n418 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n423_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n424_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n425_o <= n423_o & n424_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n426 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n425_o,
    o => gen1_n10_cnot0_o);
  n429_o <= gen1_n10_cnot0_n426 (1);
  n430_o <= gen1_n10_cnot0_n426 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n431_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n432_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n433_o <= n431_o & n432_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n434 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n433_o,
    o => gen1_n11_cnot0_o);
  n437_o <= gen1_n11_cnot0_n434 (1);
  n438_o <= gen1_n11_cnot0_n434 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n439_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n440_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n441_o <= n439_o & n440_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n442 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n441_o,
    o => gen1_n12_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:23
  n445_o <= gen1_n12_cnot0_n442 (1);
  -- vhdl_source/cordic.vhdl:23:16
  n446_o <= gen1_n12_cnot0_n442 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n447_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n448_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n449_o <= n447_o & n448_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n450 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n449_o,
    o => gen1_n13_cnot0_o);
  n453_o <= gen1_n13_cnot0_n450 (1);
  n454_o <= gen1_n13_cnot0_n450 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n455_o <= ctrl_prop (14);
  n456_o <= n454_o & n446_o & n438_o & n430_o & n422_o & n414_o & n406_o & n398_o & n390_o & n382_o & n374_o & n366_o & n358_o & n350_o;
  n457_o <= n453_o & n445_o & n437_o & n429_o & n421_o & n413_o & n405_o & n397_o & n389_o & n381_o & n373_o & n365_o & n357_o & n349_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_13 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_13;

architecture rtl of init_lookup_16_13 is
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic;
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic_vector (15 downto 0);
begin
  o <= n340_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n315_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:42:44
  n316_o <= not n315_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n317_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:44:45
  n318_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:42:49
  n319_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:42:44
  n320_o <= not n319_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n321_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:42:44
  n322_o <= not n321_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n323_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:42:49
  n324_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:42:44
  n325_o <= not n324_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n326_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:42:44
  n327_o <= not n326_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n328_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:42:49
  n329_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:42:44
  n330_o <= not n329_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n331_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:42:44
  n332_o <= not n331_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n333_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:42:44
  n334_o <= not n333_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n335_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:42:49
  n336_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:42:44
  n337_o <= not n336_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n338_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:44:45
  n339_o <= i (0);
  n340_o <= n316_o & n317_o & n318_o & n320_o & n322_o & n323_o & n325_o & n327_o & n328_o & n330_o & n332_o & n334_o & n335_o & n337_o & n338_o & n339_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (312 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (312 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (209 downto 0);
  signal as : std_logic_vector (209 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (237 downto 0);
  signal ys : std_logic_vector (237 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (26 downto 0);
  signal n223_o : std_logic_vector (14 downto 0);
  signal n224_o : std_logic_vector (14 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  signal n226_o : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n227 : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_n228 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n229 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n230 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n231 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (16 downto 0);
  signal n242_o : std_logic_vector (27 downto 0);
  signal n243_o : std_logic_vector (14 downto 0);
  signal n244_o : std_logic_vector (14 downto 0);
  signal n245_o : std_logic_vector (16 downto 0);
  signal n246_o : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n247 : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_n248 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n249 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n250 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n251 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (16 downto 0);
  signal n262_o : std_logic_vector (28 downto 0);
  signal n263_o : std_logic_vector (14 downto 0);
  signal n264_o : std_logic_vector (14 downto 0);
  signal n265_o : std_logic_vector (16 downto 0);
  signal n266_o : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n267 : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_n268 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n269 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n270 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n271 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (16 downto 0);
  signal n282_o : std_logic_vector (29 downto 0);
  signal n283_o : std_logic_vector (14 downto 0);
  signal n284_o : std_logic_vector (14 downto 0);
  signal n285_o : std_logic_vector (16 downto 0);
  signal n286_o : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n287 : std_logic_vector (29 downto 0);
  signal gen1_n12_stagex_n288 : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_n289 : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_n290 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n291 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (16 downto 0);
  signal n303_o : std_logic_vector (312 downto 0);
  signal n305_o : std_logic_vector (16 downto 0);
  constant n306_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n308_o : std_logic_vector (3 downto 0);
  signal n309_o : std_logic_vector (209 downto 0);
  signal n310_o : std_logic_vector (209 downto 0);
  signal n311_o : std_logic_vector (14 downto 0);
  signal n312_o : std_logic_vector (237 downto 0);
  signal n313_o : std_logic_vector (237 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n303_o;
  wrap_A_OUT <= n305_o;
  wrap_C_OUT <= n306_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n308_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n309_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n310_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n311_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n312_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n313_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_13 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (237 downto 221);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (237 downto 221);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n222_o <= wrap_W (225 downto 199);
  -- vhdl_source/cordic.vhdl:122:79
  n223_o <= as (149 downto 135);
  -- vhdl_source/cordic.vhdl:122:91
  n224_o <= cs (149 downto 135);
  -- vhdl_source/cordic.vhdl:123:79
  n225_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:123:91
  n226_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n9_stagex_n227 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n9_stagex_n228 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n9_stagex_n229 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n9_stagex_n230 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n9_stagex_n231 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n9_stagex : entity work.cordic_stage_16_9 port map (
    w => n222_o,
    a => n223_o,
    c => n224_o,
    x => n225_o,
    y => n226_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n242_o <= wrap_W (253 downto 226);
  -- vhdl_source/cordic.vhdl:122:79
  n243_o <= as (164 downto 150);
  -- vhdl_source/cordic.vhdl:122:91
  n244_o <= cs (164 downto 150);
  -- vhdl_source/cordic.vhdl:123:79
  n245_o <= xs (186 downto 170);
  -- vhdl_source/cordic.vhdl:123:91
  n246_o <= ys (186 downto 170);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n10_stagex_n247 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n10_stagex_n248 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n10_stagex_n249 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n10_stagex_n250 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n10_stagex_n251 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n10_stagex : entity work.cordic_stage_16_10 port map (
    w => n242_o,
    a => n243_o,
    c => n244_o,
    x => n245_o,
    y => n246_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n262_o <= wrap_W (282 downto 254);
  -- vhdl_source/cordic.vhdl:122:79
  n263_o <= as (179 downto 165);
  -- vhdl_source/cordic.vhdl:122:91
  n264_o <= cs (179 downto 165);
  -- vhdl_source/cordic.vhdl:123:79
  n265_o <= xs (203 downto 187);
  -- vhdl_source/cordic.vhdl:123:91
  n266_o <= ys (203 downto 187);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n11_stagex_n267 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n11_stagex_n268 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n11_stagex_n269 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n11_stagex_n270 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n11_stagex_n271 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n11_stagex : entity work.cordic_stage_16_11 port map (
    w => n262_o,
    a => n263_o,
    c => n264_o,
    x => n265_o,
    y => n266_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n282_o <= wrap_W (312 downto 283);
  -- vhdl_source/cordic.vhdl:122:79
  n283_o <= as (194 downto 180);
  -- vhdl_source/cordic.vhdl:122:91
  n284_o <= cs (194 downto 180);
  -- vhdl_source/cordic.vhdl:123:79
  n285_o <= xs (220 downto 204);
  -- vhdl_source/cordic.vhdl:123:91
  n286_o <= ys (220 downto 204);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n12_stagex_n287 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n12_stagex_n288 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n12_stagex_n289 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n12_stagex_n290 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n12_stagex_n291 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n12_stagex : entity work.cordic_stage_16_12 port map (
    w => n282_o,
    a => n283_o,
    c => n284_o,
    x => n285_o,
    y => n286_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  n303_o <= gen1_n12_stagex_n287 & gen1_n11_stagex_n267 & gen1_n10_stagex_n247 & gen1_n9_stagex_n227 & gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n305_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n308_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n309_o <= gen1_n12_stagex_n289 & gen1_n11_stagex_n269 & gen1_n10_stagex_n249 & gen1_n9_stagex_n229 & gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n310_o <= gen1_n12_stagex_n288 & gen1_n11_stagex_n268 & gen1_n10_stagex_n248 & gen1_n9_stagex_n228 & gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n311_o <= n18_o & cnotr1_n13;
  n312_o <= gen1_n12_stagex_n290 & gen1_n11_stagex_n270 & gen1_n10_stagex_n250 & gen1_n9_stagex_n230 & gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n313_o <= gen1_n12_stagex_n291 & gen1_n11_stagex_n271 & gen1_n10_stagex_n251 & gen1_n9_stagex_n231 & gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
