Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Apr 29 15:45:38 2019
| Host         : marble-boi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file microprocessor_timing_summary_routed.rpt -rpx microprocessor_timing_summary_routed.rpx
| Design       : microprocessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 82 register/latch pins with no clock driven by root clock pin: s1instruction_reg[26]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: s1instruction_reg[27]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: s1instruction_reg[28]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: s1instruction_reg[29]/Q (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: s1instruction_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.831        0.000                      0                  430        0.036        0.000                      0                  430        3.000        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1        0.831        0.000                      0                  430        0.036        0.000                      0                  430        7.833        0.000                       0                   376  
  clkfbout_clk_wiz_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 s2IdExB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ALUResult_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.524ns  (logic 3.506ns (22.585%)  route 12.018ns (77.415%))
  Logic Levels:           17  (LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 14.532 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X38Y4          FDCE                                         r  s2IdExB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.948 r  s2IdExB_reg[1]/Q
                         net (fo=133, routed)         0.933    -0.015    executestage/alu_inst/s2IdExB_reg[31][1]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     0.109 r  executestage/alu_inst/ALUResult[23]_i_380/O
                         net (fo=3, routed)           0.644     0.753    executestage/alu_inst/mult_comp/carries[0]_12
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.150     0.903 r  executestage/alu_inst/ALUResult[23]_i_369/O
                         net (fo=2, routed)           1.028     1.931    executestage/alu_inst/mult_comp/isum[1]_11
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.326     2.257 r  executestage/alu_inst/ALUResult[23]_i_340/O
                         net (fo=5, routed)           0.959     3.217    executestage/alu_inst/mult_comp/carries[3]_11
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.341 r  executestage/alu_inst/ALUResult[23]_i_286/O
                         net (fo=4, routed)           0.582     3.923    executestage/alu_inst/mult_comp/carries[5]_11
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124     4.047 r  executestage/alu_inst/ALUResult[25]_i_195/O
                         net (fo=2, routed)           0.976     5.023    executestage/alu_inst/mult_comp/carries[6]_11
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.147 r  executestage/alu_inst/ALUResult[25]_i_145/O
                         net (fo=4, routed)           0.751     5.898    executestage/alu_inst/mult_comp/carries[7]_11
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.150     6.048 r  executestage/alu_inst/ALUResult[23]_i_152/O
                         net (fo=1, routed)           0.619     6.668    executestage/alu_inst/mult_comp/isum[8]_10
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.326     6.994 r  executestage/alu_inst/ALUResult[23]_i_65/O
                         net (fo=5, routed)           0.834     7.828    executestage/alu_inst/mult_comp/carries[9]_10
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.148     7.976 r  executestage/alu_inst/ALUResult[25]_i_34/O
                         net (fo=3, routed)           0.482     8.458    executestage/alu_inst/mult_comp/isum[10]_9
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.328     8.786 r  executestage/alu_inst/ALUResult[23]_i_23/O
                         net (fo=3, routed)           0.753     9.539    executestage/alu_inst/isum[12]_8
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118     9.657 r  executestage/alu_inst/ALUResult[23]_i_7/O
                         net (fo=4, routed)           0.873    10.530    executestage/alu_inst/isum[13]_7
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.856 r  executestage/alu_inst/ALUResult[31]_i_120/O
                         net (fo=1, routed)           0.630    11.486    executestage/alu_inst/ALUResult[31]_i_120_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.610 r  executestage/alu_inst/ALUResult[31]_i_46/O
                         net (fo=1, routed)           0.580    12.189    executestage/alu_inst/mult_comp/carries[14]_10
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.313 r  executestage/alu_inst/ALUResult[31]_i_15/O
                         net (fo=2, routed)           0.328    12.642    executestage/alu_inst/carries[14]_12
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.766 r  executestage/alu_inst/ALUResult[31]_i_6/O
                         net (fo=2, routed)           0.419    13.185    executestage/alu_inst/mult_comp/carries[14]_14
    SLICE_X15Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  executestage/alu_inst/ALUResult[31]_i_3/O
                         net (fo=1, routed)           0.302    13.611    executestage/alu_inst/ALUResult[31]_i_3_n_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.735 r  executestage/alu_inst/ALUResult[31]_i_1/O
                         net (fo=2, routed)           0.323    14.058    s2ALUResult[31]
    SLICE_X13Y17         FDRE                                         r  ALUResult_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.442    14.532    clkout
    SLICE_X13Y17         FDRE                                         r  ALUResult_reg[31]/C
                         clock pessimism              0.553    15.086    
                         clock uncertainty           -0.135    14.951    
    SLICE_X13Y17         FDRE (Setup_fdre_C_D)       -0.062    14.889    ALUResult_reg[31]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            s3ALUResult_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.253ns  (logic 3.578ns (23.457%)  route 11.675ns (76.543%))
  Logic Levels:           18  (LUT4=5 LUT6=13)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 14.529 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.758    11.808    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  executestage/alu_inst/ALUResult[28]_i_9/O
                         net (fo=3, routed)           0.314    12.246    executestage/alu_inst/mult_comp/carries[14]_11
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  executestage/alu_inst/ALUResult[30]_i_9/O
                         net (fo=2, routed)           0.363    12.733    executestage/alu_inst/mult_comp/carries[14]_13
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.857 r  executestage/alu_inst/ALUResult[30]_i_3/O
                         net (fo=1, routed)           0.321    13.178    executestage/alu_inst/ALUResult[30]_i_3_n_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.302 r  executestage/alu_inst/ALUResult[30]_i_1/O
                         net (fo=2, routed)           0.485    13.787    s2ALUResult[30]
    SLICE_X13Y19         FDCE                                         r  s3ALUResult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.439    14.529    clkout
    SLICE_X13Y19         FDCE                                         r  s3ALUResult_reg[30]/C
                         clock pessimism              0.553    15.083    
                         clock uncertainty           -0.135    14.948    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)       -0.067    14.881    s3ALUResult_reg[30]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ALUResult_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 3.666ns (24.317%)  route 11.410ns (75.683%))
  Logic Levels:           18  (LUT4=5 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.133ns = ( 14.533 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.758    11.808    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  executestage/alu_inst/ALUResult[28]_i_9/O
                         net (fo=3, routed)           0.449    12.381    executestage/alu_inst/mult_comp/carries[14]_11
    SLICE_X14Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.505 r  executestage/alu_inst/ALUResult[27]_i_4/O
                         net (fo=2, routed)           0.442    12.947    executestage/alu_inst/ALUResult[27]_i_4_n_1
    SLICE_X15Y16         LUT6 (Prop_lut6_I1_O)        0.124    13.071 r  executestage/alu_inst/ALUResult[27]_i_2/O
                         net (fo=1, routed)           0.000    13.071    executestage/alu_inst/ALUResult[27]_i_2_n_1
    SLICE_X15Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    13.283 r  executestage/alu_inst/ALUResult_reg[27]_i_1/O
                         net (fo=2, routed)           0.327    13.610    s2ALUResult[27]
    SLICE_X13Y16         FDRE                                         r  ALUResult_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.443    14.533    clkout
    SLICE_X13Y16         FDRE                                         r  ALUResult_reg[27]/C
                         clock pessimism              0.553    15.087    
                         clock uncertainty           -0.135    14.952    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)       -0.237    14.715    ALUResult_reg[27]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ALUResult_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.111ns  (logic 3.578ns (23.678%)  route 11.533ns (76.322%))
  Logic Levels:           18  (LUT4=5 LUT6=13)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 14.529 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.758    11.808    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  executestage/alu_inst/ALUResult[28]_i_9/O
                         net (fo=3, routed)           0.314    12.246    executestage/alu_inst/mult_comp/carries[14]_11
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  executestage/alu_inst/ALUResult[30]_i_9/O
                         net (fo=2, routed)           0.363    12.733    executestage/alu_inst/mult_comp/carries[14]_13
    SLICE_X14Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.857 r  executestage/alu_inst/ALUResult[30]_i_3/O
                         net (fo=1, routed)           0.321    13.178    executestage/alu_inst/ALUResult[30]_i_3_n_1
    SLICE_X12Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.302 r  executestage/alu_inst/ALUResult[30]_i_1/O
                         net (fo=2, routed)           0.343    13.645    s2ALUResult[30]
    SLICE_X12Y19         FDRE                                         r  ALUResult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.439    14.529    clkout
    SLICE_X12Y19         FDRE                                         r  ALUResult_reg[30]/C
                         clock pessimism              0.553    15.083    
                         clock uncertainty           -0.135    14.948    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)       -0.013    14.935    ALUResult_reg[30]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 s2IdExB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            s3ALUResult_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.201ns  (logic 3.506ns (23.065%)  route 11.695ns (76.935%))
  Logic Levels:           17  (LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.134ns = ( 14.532 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X38Y4          FDCE                                         r  s2IdExB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.948 r  s2IdExB_reg[1]/Q
                         net (fo=133, routed)         0.933    -0.015    executestage/alu_inst/s2IdExB_reg[31][1]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     0.109 r  executestage/alu_inst/ALUResult[23]_i_380/O
                         net (fo=3, routed)           0.644     0.753    executestage/alu_inst/mult_comp/carries[0]_12
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.150     0.903 r  executestage/alu_inst/ALUResult[23]_i_369/O
                         net (fo=2, routed)           1.028     1.931    executestage/alu_inst/mult_comp/isum[1]_11
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.326     2.257 r  executestage/alu_inst/ALUResult[23]_i_340/O
                         net (fo=5, routed)           0.959     3.217    executestage/alu_inst/mult_comp/carries[3]_11
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.341 r  executestage/alu_inst/ALUResult[23]_i_286/O
                         net (fo=4, routed)           0.582     3.923    executestage/alu_inst/mult_comp/carries[5]_11
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124     4.047 r  executestage/alu_inst/ALUResult[25]_i_195/O
                         net (fo=2, routed)           0.976     5.023    executestage/alu_inst/mult_comp/carries[6]_11
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.147 r  executestage/alu_inst/ALUResult[25]_i_145/O
                         net (fo=4, routed)           0.751     5.898    executestage/alu_inst/mult_comp/carries[7]_11
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.150     6.048 r  executestage/alu_inst/ALUResult[23]_i_152/O
                         net (fo=1, routed)           0.619     6.668    executestage/alu_inst/mult_comp/isum[8]_10
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.326     6.994 r  executestage/alu_inst/ALUResult[23]_i_65/O
                         net (fo=5, routed)           0.834     7.828    executestage/alu_inst/mult_comp/carries[9]_10
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.148     7.976 r  executestage/alu_inst/ALUResult[25]_i_34/O
                         net (fo=3, routed)           0.482     8.458    executestage/alu_inst/mult_comp/isum[10]_9
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.328     8.786 r  executestage/alu_inst/ALUResult[23]_i_23/O
                         net (fo=3, routed)           0.753     9.539    executestage/alu_inst/isum[12]_8
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118     9.657 r  executestage/alu_inst/ALUResult[23]_i_7/O
                         net (fo=4, routed)           0.873    10.530    executestage/alu_inst/isum[13]_7
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.856 r  executestage/alu_inst/ALUResult[31]_i_120/O
                         net (fo=1, routed)           0.630    11.486    executestage/alu_inst/ALUResult[31]_i_120_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.610 r  executestage/alu_inst/ALUResult[31]_i_46/O
                         net (fo=1, routed)           0.580    12.189    executestage/alu_inst/mult_comp/carries[14]_10
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.313 r  executestage/alu_inst/ALUResult[31]_i_15/O
                         net (fo=2, routed)           0.328    12.642    executestage/alu_inst/carries[14]_12
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.766 r  executestage/alu_inst/ALUResult[31]_i_6/O
                         net (fo=2, routed)           0.419    13.185    executestage/alu_inst/mult_comp/carries[14]_14
    SLICE_X15Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.309 r  executestage/alu_inst/ALUResult[31]_i_3/O
                         net (fo=1, routed)           0.302    13.611    executestage/alu_inst/ALUResult[31]_i_3_n_1
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    13.735 r  executestage/alu_inst/ALUResult[31]_i_1/O
                         net (fo=2, routed)           0.000    13.735    s2ALUResult[31]
    SLICE_X14Y17         FDCE                                         r  s3ALUResult_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.442    14.532    clkout
    SLICE_X14Y17         FDCE                                         r  s3ALUResult_reg[31]/C
                         clock pessimism              0.553    15.086    
                         clock uncertainty           -0.135    14.951    
    SLICE_X14Y17         FDCE (Setup_fdce_C_D)        0.079    15.030    s3ALUResult_reg[31]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            s3ALUResult_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.871ns  (logic 3.663ns (24.632%)  route 11.208ns (75.368%))
  Logic Levels:           18  (LUT4=5 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 14.528 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.615    11.665    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.789 r  executestage/alu_inst/ALUResult[26]_i_8/O
                         net (fo=1, routed)           0.161    11.951    executestage/alu_inst/product[26]
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    12.075 r  executestage/alu_inst/ALUResult[26]_i_4/O
                         net (fo=2, routed)           0.600    12.674    executestage/alu_inst/ALUResult[26]_i_4_n_1
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  executestage/alu_inst/ALUResult[26]_i_2/O
                         net (fo=1, routed)           0.000    12.798    executestage/alu_inst/ALUResult[26]_i_2_n_1
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    13.007 r  executestage/alu_inst/ALUResult_reg[26]_i_1/O
                         net (fo=2, routed)           0.398    13.405    s2ALUResult[26]
    SLICE_X30Y16         FDCE                                         r  s3ALUResult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.438    14.528    clkout
    SLICE_X30Y16         FDCE                                         r  s3ALUResult_reg[26]/C
                         clock pessimism              0.553    15.082    
                         clock uncertainty           -0.135    14.947    
    SLICE_X30Y16         FDCE (Setup_fdce_C_D)       -0.218    14.729    s3ALUResult_reg[26]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            s3ALUResult_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 3.578ns (23.802%)  route 11.454ns (76.198%))
  Logic Levels:           18  (LUT4=6 LUT6=12)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 14.529 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.758    11.808    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  executestage/alu_inst/ALUResult[28]_i_9/O
                         net (fo=3, routed)           0.314    12.246    executestage/alu_inst/mult_comp/carries[14]_11
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  executestage/alu_inst/ALUResult[30]_i_9/O
                         net (fo=2, routed)           0.303    12.674    executestage/alu_inst/mult_comp/carries[14]_13
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.798 r  executestage/alu_inst/ALUResult[29]_i_3/O
                         net (fo=2, routed)           0.165    12.963    executestage/alu_inst/s3ALUResult_reg[29]_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I3_O)        0.124    13.087 r  executestage/alu_inst/ALUResult[29]_i_1/O
                         net (fo=2, routed)           0.480    13.567    s2ALUResult[29]
    SLICE_X15Y20         FDCE                                         r  s3ALUResult_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.439    14.529    clkout
    SLICE_X15Y20         FDCE                                         r  s3ALUResult_reg[29]/C
                         clock pessimism              0.553    15.083    
                         clock uncertainty           -0.135    14.948    
    SLICE_X15Y20         FDCE (Setup_fdce_C_D)       -0.047    14.901    s3ALUResult_reg[29]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ALUResult_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 3.578ns (23.802%)  route 11.454ns (76.198%))
  Logic Levels:           18  (LUT4=6 LUT6=12)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.137ns = ( 14.529 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.758    11.808    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.932 r  executestage/alu_inst/ALUResult[28]_i_9/O
                         net (fo=3, routed)           0.314    12.246    executestage/alu_inst/mult_comp/carries[14]_11
    SLICE_X15Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.370 r  executestage/alu_inst/ALUResult[30]_i_9/O
                         net (fo=2, routed)           0.303    12.674    executestage/alu_inst/mult_comp/carries[14]_13
    SLICE_X15Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.798 r  executestage/alu_inst/ALUResult[29]_i_3/O
                         net (fo=2, routed)           0.165    12.963    executestage/alu_inst/s3ALUResult_reg[29]_0
    SLICE_X15Y20         LUT4 (Prop_lut4_I3_O)        0.124    13.087 r  executestage/alu_inst/ALUResult[29]_i_1/O
                         net (fo=2, routed)           0.480    13.567    s2ALUResult[29]
    SLICE_X14Y20         FDRE                                         r  ALUResult_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.439    14.529    clkout
    SLICE_X14Y20         FDRE                                         r  ALUResult_reg[29]/C
                         clock pessimism              0.553    15.083    
                         clock uncertainty           -0.135    14.948    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.031    14.917    ALUResult_reg[29]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 s2IdExB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            s3MemWrData_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 3.506ns (23.263%)  route 11.565ns (76.737%))
  Logic Levels:           17  (LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.136ns = ( 14.530 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X38Y4          FDCE                                         r  s2IdExB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.948 r  s2IdExB_reg[1]/Q
                         net (fo=133, routed)         0.933    -0.015    executestage/alu_inst/s2IdExB_reg[31][1]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     0.109 r  executestage/alu_inst/ALUResult[23]_i_380/O
                         net (fo=3, routed)           0.644     0.753    executestage/alu_inst/mult_comp/carries[0]_12
    SLICE_X40Y1          LUT4 (Prop_lut4_I3_O)        0.150     0.903 r  executestage/alu_inst/ALUResult[23]_i_369/O
                         net (fo=2, routed)           1.028     1.931    executestage/alu_inst/mult_comp/isum[1]_11
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.326     2.257 r  executestage/alu_inst/ALUResult[23]_i_340/O
                         net (fo=5, routed)           0.959     3.217    executestage/alu_inst/mult_comp/carries[3]_11
    SLICE_X47Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.341 r  executestage/alu_inst/ALUResult[23]_i_286/O
                         net (fo=4, routed)           0.582     3.923    executestage/alu_inst/mult_comp/carries[5]_11
    SLICE_X44Y8          LUT4 (Prop_lut4_I0_O)        0.124     4.047 r  executestage/alu_inst/ALUResult[25]_i_195/O
                         net (fo=2, routed)           0.976     5.023    executestage/alu_inst/mult_comp/carries[6]_11
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124     5.147 r  executestage/alu_inst/ALUResult[25]_i_145/O
                         net (fo=4, routed)           0.751     5.898    executestage/alu_inst/mult_comp/carries[7]_11
    SLICE_X40Y16         LUT4 (Prop_lut4_I3_O)        0.150     6.048 r  executestage/alu_inst/ALUResult[23]_i_152/O
                         net (fo=1, routed)           0.619     6.668    executestage/alu_inst/mult_comp/isum[8]_10
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.326     6.994 r  executestage/alu_inst/ALUResult[23]_i_65/O
                         net (fo=5, routed)           0.834     7.828    executestage/alu_inst/mult_comp/carries[9]_10
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.148     7.976 r  executestage/alu_inst/ALUResult[25]_i_34/O
                         net (fo=3, routed)           0.482     8.458    executestage/alu_inst/mult_comp/isum[10]_9
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.328     8.786 r  executestage/alu_inst/ALUResult[23]_i_23/O
                         net (fo=3, routed)           0.753     9.539    executestage/alu_inst/isum[12]_8
    SLICE_X29Y13         LUT4 (Prop_lut4_I2_O)        0.118     9.657 r  executestage/alu_inst/ALUResult[23]_i_7/O
                         net (fo=4, routed)           0.873    10.530    executestage/alu_inst/isum[13]_7
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.326    10.856 r  executestage/alu_inst/ALUResult[31]_i_120/O
                         net (fo=1, routed)           0.630    11.486    executestage/alu_inst/ALUResult[31]_i_120_n_1
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124    11.610 r  executestage/alu_inst/ALUResult[31]_i_46/O
                         net (fo=1, routed)           0.580    12.189    executestage/alu_inst/mult_comp/carries[14]_10
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.313 r  executestage/alu_inst/ALUResult[31]_i_15/O
                         net (fo=2, routed)           0.328    12.642    executestage/alu_inst/carries[14]_12
    SLICE_X14Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.766 r  executestage/alu_inst/ALUResult[31]_i_6/O
                         net (fo=2, routed)           0.437    13.203    executestage/alu_inst/mult_comp/carries[14]_14
    SLICE_X13Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.327 r  executestage/alu_inst/s3MemWrData[30]_i_2/O
                         net (fo=1, routed)           0.154    13.481    executestage/alu_inst_n_132
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.605 r  executestage/s3MemWrData[30]_i_1/O
                         net (fo=1, routed)           0.000    13.605    s2MemWrData[30]
    SLICE_X13Y18         FDCE                                         r  s3MemWrData_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.440    14.530    clkout
    SLICE_X13Y18         FDCE                                         r  s3MemWrData_reg[30]/C
                         clock pessimism              0.553    15.084    
                         clock uncertainty           -0.135    14.949    
    SLICE_X13Y18         FDCE (Setup_fdce_C_D)        0.029    14.978    s3MemWrData_reg[30]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 s2IdExA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ALUResult_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_1 rise@16.667ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.816ns  (logic 3.663ns (24.724%)  route 11.153ns (75.276%))
  Logic Levels:           18  (LUT4=5 LUT5=1 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.138ns = ( 14.528 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.565    -1.466    clkout
    SLICE_X39Y5          FDCE                                         r  s2IdExA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.010 r  s2IdExA_reg[8]/Q
                         net (fo=76, routed)          1.090     0.080    executestage/alu_inst/Q[8]
    SLICE_X43Y4          LUT6 (Prop_lut6_I0_O)        0.124     0.204 r  executestage/alu_inst/ALUResult[10]_i_196/O
                         net (fo=3, routed)           0.936     1.140    executestage/alu_inst/mult_comp/isum[0]_7
    SLICE_X34Y4          LUT4 (Prop_lut4_I3_O)        0.150     1.290 r  executestage/alu_inst/ALUResult[11]_i_214/O
                         net (fo=4, routed)           0.599     1.890    executestage/alu_inst/mult_comp/carries[1]_7
    SLICE_X33Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.218 r  executestage/alu_inst/ALUResult[11]_i_158/O
                         net (fo=3, routed)           0.657     2.875    executestage/alu_inst/mult_comp/isum[3]_6
    SLICE_X31Y6          LUT4 (Prop_lut4_I3_O)        0.152     3.027 r  executestage/alu_inst/ALUResult[18]_i_278/O
                         net (fo=4, routed)           0.895     3.922    executestage/alu_inst/mult_comp/carries[4]_6
    SLICE_X31Y6          LUT6 (Prop_lut6_I2_O)        0.332     4.254 r  executestage/alu_inst/ALUResult[13]_i_121/O
                         net (fo=3, routed)           0.615     4.869    executestage/alu_inst/mult_comp/isum[6]_4
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.124     4.993 r  executestage/alu_inst/ALUResult[20]_i_160/O
                         net (fo=4, routed)           1.024     6.017    executestage/alu_inst/mult_comp/carries[7]_4
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.124     6.141 r  executestage/alu_inst/ALUResult[20]_i_118/O
                         net (fo=4, routed)           0.595     6.736    executestage/alu_inst/mult_comp/carries[9]_4
    SLICE_X35Y11         LUT4 (Prop_lut4_I3_O)        0.150     6.886 r  executestage/alu_inst/ALUResult[18]_i_55/O
                         net (fo=2, routed)           0.742     7.627    executestage/alu_inst/mult_comp/isum[10]_3
    SLICE_X32Y10         LUT6 (Prop_lut6_I2_O)        0.326     7.953 r  executestage/alu_inst/ALUResult[18]_i_24/O
                         net (fo=3, routed)           0.582     8.535    executestage/alu_inst/isum[12]_2
    SLICE_X29Y10         LUT4 (Prop_lut4_I2_O)        0.118     8.653 r  executestage/alu_inst/ALUResult[17]_i_14/O
                         net (fo=3, routed)           0.959     9.612    executestage/alu_inst/isum[13]_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I3_O)        0.326     9.938 r  executestage/alu_inst/ALUResult[25]_i_81/O
                         net (fo=1, routed)           0.149    10.087    executestage/alu_inst/ALUResult[25]_i_81_n_1
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  executestage/alu_inst/ALUResult[25]_i_30/O
                         net (fo=2, routed)           0.302    10.513    executestage/alu_inst/mult_comp/carries[14]_5
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.637 r  executestage/alu_inst/ALUResult[25]_i_13/O
                         net (fo=1, routed)           0.289    10.926    executestage/alu_inst/mult_comp/carries[14]_7
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.050 r  executestage/alu_inst/ALUResult[25]_i_7/O
                         net (fo=3, routed)           0.615    11.665    executestage/alu_inst/mult_comp/carries[14]_9
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    11.789 r  executestage/alu_inst/ALUResult[26]_i_8/O
                         net (fo=1, routed)           0.161    11.951    executestage/alu_inst/product[26]
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    12.075 r  executestage/alu_inst/ALUResult[26]_i_4/O
                         net (fo=2, routed)           0.600    12.674    executestage/alu_inst/ALUResult[26]_i_4_n_1
    SLICE_X30Y16         LUT6 (Prop_lut6_I1_O)        0.124    12.798 r  executestage/alu_inst/ALUResult[26]_i_2/O
                         net (fo=1, routed)           0.000    12.798    executestage/alu_inst/ALUResult[26]_i_2_n_1
    SLICE_X30Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    13.007 r  executestage/alu_inst/ALUResult_reg[26]_i_1/O
                         net (fo=2, routed)           0.342    13.350    s2ALUResult[26]
    SLICE_X32Y16         FDRE                                         r  ALUResult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     16.667    16.667 r  
    M18                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    17.471 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.633    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    11.412 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.999    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.090 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         1.438    14.528    clkout
    SLICE_X32Y16         FDRE                                         r  ALUResult_reg[26]/C
                         clock pessimism              0.553    15.082    
                         clock uncertainty           -0.135    14.947    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)       -0.213    14.734    ALUResult_reg[26]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X9Y5           FDCE                                         r  s3MemWrData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  s3MemWrData_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.426    memorystage/data_mem_comp/s3MemWrData_reg[31][4]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155    -0.462    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.874%)  route 0.166ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.565    -0.676    clkout
    SLICE_X9Y8           FDCE                                         r  s3MemWrData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.535 r  s3MemWrData_reg[7]/Q
                         net (fo=1, routed)           0.166    -0.368    memorystage/data_mem_comp/s3MemWrData_reg[31][7]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155    -0.462    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 s3ALUResult_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.378%)  route 0.226ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X11Y5          FDCE                                         r  s3ALUResult_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  s3ALUResult_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.307    memorystage/data_mem_comp/Q[8]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.597    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.414    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.510%)  route 0.161ns (49.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.565    -0.676    clkout
    SLICE_X8Y9           FDCE                                         r  s3MemWrData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164    -0.512 r  s3MemWrData_reg[15]/Q
                         net (fo=1, routed)           0.161    -0.351    memorystage/data_mem_comp/s3MemWrData_reg[31][15]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155    -0.462    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.528%)  route 0.167ns (50.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X8Y6           FDCE                                         r  s3MemWrData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  s3MemWrData_reg[8]/Q
                         net (fo=1, routed)           0.167    -0.344    memorystage/data_mem_comp/s3MemWrData_reg[31][8]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.462    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.715%)  route 0.223ns (61.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X11Y6          FDCE                                         r  s3MemWrData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  s3MemWrData_reg[1]/Q
                         net (fo=1, routed)           0.223    -0.310    memorystage/data_mem_comp/s3MemWrData_reg[31][1]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.597    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.442    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.124%)  route 0.202ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.592    -0.649    clkout
    SLICE_X7Y8           FDCE                                         r  s3MemWrData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  s3MemWrData_reg[13]/Q
                         net (fo=1, routed)           0.202    -0.306    memorystage/data_mem_comp/s3MemWrData_reg[31][13]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.597    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155    -0.442    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 s3ALUResult_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.795%)  route 0.228ns (58.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X8Y5           FDCE                                         r  s3ALUResult_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  s3ALUResult_reg[4]/Q
                         net (fo=2, routed)           0.228    -0.282    memorystage/data_mem_comp/Q[4]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.434    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 s3MemWrData_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.526%)  route 0.163ns (52.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X8Y4           FDCE                                         r  s3MemWrData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.148    -0.527 r  s3MemWrData_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.363    memorystage/data_mem_comp/s3MemWrData_reg[31][6]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.102    -0.515    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 s3ALUResult_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.576%)  route 0.230ns (58.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.566    -0.675    clkout
    SLICE_X8Y5           FDCE                                         r  s3ALUResult_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  s3ALUResult_reg[7]/Q
                         net (fo=2, routed)           0.230    -0.280    memorystage/data_mem_comp/Q[7]
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    your_instance_name/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    your_instance_name/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=374, routed)         0.877    -0.870    memorystage/data_mem_comp/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.617    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.434    memorystage/data_mem_comp/mip_mem_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y1      memorystage/data_mem_comp/mip_mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0    your_instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y15      ALUResult_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X14Y11     ALUResult_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X7Y8       reg_array_reg[1][31]_i_3/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X48Y21     regfile/reg_array_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X45Y16     regfile/reg_array_reg[1][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X37Y21     regfile/reg_array_reg[1][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X39Y20     regfile/reg_array_reg[1][12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y15      ALUResult_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X48Y21     regfile/reg_array_reg[1][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X37Y21     regfile/reg_array_reg[1][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X37Y21     regfile/reg_array_reg[1][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X39Y20     regfile/reg_array_reg[1][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X31Y33     regfile/reg_array_reg[1][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X47Y22     regfile/reg_array_reg[1][16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X48Y26     regfile/reg_array_reg[1][17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X38Y32     regfile/reg_array_reg[1][18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X31Y33     regfile/reg_array_reg[1][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y15      ALUResult_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X14Y11     ALUResult_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X7Y8       reg_array_reg[1][31]_i_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X45Y16     regfile/reg_array_reg[1][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X45Y16     regfile/reg_array_reg[1][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X47Y22     regfile/reg_array_reg[1][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y5       ALUResult_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X46Y16     regfile/reg_array_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X46Y16     regfile/reg_array_reg[1][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X14Y20     ALUResult_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



