{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480090172999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480090172999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 16:09:32 2016 " "Processing started: Fri Nov 25 16:09:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480090172999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480090172999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analyze_file=C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analyze_file=C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480090172999 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1480090173460 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" starting_line_fsm.v(37) " "Verilog HDL syntax error at starting_line_fsm.v(37) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1480090183045 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "starting_line_fsm starting_line_fsm.v(1) " "Ignored design unit \"starting_line_fsm\" at starting_line_fsm.v(1) due to previous errors" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1480090183045 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480090183049 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 16:09:43 2016 " "Processing ended: Fri Nov 25 16:09:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480090183049 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480090183049 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480090183049 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480090183049 ""}
