<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: invert_top                          Date: 10-17-2019,  4:33PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
26 /72  ( 36%) 198 /360  ( 55%) 48 /216 ( 22%)   13 /72  ( 18%) 18 /34  ( 53%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          12/18       12/54       21/90       6/ 9
FB2           5/18       12/54       72/90       1/ 9
FB3           8/18       11/54       81/90       4/ 9
FB4           1/18       13/54       24/90       7/ 7*
             -----       -----       -----      -----    
             26/72       48/216     198/360     18/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :    16      28
Output        :   10          10    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     18          18

** Power Data **

There are 26 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'invert_top.ise'.
*************************  Summary of Mapped Logic  ************************

** 10 Outputs **

Signal                              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                Pts   Inps          No.  Type    Use     Mode Rate State
SEVEN_SEG<5>                        2     4     FB1_2   39   I/O     O       STD  FAST RESET
SEVEN_SEG<4>                        2     4     FB1_5   40   I/O     O       STD  FAST RESET
SEVEN_SEG<3>                        2     2     FB1_6   41   I/O     O       STD  FAST RESET
SEVEN_SEG<2>                        2     4     FB1_8   42   I/O     O       STD  FAST RESET
SEVEN_SEG<1>                        2     4     FB1_9   43   GCK/I/O O       STD  FAST RESET
SEVEN_SEG<0>                        2     4     FB1_11  44   GCK/I/O O       STD  FAST RESET
SEVEN_SEG<6>                        2     2     FB2_17  38   I/O     O       STD  FAST RESET
LED                                 1     1     FB3_15  14   I/O     O       STD  FAST 
CATHODES<1>                         2     4     FB3_16  18   I/O     O       STD  FAST RESET
CATHODES<0>                         2     4     FB3_17  16   I/O     O       STD  FAST RESET

** 16 Buried Nodes **

Signal                              Total Total Loc     Pwr  Reg Init
Name                                Pts   Inps          Mode State
CLK_DIV<0>                          1     1     FB1_13  STD  RESET
$OpTx$FX_SC$31                      1     4     FB1_14  STD  
$OpTx$FX_SC$30                      1     3     FB1_15  STD  
CLK_DIV<3>                          2     4     FB1_16  STD  RESET
CLK_DIV<2>                          2     3     FB1_17  STD  RESET
CLK_DIV<1>                          2     2     FB1_18  STD  RESET
SEVEN_SEG_0/SEVEN_SEG_0_RSTF        19    10    FB2_2   STD  
SEVEN_SEG_1/SEVEN_SEG_1_SETF        19    10    FB2_6   STD  
SEVEN_SEG_2/SEVEN_SEG_2_RSTF        16    10    FB2_10  STD  
SEVEN_SEG_4/SEVEN_SEG_4_SETF        16    10    FB2_13  STD  
SEVEN_SEG_6/SEVEN_SEG_6_SETF        20    10    FB3_2   STD  
SEVEN_SEG_6/SEVEN_SEG_6_RSTF        20    10    FB3_6   STD  
SEVEN_SEG_3/SEVEN_SEG_3_RSTF        23    10    FB3_10  STD  
SEVEN_SEG_5/SEVEN_SEG_5_RSTF        12    10    FB3_12  STD  
$OpTx$$OpTx$FX_DC$12_INV$820        1     2     FB3_14  STD  
SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT  24    13    FB4_16  STD  

** 8 Inputs **

Signal                              Loc     Pin  Pin     Pin     
Name                                        No.  Type    Use     
SW                                  FB3_14  13   I/O     I
BCD<0>                              FB4_2   19   I/O     I
BCD<1>                              FB4_5   20   I/O     I
BCD<2>                              FB4_8   21   I/O     I
BCD<3>                              FB4_11  22   I/O     I
BCD<4>                              FB4_14  23   I/O     I
BCD<5>                              FB4_15  27   I/O     I
SEL                                 FB4_17  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
SEVEN_SEG<5>          2       0     0   3     FB1_2   39    I/O     O
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
SEVEN_SEG<4>          2       0     0   3     FB1_5   40    I/O     O
SEVEN_SEG<3>          2       0     0   3     FB1_6   41    I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
SEVEN_SEG<2>          2       0     0   3     FB1_8   42    I/O     O
SEVEN_SEG<1>          2       0     0   3     FB1_9   43    GCK/I/O O
(unused)              0       0     0   5     FB1_10        (b)     
SEVEN_SEG<0>          2       0     0   3     FB1_11  44    GCK/I/O O
(unused)              0       0     0   5     FB1_12        (b)     
CLK_DIV<0>            1       0     0   4     FB1_13        (b)     (b)
$OpTx$FX_SC$31        1       0     0   4     FB1_14  1     GCK/I/O (b)
$OpTx$FX_SC$30        1       0     0   4     FB1_15  2     I/O     (b)
CLK_DIV<3>            2       0     0   3     FB1_16        (b)     (b)
CLK_DIV<2>            2       0     0   3     FB1_17  3     I/O     (b)
CLK_DIV<1>            2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK_DIV<0>         5: SEL                            9: SEVEN_SEG_3/SEVEN_SEG_3_RSTF 
  2: CLK_DIV<1>         6: SEVEN_SEG_0/SEVEN_SEG_0_RSTF  10: SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT 
  3: CLK_DIV<2>         7: SEVEN_SEG_1/SEVEN_SEG_1_SETF  11: SEVEN_SEG_4/SEVEN_SEG_4_SETF 
  4: CLK_DIV<3>         8: SEVEN_SEG_2/SEVEN_SEG_2_RSTF  12: SEVEN_SEG_5/SEVEN_SEG_5_RSTF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SEVEN_SEG<5>         XXX........X............................ 4
SEVEN_SEG<4>         XXX.......X............................. 4
SEVEN_SEG<3>         ........XX.............................. 2
SEVEN_SEG<2>         XXX....X................................ 4
SEVEN_SEG<1>         XXX...X................................. 4
SEVEN_SEG<0>         XXX..X.................................. 4
CLK_DIV<0>           ....X................................... 1
$OpTx$FX_SC$31       XXXX.................................... 4
$OpTx$FX_SC$30       XXX..................................... 3
CLK_DIV<3>           XXX.X................................... 4
CLK_DIV<2>           XX..X................................... 3
CLK_DIV<1>           X...X................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB2_1         (b)     (b)
SEVEN_SEG_0/SEVEN_SEG_0_RSTF
                     19      14<-   0   0     FB2_2   29    I/O     (b)
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   \/4   1     FB2_4         (b)     (b)
(unused)              0       0   \/5   0     FB2_5   30    I/O     (b)
SEVEN_SEG_1/SEVEN_SEG_1_SETF
                     19      14<-   0   0     FB2_6   31    I/O     (b)
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
(unused)              0       0   \/1   4     FB2_8   32    I/O     (b)
(unused)              0       0   \/5   0     FB2_9   33    GSR/I/O (b)
SEVEN_SEG_2/SEVEN_SEG_2_RSTF
                     16      11<-   0   0     FB2_10        (b)     (b)
(unused)              0       0   /\5   0     FB2_11  34    GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_12        (b)     (b)
SEVEN_SEG_4/SEVEN_SEG_4_SETF
                     16      11<-   0   0     FB2_13        (b)     (b)
(unused)              0       0   /\5   0     FB2_14  36    GTS/I/O (b)
(unused)              0       0   /\1   4     FB2_15  37    I/O     (b)
(unused)              0       0     0   5     FB2_16        (b)     
SEVEN_SEG<6>          2       0     0   3     FB2_17  38    I/O     O
(unused)              0       0   \/4   1     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCD<0>             5: BCD<4>             9: CLK_DIV<2> 
  2: BCD<1>             6: BCD<5>            10: CLK_DIV<3> 
  3: BCD<2>             7: CLK_DIV<0>        11: SEVEN_SEG_6/SEVEN_SEG_6_RSTF 
  4: BCD<3>             8: CLK_DIV<1>        12: SEVEN_SEG_6/SEVEN_SEG_6_SETF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SEVEN_SEG_0/SEVEN_SEG_0_RSTF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_1/SEVEN_SEG_1_SETF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_2/SEVEN_SEG_2_RSTF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_4/SEVEN_SEG_4_SETF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG<6>         ..........XX............................ 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB3_1         (b)     (b)
SEVEN_SEG_6/SEVEN_SEG_6_SETF
                     20      15<-   0   0     FB3_2   5     I/O     (b)
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
(unused)              0       0   \/5   0     FB3_4         (b)     (b)
(unused)              0       0   \/5   0     FB3_5   6     I/O     (b)
SEVEN_SEG_6/SEVEN_SEG_6_RSTF
                     20      15<-   0   0     FB3_6         (b)     (b)
(unused)              0       0   /\5   0     FB3_7         (b)     (b)
(unused)              0       0   \/5   0     FB3_8   7     I/O     (b)
(unused)              0       0   \/5   0     FB3_9   8     I/O     (b)
SEVEN_SEG_3/SEVEN_SEG_3_RSTF
                     23      18<-   0   0     FB3_10        (b)     (b)
(unused)              0       0   /\5   0     FB3_11  12    I/O     (b)
SEVEN_SEG_5/SEVEN_SEG_5_RSTF
                     12      10<- /\3   0     FB3_12        (b)     (b)
(unused)              0       0   /\5   0     FB3_13        (b)     (b)
$OpTx$$OpTx$FX_DC$12_INV$820
                      1       1<- /\5   0     FB3_14  13    I/O     I
LED                   1       0   /\1   3     FB3_15  14    I/O     O
CATHODES<1>           2       0     0   3     FB3_16  18    I/O     O
CATHODES<0>           2       0     0   3     FB3_17  16    I/O     O
(unused)              0       0   \/5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: BCD<0>             5: BCD<4>             9: CLK_DIV<2> 
  2: BCD<1>             6: BCD<5>            10: CLK_DIV<3> 
  3: BCD<2>             7: CLK_DIV<0>        11: SW 
  4: BCD<3>             8: CLK_DIV<1>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SEVEN_SEG_6/SEVEN_SEG_6_SETF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_6/SEVEN_SEG_6_RSTF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_3/SEVEN_SEG_3_RSTF 
                     XXXXXXXXXX.............................. 10
SEVEN_SEG_5/SEVEN_SEG_5_RSTF 
                     XXXXXXXXXX.............................. 10
$OpTx$$OpTx$FX_DC$12_INV$820 
                     ..X.X................................... 2
LED                  ..........X............................. 1
CATHODES<1>          ......XXXX.............................. 4
CATHODES<0>          ......XXXX.............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   19    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  22    I/O     I
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0   \/4   1     FB4_14  23    I/O     I
(unused)              0       0   \/5   0     FB4_15  27    I/O     I
SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT
                     24      19<-   0   0     FB4_16        (b)     (b)
(unused)              0       0   /\5   0     FB4_17  28    I/O     I
(unused)              0       0   /\5   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$12_INV$820   6: BCD<2>            10: CLK_DIV<3> 
  2: $OpTx$FX_SC$30                 7: BCD<3>            11: SEVEN_SEG_2/SEVEN_SEG_2_RSTF 
  3: $OpTx$FX_SC$31                 8: BCD<4>            12: SEVEN_SEG_4/SEVEN_SEG_4_SETF 
  4: BCD<0>                         9: BCD<5>            13: SEVEN_SEG_5/SEVEN_SEG_5_RSTF 
  5: BCD<1>                       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT 
                     XXXXXXXXXXXXX........................... 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$12_INV$820 <= (BCD(4) AND NOT BCD(2));


$OpTx$FX_SC$30 <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2));


$OpTx$FX_SC$31 <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2));

FDCPE_CATHODES0: FDCPE port map (CATHODES(0),'0','0',CATHODES_CLR(0),CATHODES_PRE(0));
CATHODES_CLR(0) <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2));
CATHODES_PRE(0) <= (CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2));

FDCPE_CATHODES1: FDCPE port map (CATHODES(1),'0','0',CATHODES_CLR(1),CATHODES_PRE(1));
CATHODES_CLR(1) <= (CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2));
CATHODES_PRE(1) <= (NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2));

FTCPE_CLK_DIV0: FTCPE port map (CLK_DIV(0),'1',SEL,'0','0');

FTCPE_CLK_DIV1: FTCPE port map (CLK_DIV(1),CLK_DIV(0),SEL,'0','0');

FTCPE_CLK_DIV2: FTCPE port map (CLK_DIV(2),CLK_DIV_T(2),SEL,'0','0');
CLK_DIV_T(2) <= (CLK_DIV(0) AND CLK_DIV(1));

FTCPE_CLK_DIV3: FTCPE port map (CLK_DIV(3),CLK_DIV_T(3),SEL,'0','0');
CLK_DIV_T(3) <= (CLK_DIV(0) AND CLK_DIV(1) AND CLK_DIV(2));






















































LED <= NOT SW;

FDCPE_SEVEN_SEG0: FDCPE port map (SEVEN_SEG(0),'0','0',SEVEN_SEG_0/SEVEN_SEG_0_RSTF,SEVEN_SEG_PRE(0));
SEVEN_SEG_PRE(0) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
	NOT SEVEN_SEG_0/SEVEN_SEG_0_RSTF);

FDCPE_SEVEN_SEG1: FDCPE port map (SEVEN_SEG(1),'0','0',SEVEN_SEG_CLR(1),SEVEN_SEG_1/SEVEN_SEG_1_SETF);
SEVEN_SEG_CLR(1) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
	NOT SEVEN_SEG_1/SEVEN_SEG_1_SETF);

FDCPE_SEVEN_SEG2: FDCPE port map (SEVEN_SEG(2),'0','0',SEVEN_SEG_2/SEVEN_SEG_2_RSTF,SEVEN_SEG_PRE(2));
SEVEN_SEG_PRE(2) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
	NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF);

FDCPE_SEVEN_SEG3: FDCPE port map (SEVEN_SEG(3),'0','0',SEVEN_SEG_3/SEVEN_SEG_3_RSTF,NOT SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT);

FDCPE_SEVEN_SEG4: FDCPE port map (SEVEN_SEG(4),'0','0',SEVEN_SEG_CLR(4),SEVEN_SEG_4/SEVEN_SEG_4_SETF);
SEVEN_SEG_CLR(4) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
	NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF);

FDCPE_SEVEN_SEG5: FDCPE port map (SEVEN_SEG(5),'0','0',SEVEN_SEG_5/SEVEN_SEG_5_RSTF,SEVEN_SEG_PRE(5));
SEVEN_SEG_PRE(5) <= (NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2) AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF);

FDCPE_SEVEN_SEG6: FDCPE port map (SEVEN_SEG(6),'0','0',SEVEN_SEG_6/SEVEN_SEG_6_RSTF,SEVEN_SEG_6/SEVEN_SEG_6_SETF);


SEVEN_SEG_0/SEVEN_SEG_0_RSTF <= ((EXP17_.EXP)
	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_1/SEVEN_SEG_1_SETF <= ((EXP8_.EXP)
	OR (BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(3) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(2) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_2/SEVEN_SEG_2_RSTF <= ((EXP11_.EXP)
	OR (NOT BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(2) AND NOT BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(2) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(3) AND BCD(2) AND BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(0) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(3) AND BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_3/SEVEN_SEG_3_RSTF <= ((EXP23_.EXP)
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND BCD(2) AND NOT BCD(0) AND BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (SEVEN_SEG_5/SEVEN_SEG_5_RSTF.EXP)
	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND 
	CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_3/SEVEN_SEG_3_SETF__$INT <= ((EXP28_.EXP)
	OR (BCD(4) AND NOT BCD(2) AND NOT BCD(0) AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF)
	OR (NOT BCD(4) AND NOT BCD(0) AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND 
	NOT $OpTx$FX_SC$31 AND NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF)
	OR (NOT BCD(4) AND NOT $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31 AND NOT SEVEN_SEG_4/SEVEN_SEG_4_SETF)
	OR (BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (EXP31_.EXP)
	OR (BCD(4) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(4) AND BCD(3) AND NOT BCD(0) AND 
	NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(4) AND NOT BCD(3) AND NOT CLK_DIV(3) AND 
	SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND $OpTx$FX_SC$30 AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF)
	OR (NOT BCD(4) AND BCD(2) AND BCD(5) AND NOT $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(0) AND CLK_DIV(3) AND 
	SEVEN_SEG_2/SEVEN_SEG_2_RSTF)
	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	SEVEN_SEG_2/SEVEN_SEG_2_RSTF)
	OR (BCD(4) AND NOT BCD(2) AND NOT $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(4) AND NOT BCD(5) AND NOT $OpTx$FX_SC$30 AND 
	NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31)
	OR (BCD(4) AND NOT SEVEN_SEG_2/SEVEN_SEG_2_RSTF AND 
	NOT $OpTx$FX_SC$30 AND NOT SEVEN_SEG_5/SEVEN_SEG_5_RSTF AND NOT $OpTx$FX_SC$31));


SEVEN_SEG_4/SEVEN_SEG_4_SETF <= ((BCD(1) AND BCD(3) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(2) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND BCD(3) AND NOT BCD(2) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (EXP16_.EXP)
	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(3) AND BCD(0) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(3) AND BCD(2) AND BCD(0) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(0) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(3) AND BCD(2) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT BCD(3) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(3) AND BCD(2) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_5/SEVEN_SEG_5_RSTF <= (($OpTx$$OpTx$FX_DC$12_INV$820.EXP)
	OR (BCD(4) AND BCD(3) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT BCD(3) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND BCD(2) AND NOT BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(4) AND BCD(2) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_6/SEVEN_SEG_6_RSTF <= ((EXP20_.EXP)
	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
	NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
	BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(4) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND 
	NOT BCD(5) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(2) AND NOT BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(3) AND BCD(2) AND BCD(0) AND 
	BCD(5) AND CLK_DIV(3) AND NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND 
	NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(3) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT BCD(5) AND NOT CLK_DIV(3) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(4) AND BCD(2) AND BCD(0) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(3) AND NOT BCD(2) AND NOT BCD(0) AND NOT BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));


SEVEN_SEG_6/SEVEN_SEG_6_SETF <= ((EXP27_.EXP)
	OR (NOT BCD(4) AND BCD(2) AND NOT BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(2) AND BCD(0) AND BCD(5) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND BCD(3) AND BCD(0) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(4) AND NOT BCD(2) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND NOT BCD(3) AND NOT BCD(0) AND BCD(5) AND NOT CLK_DIV(0) AND 
	NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND NOT BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND NOT BCD(3) AND BCD(0) AND NOT BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(4) AND BCD(5) AND NOT CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(4) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND BCD(3) AND NOT BCD(0) AND BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (BCD(1) AND NOT BCD(3) AND BCD(2) AND BCD(5) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2))
	OR (NOT BCD(1) AND BCD(3) AND NOT BCD(2) AND BCD(0) AND CLK_DIV(3) AND 
	NOT CLK_DIV(0) AND NOT CLK_DIV(1) AND NOT CLK_DIV(2)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 BCD<4>                        
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 BCD<5>                        
  6 KPR                              28 SEL                           
  7 KPR                              29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 SW                               35 VCC                           
 14 LED                              36 KPR                           
 15 VCC                              37 KPR                           
 16 CATHODES<0>                      38 SEVEN_SEG<6>                  
 17 GND                              39 SEVEN_SEG<5>                  
 18 CATHODES<1>                      40 SEVEN_SEG<4>                  
 19 BCD<0>                           41 SEVEN_SEG<3>                  
 20 BCD<1>                           42 SEVEN_SEG<2>                  
 21 BCD<2>                           43 SEVEN_SEG<1>                  
 22 BCD<3>                           44 SEVEN_SEG<0>                  


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
