{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:53:41 2026 " "Info: Processing started: Mon Jan 12 16:53:41 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Info: Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "test.v" "" { Text "E:/quartus/project/test.v" 2 -1 0 } } { "e:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:sec_rtl_0\|dffs\[1\] register lpm_counter:hour_rtl_2\|dffs\[0\] 47.62 MHz 21.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 47.62 MHz between source register \"lpm_counter:sec_rtl_0\|dffs\[1\]\" and destination register \"lpm_counter:hour_rtl_2\|dffs\[0\]\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:sec_rtl_0\|dffs\[1\] 1 REG LC10 126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 126; REG Node = 'lpm_counter:sec_rtl_0\|dffs\[1\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns lpm_counter:hour_rtl_2\|dffs\[0\]~52 2 COMB SEXP38 1 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP38; Fanout = 1; COMB Node = 'lpm_counter:hour_rtl_2\|dffs\[0\]~52'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { lpm_counter:sec_rtl_0|dffs[1] lpm_counter:hour_rtl_2|dffs[0]~52 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns lpm_counter:hour_rtl_2\|dffs\[0\] 3 REG LC45 28 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC45; Fanout = 28; REG Node = 'lpm_counter:hour_rtl_2\|dffs\[0\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { lpm_counter:hour_rtl_2|dffs[0]~52 lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { lpm_counter:sec_rtl_0|dffs[1] lpm_counter:hour_rtl_2|dffs[0]~52 lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { lpm_counter:sec_rtl_0|dffs[1] {} lpm_counter:hour_rtl_2|dffs[0]~52 {} lpm_counter:hour_rtl_2|dffs[0] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 17; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns lpm_counter:hour_rtl_2\|dffs\[0\] 2 REG LC45 28 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC45; Fanout = 28; REG Node = 'lpm_counter:hour_rtl_2\|dffs\[0\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:hour_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 17; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns lpm_counter:sec_rtl_0\|dffs\[1\] 2 REG LC10 126 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC10; Fanout = 126; REG Node = 'lpm_counter:sec_rtl_0\|dffs\[1\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:sec_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:hour_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:sec_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { lpm_counter:sec_rtl_0|dffs[1] lpm_counter:hour_rtl_2|dffs[0]~52 lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { lpm_counter:sec_rtl_0|dffs[1] {} lpm_counter:hour_rtl_2|dffs[0]~52 {} lpm_counter:hour_rtl_2|dffs[0] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:hour_rtl_2|dffs[0] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:hour_rtl_2|dffs[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:sec_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk LED7S\[6\] lpm_counter:sec_rtl_0\|dffs\[1\] 34.000 ns register " "Info: tco from clock \"clk\" to destination pin \"LED7S\[6\]\" through register \"lpm_counter:sec_rtl_0\|dffs\[1\]\" is 34.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 17 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 17; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns lpm_counter:sec_rtl_0\|dffs\[1\] 2 REG LC10 126 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC10; Fanout = 126; REG Node = 'lpm_counter:sec_rtl_0\|dffs\[1\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:sec_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.000 ns + Longest register pin " "Info: + Longest register to pin delay is 23.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:sec_rtl_0\|dffs\[1\] 1 REG LC10 126 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 126; REG Node = 'lpm_counter:sec_rtl_0\|dffs\[1\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns WideOr3~3bal 2 COMB LC11 10 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC11; Fanout = 10; COMB Node = 'WideOr3~3bal'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_counter:sec_rtl_0|dffs[1] WideOr3~3bal } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 17.000 ns WideOr3~22 3 COMB LC76 1 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 17.000 ns; Loc. = LC76; Fanout = 1; COMB Node = 'WideOr3~22'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { WideOr3~3bal WideOr3~22 } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 19.000 ns WideOr3~11 4 COMB LC77 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 19.000 ns; Loc. = LC77; Fanout = 1; COMB Node = 'WideOr3~11'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { WideOr3~22 WideOr3~11 } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 23.000 ns LED7S\[6\] 5 PIN PIN_51 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 23.000 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'LED7S\[6\]'" {  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { WideOr3~11 LED7S[6] } "NODE_NAME" } } { "test.v" "" { Text "E:/quartus/project/test.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.000 ns ( 82.61 % ) " "Info: Total cell delay = 19.000 ns ( 82.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 17.39 % ) " "Info: Total interconnect delay = 4.000 ns ( 17.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { lpm_counter:sec_rtl_0|dffs[1] WideOr3~3bal WideOr3~22 WideOr3~11 LED7S[6] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { lpm_counter:sec_rtl_0|dffs[1] {} WideOr3~3bal {} WideOr3~22 {} WideOr3~11 {} LED7S[6] {} } { 0.000ns 2.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 7.000ns 6.000ns 2.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk lpm_counter:sec_rtl_0|dffs[1] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} lpm_counter:sec_rtl_0|dffs[1] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "23.000 ns" { lpm_counter:sec_rtl_0|dffs[1] WideOr3~3bal WideOr3~22 WideOr3~11 LED7S[6] } "NODE_NAME" } } { "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "23.000 ns" { lpm_counter:sec_rtl_0|dffs[1] {} WideOr3~3bal {} WideOr3~22 {} WideOr3~11 {} LED7S[6] {} } { 0.000ns 2.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 7.000ns 6.000ns 2.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:53:42 2026 " "Info: Processing ended: Mon Jan 12 16:53:42 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
