module wideexpr_00924(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb1100;
  assign y1 = {$signed(u7)};
  assign y2 = -({$signed(-($signed(s1))),(((s7)>>>($signed({4{5'sb10110}})))!=((s1)<<({3{(s0)<<<((s4)>>>($signed(s0)))}})))<<((ctrl[3]?(ctrl[6]?4'sb1111:(ctrl[0]?(ctrl[1]?!((s7)<<(s2)):($unsigned(s0))<=(^(3'sb010))):{1{{$signed(s6),u5}}})):s4)),s7});
  assign y3 = ~&((({2{$signed(({1{$signed((3'b011)>>(1'sb0))}})!=(({2{+(s2)}})>>({~|(u3),$signed(4'sb1000),(3'sb010)<<(s2),(s0)<<(u1)})))}})>>>(~&(2'b10)))<<(2'sb00));
  assign y4 = 2'sb10;
  assign y5 = ~(({($signed((ctrl[2]?s7:s3)))<<<((3'sb100)>(4'sb0110))})==($signed({3{(ctrl[1]?(ctrl[0]?(s6)^((6'sb101110)+(4'sb1001)):($signed($signed(2'sb01)))^~((+(3'sb000))^(5'sb10001))):$signed(1'sb0))}})));
  assign y6 = ((ctrl[0]?{6'sb001110,1'sb1,($signed($signed(3'b111)))<<((ctrl[2]?$unsigned({2{s0}}):(ctrl[0]?u1:({3'sb111,s6,3'sb011,1'b1})<<<(-(6'b100110))))),$signed(({(ctrl[5]?-(5'b10001):(2'sb00)-(5'sb00000)),(ctrl[2]?$signed(s6):-(s0))})>>>(((ctrl[2]?(3'b000)^~(u4):{4{3'sb110}}))<<(((s1)<(3'sb110))>>((s3)^~(4'sb1010)))))}:(({4{2'b00}})>>(s1))^(((($signed(s5))>>(s1))&(($signed((s6)>>(s0)))>=(+({4{2'sb00}}))))+(1'b0))))&({4{(s4)<<<(3'sb011)}});
  assign y7 = +(($signed((((ctrl[2]?$signed(s7):$signed(4'sb0110)))>>((-(s6))>>>(s2)))==(2'sb01)))|(1'sb0));
endmodule
