sc1.v,verilog,xil_defaultlib,../../../../prb1_c1-vivado.gen/sources_1/bd/design_1/ipshared/f7dc/hdl/verilog/sc1.v,
design_1_sc1_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sc1_0_0/sim/design_1_sc1_0_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
