
sonars228.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cf4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003e7c  08003e7c  00013e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003eac  08003eac  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003eac  08003eac  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003eac  08003eac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003eac  08003eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eb0  08003eb0  00013eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000000c  08003ec0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08003ec0  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c85  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000260f  00000000  00000000  00036cc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f38  00000000  00000000  000392d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e40  00000000  00000000  0003a208  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b839  00000000  00000000  0003b048  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c980  00000000  00000000  00056881  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00099de3  00000000  00000000  00063201  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fcfe4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d4  00000000  00000000  000fd060  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003e64 	.word	0x08003e64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003e64 	.word	0x08003e64

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f927 	bl	800042c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f003 fbc4 	bl	8003970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f93f 	bl	8000496 <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000230:	f000 f907 	bl	8000442 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	20000028 	.word	0x20000028

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000028 	.word	0x20000028

08000294 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000294:	b480      	push	{r7}
 8000296:	b085      	sub	sp, #20
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f003 0307 	and.w	r3, r3, #7
 80002a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002aa:	68ba      	ldr	r2, [r7, #8]
 80002ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002b0:	4013      	ands	r3, r2
 80002b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002c6:	4a04      	ldr	r2, [pc, #16]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	60d3      	str	r3, [r2, #12]
}
 80002cc:	bf00      	nop
 80002ce:	3714      	adds	r7, #20
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <NVIC_GetPriorityGrouping+0x18>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	0a1b      	lsrs	r3, r3, #8
 80002e6:	f003 0307 	and.w	r3, r3, #7
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	f003 021f 	and.w	r2, r3, #31
 8000308:	4907      	ldr	r1, [pc, #28]	; (8000328 <NVIC_EnableIRQ+0x30>)
 800030a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030e:	095b      	lsrs	r3, r3, #5
 8000310:	2001      	movs	r0, #1
 8000312:	fa00 f202 	lsl.w	r2, r0, r2
 8000316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800031a:	bf00      	nop
 800031c:	370c      	adds	r7, #12
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	e000e100 	.word	0xe000e100

0800032c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	6039      	str	r1, [r7, #0]
 8000336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800033c:	2b00      	cmp	r3, #0
 800033e:	da0b      	bge.n	8000358 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	b2da      	uxtb	r2, r3
 8000344:	490c      	ldr	r1, [pc, #48]	; (8000378 <NVIC_SetPriority+0x4c>)
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	f003 030f 	and.w	r3, r3, #15
 800034c:	3b04      	subs	r3, #4
 800034e:	0112      	lsls	r2, r2, #4
 8000350:	b2d2      	uxtb	r2, r2
 8000352:	440b      	add	r3, r1
 8000354:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000356:	e009      	b.n	800036c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	b2da      	uxtb	r2, r3
 800035c:	4907      	ldr	r1, [pc, #28]	; (800037c <NVIC_SetPriority+0x50>)
 800035e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000362:	0112      	lsls	r2, r2, #4
 8000364:	b2d2      	uxtb	r2, r2
 8000366:	440b      	add	r3, r1
 8000368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800036c:	bf00      	nop
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr
 8000378:	e000ed00 	.word	0xe000ed00
 800037c:	e000e100 	.word	0xe000e100

08000380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000380:	b480      	push	{r7}
 8000382:	b089      	sub	sp, #36	; 0x24
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	f003 0307 	and.w	r3, r3, #7
 8000392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000394:	69fb      	ldr	r3, [r7, #28]
 8000396:	f1c3 0307 	rsb	r3, r3, #7
 800039a:	2b04      	cmp	r3, #4
 800039c:	bf28      	it	cs
 800039e:	2304      	movcs	r3, #4
 80003a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003a2:	69fb      	ldr	r3, [r7, #28]
 80003a4:	3304      	adds	r3, #4
 80003a6:	2b06      	cmp	r3, #6
 80003a8:	d902      	bls.n	80003b0 <NVIC_EncodePriority+0x30>
 80003aa:	69fb      	ldr	r3, [r7, #28]
 80003ac:	3b03      	subs	r3, #3
 80003ae:	e000      	b.n	80003b2 <NVIC_EncodePriority+0x32>
 80003b0:	2300      	movs	r3, #0
 80003b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80003b8:	69bb      	ldr	r3, [r7, #24]
 80003ba:	fa02 f303 	lsl.w	r3, r2, r3
 80003be:	43da      	mvns	r2, r3
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	401a      	ands	r2, r3
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80003cc:	697b      	ldr	r3, [r7, #20]
 80003ce:	fa01 f303 	lsl.w	r3, r1, r3
 80003d2:	43d9      	mvns	r1, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d8:	4313      	orrs	r3, r2
         );
}
 80003da:	4618      	mov	r0, r3
 80003dc:	3724      	adds	r7, #36	; 0x24
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
	...

080003e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	3b01      	subs	r3, #1
 80003f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003f8:	d301      	bcc.n	80003fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003fa:	2301      	movs	r3, #1
 80003fc:	e00f      	b.n	800041e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003fe:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <SysTick_Config+0x40>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000406:	210f      	movs	r1, #15
 8000408:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800040c:	f7ff ff8e 	bl	800032c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <SysTick_Config+0x40>)
 8000412:	2200      	movs	r2, #0
 8000414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000416:	4b04      	ldr	r3, [pc, #16]	; (8000428 <SysTick_Config+0x40>)
 8000418:	2207      	movs	r2, #7
 800041a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800041c:	2300      	movs	r3, #0
}
 800041e:	4618      	mov	r0, r3
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	e000e010 	.word	0xe000e010

0800042c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000434:	6878      	ldr	r0, [r7, #4]
 8000436:	f7ff ff2d 	bl	8000294 <NVIC_SetPriorityGrouping>
}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b086      	sub	sp, #24
 8000446:	af00      	add	r7, sp, #0
 8000448:	4603      	mov	r3, r0
 800044a:	60b9      	str	r1, [r7, #8]
 800044c:	607a      	str	r2, [r7, #4]
 800044e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000450:	2300      	movs	r3, #0
 8000452:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000454:	f7ff ff42 	bl	80002dc <NVIC_GetPriorityGrouping>
 8000458:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	68b9      	ldr	r1, [r7, #8]
 800045e:	6978      	ldr	r0, [r7, #20]
 8000460:	f7ff ff8e 	bl	8000380 <NVIC_EncodePriority>
 8000464:	4602      	mov	r2, r0
 8000466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800046a:	4611      	mov	r1, r2
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff5d 	bl	800032c <NVIC_SetPriority>
}
 8000472:	bf00      	nop
 8000474:	3718      	adds	r7, #24
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b082      	sub	sp, #8
 800047e:	af00      	add	r7, sp, #0
 8000480:	4603      	mov	r3, r0
 8000482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ff35 	bl	80002f8 <NVIC_EnableIRQ>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	b082      	sub	sp, #8
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800049e:	6878      	ldr	r0, [r7, #4]
 80004a0:	f7ff ffa2 	bl	80003e8 <SysTick_Config>
 80004a4:	4603      	mov	r3, r0
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
	...

080004b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004c2:	2300      	movs	r3, #0
 80004c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004c6:	e154      	b.n	8000772 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	2101      	movs	r1, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa01 f303 	lsl.w	r3, r1, r3
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f000 8146 	beq.w	800076c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d003      	beq.n	80004f0 <HAL_GPIO_Init+0x40>
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	2b12      	cmp	r3, #18
 80004ee:	d123      	bne.n	8000538 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	08da      	lsrs	r2, r3, #3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	3208      	adds	r2, #8
 80004f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	f003 0307 	and.w	r3, r3, #7
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	220f      	movs	r2, #15
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	691a      	ldr	r2, [r3, #16]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	f003 0307 	and.w	r3, r3, #7
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	fa02 f303 	lsl.w	r3, r2, r3
 8000524:	693a      	ldr	r2, [r7, #16]
 8000526:	4313      	orrs	r3, r2
 8000528:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	08da      	lsrs	r2, r3, #3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	3208      	adds	r2, #8
 8000532:	6939      	ldr	r1, [r7, #16]
 8000534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	2203      	movs	r2, #3
 8000544:	fa02 f303 	lsl.w	r3, r2, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	693a      	ldr	r2, [r7, #16]
 800054c:	4013      	ands	r3, r2
 800054e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 0203 	and.w	r2, r3, #3
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	fa02 f303 	lsl.w	r3, r2, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4313      	orrs	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00b      	beq.n	800058c <HAL_GPIO_Init+0xdc>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	2b02      	cmp	r3, #2
 800057a:	d007      	beq.n	800058c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000580:	2b11      	cmp	r3, #17
 8000582:	d003      	beq.n	800058c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	2b12      	cmp	r3, #18
 800058a:	d130      	bne.n	80005ee <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	2203      	movs	r2, #3
 8000598:	fa02 f303 	lsl.w	r3, r2, r3
 800059c:	43db      	mvns	r3, r3
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	4013      	ands	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	68da      	ldr	r2, [r3, #12]
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	fa02 f303 	lsl.w	r3, r2, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	693a      	ldr	r2, [r7, #16]
 80005ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005c2:	2201      	movs	r2, #1
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	43db      	mvns	r3, r3
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4013      	ands	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	091b      	lsrs	r3, r3, #4
 80005d8:	f003 0201 	and.w	r2, r3, #1
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	fa02 f303 	lsl.w	r3, r2, r3
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	693a      	ldr	r2, [r7, #16]
 80005ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	68db      	ldr	r3, [r3, #12]
 80005f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2203      	movs	r2, #3
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	693a      	ldr	r2, [r7, #16]
 8000602:	4013      	ands	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	689a      	ldr	r2, [r3, #8]
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4313      	orrs	r3, r2
 8000616:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	693a      	ldr	r2, [r7, #16]
 800061c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000626:	2b00      	cmp	r3, #0
 8000628:	f000 80a0 	beq.w	800076c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062c:	4b58      	ldr	r3, [pc, #352]	; (8000790 <HAL_GPIO_Init+0x2e0>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	4a57      	ldr	r2, [pc, #348]	; (8000790 <HAL_GPIO_Init+0x2e0>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	6193      	str	r3, [r2, #24]
 8000638:	4b55      	ldr	r3, [pc, #340]	; (8000790 <HAL_GPIO_Init+0x2e0>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f003 0301 	and.w	r3, r3, #1
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000644:	4a53      	ldr	r2, [pc, #332]	; (8000794 <HAL_GPIO_Init+0x2e4>)
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	3302      	adds	r3, #2
 800064c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000650:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	f003 0303 	and.w	r3, r3, #3
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	220f      	movs	r2, #15
 800065c:	fa02 f303 	lsl.w	r3, r2, r3
 8000660:	43db      	mvns	r3, r3
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	4013      	ands	r3, r2
 8000666:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800066e:	d019      	beq.n	80006a4 <HAL_GPIO_Init+0x1f4>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a49      	ldr	r2, [pc, #292]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d013      	beq.n	80006a0 <HAL_GPIO_Init+0x1f0>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a48      	ldr	r2, [pc, #288]	; (800079c <HAL_GPIO_Init+0x2ec>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d00d      	beq.n	800069c <HAL_GPIO_Init+0x1ec>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a47      	ldr	r2, [pc, #284]	; (80007a0 <HAL_GPIO_Init+0x2f0>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d007      	beq.n	8000698 <HAL_GPIO_Init+0x1e8>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a46      	ldr	r2, [pc, #280]	; (80007a4 <HAL_GPIO_Init+0x2f4>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d101      	bne.n	8000694 <HAL_GPIO_Init+0x1e4>
 8000690:	2304      	movs	r3, #4
 8000692:	e008      	b.n	80006a6 <HAL_GPIO_Init+0x1f6>
 8000694:	2305      	movs	r3, #5
 8000696:	e006      	b.n	80006a6 <HAL_GPIO_Init+0x1f6>
 8000698:	2303      	movs	r3, #3
 800069a:	e004      	b.n	80006a6 <HAL_GPIO_Init+0x1f6>
 800069c:	2302      	movs	r3, #2
 800069e:	e002      	b.n	80006a6 <HAL_GPIO_Init+0x1f6>
 80006a0:	2301      	movs	r3, #1
 80006a2:	e000      	b.n	80006a6 <HAL_GPIO_Init+0x1f6>
 80006a4:	2300      	movs	r3, #0
 80006a6:	697a      	ldr	r2, [r7, #20]
 80006a8:	f002 0203 	and.w	r2, r2, #3
 80006ac:	0092      	lsls	r2, r2, #2
 80006ae:	4093      	lsls	r3, r2
 80006b0:	693a      	ldr	r2, [r7, #16]
 80006b2:	4313      	orrs	r3, r2
 80006b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006b6:	4937      	ldr	r1, [pc, #220]	; (8000794 <HAL_GPIO_Init+0x2e4>)
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	089b      	lsrs	r3, r3, #2
 80006bc:	3302      	adds	r3, #2
 80006be:	693a      	ldr	r2, [r7, #16]
 80006c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006c4:	4b38      	ldr	r3, [pc, #224]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	43db      	mvns	r3, r3
 80006ce:	693a      	ldr	r2, [r7, #16]
 80006d0:	4013      	ands	r3, r2
 80006d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d003      	beq.n	80006e8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80006e0:	693a      	ldr	r2, [r7, #16]
 80006e2:	68fb      	ldr	r3, [r7, #12]
 80006e4:	4313      	orrs	r3, r2
 80006e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006e8:	4a2f      	ldr	r2, [pc, #188]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006ee:	4b2e      	ldr	r3, [pc, #184]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 80006f0:	685b      	ldr	r3, [r3, #4]
 80006f2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006f4:	68fb      	ldr	r3, [r7, #12]
 80006f6:	43db      	mvns	r3, r3
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	4013      	ands	r3, r2
 80006fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	685b      	ldr	r3, [r3, #4]
 8000702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000706:	2b00      	cmp	r3, #0
 8000708:	d003      	beq.n	8000712 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 800070a:	693a      	ldr	r2, [r7, #16]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4313      	orrs	r3, r2
 8000710:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000712:	4a25      	ldr	r2, [pc, #148]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 8000714:	693b      	ldr	r3, [r7, #16]
 8000716:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000718:	4b23      	ldr	r3, [pc, #140]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 800071a:	689b      	ldr	r3, [r3, #8]
 800071c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	43db      	mvns	r3, r3
 8000722:	693a      	ldr	r2, [r7, #16]
 8000724:	4013      	ands	r3, r2
 8000726:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	685b      	ldr	r3, [r3, #4]
 800072c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000730:	2b00      	cmp	r3, #0
 8000732:	d003      	beq.n	800073c <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8000734:	693a      	ldr	r2, [r7, #16]
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	4313      	orrs	r3, r2
 800073a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800073c:	4a1a      	ldr	r2, [pc, #104]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000742:	4b19      	ldr	r3, [pc, #100]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 8000744:	68db      	ldr	r3, [r3, #12]
 8000746:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	43db      	mvns	r3, r3
 800074c:	693a      	ldr	r2, [r7, #16]
 800074e:	4013      	ands	r3, r2
 8000750:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800075a:	2b00      	cmp	r3, #0
 800075c:	d003      	beq.n	8000766 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	4313      	orrs	r3, r2
 8000764:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000766:	4a10      	ldr	r2, [pc, #64]	; (80007a8 <HAL_GPIO_Init+0x2f8>)
 8000768:	693b      	ldr	r3, [r7, #16]
 800076a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	3301      	adds	r3, #1
 8000770:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	fa22 f303 	lsr.w	r3, r2, r3
 800077c:	2b00      	cmp	r3, #0
 800077e:	f47f aea3 	bne.w	80004c8 <HAL_GPIO_Init+0x18>
  }
}
 8000782:	bf00      	nop
 8000784:	371c      	adds	r7, #28
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	40021000 	.word	0x40021000
 8000794:	40010000 	.word	0x40010000
 8000798:	48000400 	.word	0x48000400
 800079c:	48000800 	.word	0x48000800
 80007a0:	48000c00 	.word	0x48000c00
 80007a4:	48001000 	.word	0x48001000
 80007a8:	40010400 	.word	0x40010400

080007ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	807b      	strh	r3, [r7, #2]
 80007b8:	4613      	mov	r3, r2
 80007ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007bc:	787b      	ldrb	r3, [r7, #1]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d003      	beq.n	80007ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007c2:	887a      	ldrh	r2, [r7, #2]
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007c8:	e002      	b.n	80007d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ca:	887a      	ldrh	r2, [r7, #2]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr

080007dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d101      	bne.n	80007ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	e081      	b.n	80008f2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d106      	bne.n	8000808 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f003 f8d8 	bl	80039b8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2224      	movs	r2, #36	; 0x24
 800080c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f022 0201 	bic.w	r2, r2, #1
 800081e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	685a      	ldr	r2, [r3, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800082c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	689a      	ldr	r2, [r3, #8]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800083c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	68db      	ldr	r3, [r3, #12]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d107      	bne.n	8000856 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	689a      	ldr	r2, [r3, #8]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	e006      	b.n	8000864 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	689a      	ldr	r2, [r3, #8]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000862:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	68db      	ldr	r3, [r3, #12]
 8000868:	2b02      	cmp	r3, #2
 800086a:	d104      	bne.n	8000876 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000874:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	6812      	ldr	r2, [r2, #0]
 8000880:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000884:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000888:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	68da      	ldr	r2, [r3, #12]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000898:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	691a      	ldr	r2, [r3, #16]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	695b      	ldr	r3, [r3, #20]
 80008a2:	ea42 0103 	orr.w	r1, r2, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	699b      	ldr	r3, [r3, #24]
 80008aa:	021a      	lsls	r2, r3, #8
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	430a      	orrs	r2, r1
 80008b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	69d9      	ldr	r1, [r3, #28]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	6a1a      	ldr	r2, [r3, #32]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	430a      	orrs	r2, r1
 80008c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f042 0201 	orr.w	r2, r2, #1
 80008d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2200      	movs	r2, #0
 80008d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2220      	movs	r2, #32
 80008de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2200      	movs	r2, #0
 80008e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2200      	movs	r2, #0
 80008ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80008fa:	b480      	push	{r7}
 80008fc:	b083      	sub	sp, #12
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
 8000902:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800090a:	b2db      	uxtb	r3, r3
 800090c:	2b20      	cmp	r3, #32
 800090e:	d138      	bne.n	8000982 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000916:	2b01      	cmp	r3, #1
 8000918:	d101      	bne.n	800091e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800091a:	2302      	movs	r3, #2
 800091c:	e032      	b.n	8000984 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2201      	movs	r2, #1
 8000922:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2224      	movs	r2, #36	; 0x24
 800092a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	f022 0201 	bic.w	r2, r2, #1
 800093c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800094c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	6819      	ldr	r1, [r3, #0]
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	683a      	ldr	r2, [r7, #0]
 800095a:	430a      	orrs	r2, r1
 800095c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f042 0201 	orr.w	r2, r2, #1
 800096c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	2220      	movs	r2, #32
 8000972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2200      	movs	r2, #0
 800097a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	e000      	b.n	8000984 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000982:	2302      	movs	r3, #2
  }
}
 8000984:	4618      	mov	r0, r3
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b20      	cmp	r3, #32
 80009a8:	d139      	bne.n	8000a1e <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d101      	bne.n	80009b8 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 80009b4:	2302      	movs	r3, #2
 80009b6:	e033      	b.n	8000a20 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2201      	movs	r2, #1
 80009bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2224      	movs	r2, #36	; 0x24
 80009c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f022 0201 	bic.w	r2, r2, #1
 80009d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80009e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	021b      	lsls	r3, r3, #8
 80009ec:	68fa      	ldr	r2, [r7, #12]
 80009ee:	4313      	orrs	r3, r2
 80009f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f042 0201 	orr.w	r2, r2, #1
 8000a08:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2220      	movs	r2, #32
 8000a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2200      	movs	r2, #0
 8000a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	e000      	b.n	8000a20 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8000a1e:	2302      	movs	r3, #2
  }
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3714      	adds	r7, #20
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8000a34:	2300      	movs	r3, #0
 8000a36:	60fb      	str	r3, [r7, #12]

  uint32_t wInterrupt_Mask = 0U;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d101      	bne.n	8000a46 <HAL_PCD_Init+0x1a>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e0ce      	b.n	8000be4 <HAL_PCD_Init+0x1b8>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d106      	bne.n	8000a60 <HAL_PCD_Init+0x34>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f003 f8dc 	bl	8003c18 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2203      	movs	r2, #3
 8000a64:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 
 /* Init endpoints structures */
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	e040      	b.n	8000af0 <HAL_PCD_Init+0xc4>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8000a6e:	6879      	ldr	r1, [r7, #4]
 8000a70:	68fa      	ldr	r2, [r7, #12]
 8000a72:	4613      	mov	r3, r2
 8000a74:	00db      	lsls	r3, r3, #3
 8000a76:	1a9b      	subs	r3, r3, r2
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	440b      	add	r3, r1
 8000a7c:	3329      	adds	r3, #41	; 0x29
 8000a7e:	2201      	movs	r2, #1
 8000a80:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].num = i;
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	b2d8      	uxtb	r0, r3
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	1a9b      	subs	r3, r3, r2
 8000a90:	009b      	lsls	r3, r3, #2
 8000a92:	440b      	add	r3, r1
 8000a94:	3328      	adds	r3, #40	; 0x28
 8000a96:	4602      	mov	r2, r0
 8000a98:	701a      	strb	r2, [r3, #0]
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8000a9a:	6879      	ldr	r1, [r7, #4]
 8000a9c:	68fa      	ldr	r2, [r7, #12]
 8000a9e:	4613      	mov	r3, r2
 8000aa0:	00db      	lsls	r3, r3, #3
 8000aa2:	1a9b      	subs	r3, r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	440b      	add	r3, r1
 8000aa8:	332b      	adds	r3, #43	; 0x2b
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].maxpacket =  0U;
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	68fa      	ldr	r2, [r7, #12]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	00db      	lsls	r3, r3, #3
 8000ab6:	1a9b      	subs	r3, r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	440b      	add	r3, r1
 8000abc:	3334      	adds	r3, #52	; 0x34
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_buff = 0U;
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	68fa      	ldr	r2, [r7, #12]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	1a9b      	subs	r3, r3, r2
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	440b      	add	r3, r1
 8000ad0:	3338      	adds	r3, #56	; 0x38
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_len = 0U;
 8000ad6:	6879      	ldr	r1, [r7, #4]
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	4613      	mov	r3, r2
 8000adc:	00db      	lsls	r3, r3, #3
 8000ade:	1a9b      	subs	r3, r3, r2
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	440b      	add	r3, r1
 8000ae4:	333c      	adds	r3, #60	; 0x3c
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	68fa      	ldr	r2, [r7, #12]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d3b9      	bcc.n	8000a6e <HAL_PCD_Init+0x42>
 }
 
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	e046      	b.n	8000b8e <HAL_PCD_Init+0x162>
 {
   hpcd->OUT_ep[i].is_in = 0U;
 8000b00:	6879      	ldr	r1, [r7, #4]
 8000b02:	68fa      	ldr	r2, [r7, #12]
 8000b04:	4613      	mov	r3, r2
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	1a9b      	subs	r3, r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	440b      	add	r3, r1
 8000b0e:	f203 13cd 	addw	r3, r3, #461	; 0x1cd
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].num = i;
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	b2d8      	uxtb	r0, r3
 8000b1a:	6879      	ldr	r1, [r7, #4]
 8000b1c:	68fa      	ldr	r2, [r7, #12]
 8000b1e:	4613      	mov	r3, r2
 8000b20:	00db      	lsls	r3, r3, #3
 8000b22:	1a9b      	subs	r3, r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	440b      	add	r3, r1
 8000b28:	f503 73e6 	add.w	r3, r3, #460	; 0x1cc
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	701a      	strb	r2, [r3, #0]
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8000b30:	6879      	ldr	r1, [r7, #4]
 8000b32:	68fa      	ldr	r2, [r7, #12]
 8000b34:	4613      	mov	r3, r2
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	1a9b      	subs	r3, r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	440b      	add	r3, r1
 8000b3e:	f203 13cf 	addw	r3, r3, #463	; 0x1cf
 8000b42:	2200      	movs	r2, #0
 8000b44:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].maxpacket = 0U;
 8000b46:	6879      	ldr	r1, [r7, #4]
 8000b48:	68fa      	ldr	r2, [r7, #12]
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	00db      	lsls	r3, r3, #3
 8000b4e:	1a9b      	subs	r3, r3, r2
 8000b50:	009b      	lsls	r3, r3, #2
 8000b52:	440b      	add	r3, r1
 8000b54:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8000b5c:	6879      	ldr	r1, [r7, #4]
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	4613      	mov	r3, r2
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	1a9b      	subs	r3, r3, r2
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	440b      	add	r3, r1
 8000b6a:	f503 73ee 	add.w	r3, r3, #476	; 0x1dc
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_len = 0U;
 8000b72:	6879      	ldr	r1, [r7, #4]
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	4613      	mov	r3, r2
 8000b78:	00db      	lsls	r3, r3, #3
 8000b7a:	1a9b      	subs	r3, r3, r2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	440b      	add	r3, r1
 8000b80:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	68fa      	ldr	r2, [r7, #12]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3b3      	bcc.n	8000b00 <HAL_PCD_Init+0xd4>
 }
  
 /* Init Device */
 /*CNTR_FRES = 1U*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*CNTR_FRES = 0U*/
 hpcd->Instance->CNTR = 0U;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0U;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8000bc0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8000bc4:	60bb      	str	r3, [r7, #8]
  | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	68ba      	ldr	r2, [r7, #8]
 8000bcc:	b292      	uxth	r2, r2
 8000bce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0U;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	2201      	movs	r2, #1
 8000bde:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371

 return HAL_OK;
 8000be2:	2300      	movs	r3, #0
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	1d3b      	adds	r3, r7, #4
 8000bf6:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bf8:	1d3b      	adds	r3, r7, #4
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	f000 beda 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c06:	1d3b      	adds	r3, r7, #4
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f003 0301 	and.w	r3, r3, #1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f000 816e 	beq.w	8000ef2 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c16:	4bb5      	ldr	r3, [pc, #724]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f003 030c 	and.w	r3, r3, #12
 8000c1e:	2b04      	cmp	r3, #4
 8000c20:	d00c      	beq.n	8000c3c <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c22:	4bb2      	ldr	r3, [pc, #712]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	f003 030c 	and.w	r3, r3, #12
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	d15a      	bne.n	8000ce4 <HAL_RCC_OscConfig+0xf8>
 8000c2e:	4baf      	ldr	r3, [pc, #700]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c3a:	d153      	bne.n	8000ce4 <HAL_RCC_OscConfig+0xf8>
 8000c3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c40:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c44:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000c50:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c54:	fab3 f383 	clz	r3, r3
 8000c58:	b2db      	uxtb	r3, r3
 8000c5a:	095b      	lsrs	r3, r3, #5
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d102      	bne.n	8000c6e <HAL_RCC_OscConfig+0x82>
 8000c68:	4ba0      	ldr	r3, [pc, #640]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	e015      	b.n	8000c9a <HAL_RCC_OscConfig+0xae>
 8000c6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c72:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c76:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000c7a:	fa93 f3a3 	rbit	r3, r3
 8000c7e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000c82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c86:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000c8a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000c8e:	fa93 f3a3 	rbit	r3, r3
 8000c92:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000c96:	4b95      	ldr	r3, [pc, #596]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000c9e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000ca2:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000ca6:	fa92 f2a2 	rbit	r2, r2
 8000caa:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000cae:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	b252      	sxtb	r2, r2
 8000cb8:	f042 0220 	orr.w	r2, r2, #32
 8000cbc:	b252      	sxtb	r2, r2
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	f002 021f 	and.w	r2, r2, #31
 8000cc4:	2101      	movs	r1, #1
 8000cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000cca:	4013      	ands	r3, r2
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 810f 	beq.w	8000ef0 <HAL_RCC_OscConfig+0x304>
 8000cd2:	1d3b      	adds	r3, r7, #4
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	f040 8109 	bne.w	8000ef0 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	f000 be6b 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ce4:	1d3b      	adds	r3, r7, #4
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cee:	d106      	bne.n	8000cfe <HAL_RCC_OscConfig+0x112>
 8000cf0:	4b7e      	ldr	r3, [pc, #504]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a7d      	ldr	r2, [pc, #500]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cfa:	6013      	str	r3, [r2, #0]
 8000cfc:	e030      	b.n	8000d60 <HAL_RCC_OscConfig+0x174>
 8000cfe:	1d3b      	adds	r3, r7, #4
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d10c      	bne.n	8000d22 <HAL_RCC_OscConfig+0x136>
 8000d08:	4b78      	ldr	r3, [pc, #480]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a77      	ldr	r2, [pc, #476]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d12:	6013      	str	r3, [r2, #0]
 8000d14:	4b75      	ldr	r3, [pc, #468]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a74      	ldr	r2, [pc, #464]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d1e:	6013      	str	r3, [r2, #0]
 8000d20:	e01e      	b.n	8000d60 <HAL_RCC_OscConfig+0x174>
 8000d22:	1d3b      	adds	r3, r7, #4
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d2c:	d10c      	bne.n	8000d48 <HAL_RCC_OscConfig+0x15c>
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a6e      	ldr	r2, [pc, #440]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	4b6c      	ldr	r3, [pc, #432]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a6b      	ldr	r2, [pc, #428]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d44:	6013      	str	r3, [r2, #0]
 8000d46:	e00b      	b.n	8000d60 <HAL_RCC_OscConfig+0x174>
 8000d48:	4b68      	ldr	r3, [pc, #416]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a67      	ldr	r2, [pc, #412]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b65      	ldr	r3, [pc, #404]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a64      	ldr	r2, [pc, #400]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d5e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000d60:	4b62      	ldr	r3, [pc, #392]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d64:	f023 020f 	bic.w	r2, r3, #15
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	495f      	ldr	r1, [pc, #380]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000d70:	4313      	orrs	r3, r2
 8000d72:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d05a      	beq.n	8000e34 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d7e:	f7ff fa7d 	bl	800027c <HAL_GetTick>
 8000d82:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d86:	e00a      	b.n	8000d9e <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d88:	f7ff fa78 	bl	800027c <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	2b64      	cmp	r3, #100	; 0x64
 8000d96:	d902      	bls.n	8000d9e <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	f000 be0e 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
 8000d9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000da2:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da6:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000daa:	fa93 f3a3 	rbit	r3, r3
 8000dae:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000db2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000db6:	fab3 f383 	clz	r3, r3
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	095b      	lsrs	r3, r3, #5
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d102      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x1e4>
 8000dca:	4b48      	ldr	r3, [pc, #288]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	e015      	b.n	8000dfc <HAL_RCC_OscConfig+0x210>
 8000dd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dd4:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd8:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000ddc:	fa93 f3a3 	rbit	r3, r3
 8000de0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000de4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000dec:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000df0:	fa93 f3a3 	rbit	r3, r3
 8000df4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000df8:	4b3c      	ldr	r3, [pc, #240]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dfc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e00:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000e04:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000e08:	fa92 f2a2 	rbit	r2, r2
 8000e0c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000e10:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e14:	fab2 f282 	clz	r2, r2
 8000e18:	b252      	sxtb	r2, r2
 8000e1a:	f042 0220 	orr.w	r2, r2, #32
 8000e1e:	b252      	sxtb	r2, r2
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	f002 021f 	and.w	r2, r2, #31
 8000e26:	2101      	movs	r1, #1
 8000e28:	fa01 f202 	lsl.w	r2, r1, r2
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0aa      	beq.n	8000d88 <HAL_RCC_OscConfig+0x19c>
 8000e32:	e05e      	b.n	8000ef2 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e34:	f7ff fa22 	bl	800027c <HAL_GetTick>
 8000e38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e3c:	e00a      	b.n	8000e54 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e3e:	f7ff fa1d 	bl	800027c <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	2b64      	cmp	r3, #100	; 0x64
 8000e4c:	d902      	bls.n	8000e54 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	f000 bdb3 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
 8000e54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e58:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e5c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000e60:	fa93 f3a3 	rbit	r3, r3
 8000e64:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000e68:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e6c:	fab3 f383 	clz	r3, r3
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	095b      	lsrs	r3, r3, #5
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d102      	bne.n	8000e86 <HAL_RCC_OscConfig+0x29a>
 8000e80:	4b1a      	ldr	r3, [pc, #104]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	e015      	b.n	8000eb2 <HAL_RCC_OscConfig+0x2c6>
 8000e86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e8a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000e92:	fa93 f3a3 	rbit	r3, r3
 8000e96:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000e9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e9e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ea2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000ea6:	fa93 f3a3 	rbit	r3, r3
 8000eaa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000eae:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <HAL_RCC_OscConfig+0x300>)
 8000eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000eb6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000eba:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000ebe:	fa92 f2a2 	rbit	r2, r2
 8000ec2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000ec6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000eca:	fab2 f282 	clz	r2, r2
 8000ece:	b252      	sxtb	r2, r2
 8000ed0:	f042 0220 	orr.w	r2, r2, #32
 8000ed4:	b252      	sxtb	r2, r2
 8000ed6:	b2d2      	uxtb	r2, r2
 8000ed8:	f002 021f 	and.w	r2, r2, #31
 8000edc:	2101      	movs	r1, #1
 8000ede:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d1aa      	bne.n	8000e3e <HAL_RCC_OscConfig+0x252>
 8000ee8:	e003      	b.n	8000ef2 <HAL_RCC_OscConfig+0x306>
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 8170 	beq.w	80011e2 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f02:	4bd0      	ldr	r3, [pc, #832]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f0e:	4bcd      	ldr	r3, [pc, #820]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d16d      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x40a>
 8000f1a:	4bca      	ldr	r3, [pc, #808]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d167      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x40a>
 8000f26:	2302      	movs	r3, #2
 8000f28:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2c:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000f30:	fa93 f3a3 	rbit	r3, r3
 8000f34:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000f38:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f3c:	fab3 f383 	clz	r3, r3
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	095b      	lsrs	r3, r3, #5
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d102      	bne.n	8000f56 <HAL_RCC_OscConfig+0x36a>
 8000f50:	4bbc      	ldr	r3, [pc, #752]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	e013      	b.n	8000f7e <HAL_RCC_OscConfig+0x392>
 8000f56:	2302      	movs	r3, #2
 8000f58:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000f60:	fa93 f3a3 	rbit	r3, r3
 8000f64:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000f68:	2302      	movs	r3, #2
 8000f6a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000f6e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000f7a:	4bb2      	ldr	r3, [pc, #712]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7e:	2202      	movs	r2, #2
 8000f80:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000f84:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000f88:	fa92 f2a2 	rbit	r2, r2
 8000f8c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000f90:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000f94:	fab2 f282 	clz	r2, r2
 8000f98:	b252      	sxtb	r2, r2
 8000f9a:	f042 0220 	orr.w	r2, r2, #32
 8000f9e:	b252      	sxtb	r2, r2
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	f002 021f 	and.w	r2, r2, #31
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	4013      	ands	r3, r2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d007      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x3d6>
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d002      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	f000 bcfc 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc2:	4ba0      	ldr	r3, [pc, #640]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	6959      	ldr	r1, [r3, #20]
 8000fd0:	23f8      	movs	r3, #248	; 0xf8
 8000fd2:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd6:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000fda:	fa93 f3a3 	rbit	r3, r3
 8000fde:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000fe2:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000fe6:	fab3 f383 	clz	r3, r3
 8000fea:	fa01 f303 	lsl.w	r3, r1, r3
 8000fee:	4995      	ldr	r1, [pc, #596]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff4:	e0f5      	b.n	80011e2 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	691b      	ldr	r3, [r3, #16]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f000 8085 	beq.w	800110c <HAL_RCC_OscConfig+0x520>
 8001002:	2301      	movs	r3, #1
 8001004:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001008:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800100c:	fa93 f3a3 	rbit	r3, r3
 8001010:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001014:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001018:	fab3 f383 	clz	r3, r3
 800101c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001020:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	461a      	mov	r2, r3
 8001028:	2301      	movs	r3, #1
 800102a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800102c:	f7ff f926 	bl	800027c <HAL_GetTick>
 8001030:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	e00a      	b.n	800104c <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001036:	f7ff f921 	bl	800027c <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	2b02      	cmp	r3, #2
 8001044:	d902      	bls.n	800104c <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8001046:	2303      	movs	r3, #3
 8001048:	f000 bcb7 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
 800104c:	2302      	movs	r3, #2
 800104e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001052:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001056:	fa93 f3a3 	rbit	r3, r3
 800105a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 800105e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001062:	fab3 f383 	clz	r3, r3
 8001066:	b2db      	uxtb	r3, r3
 8001068:	095b      	lsrs	r3, r3, #5
 800106a:	b2db      	uxtb	r3, r3
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d102      	bne.n	800107c <HAL_RCC_OscConfig+0x490>
 8001076:	4b73      	ldr	r3, [pc, #460]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	e013      	b.n	80010a4 <HAL_RCC_OscConfig+0x4b8>
 800107c:	2302      	movs	r3, #2
 800107e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001082:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001086:	fa93 f3a3 	rbit	r3, r3
 800108a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800108e:	2302      	movs	r3, #2
 8001090:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001094:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001098:	fa93 f3a3 	rbit	r3, r3
 800109c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010a0:	4b68      	ldr	r3, [pc, #416]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 80010a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a4:	2202      	movs	r2, #2
 80010a6:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80010aa:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80010ae:	fa92 f2a2 	rbit	r2, r2
 80010b2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80010b6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010ba:	fab2 f282 	clz	r2, r2
 80010be:	b252      	sxtb	r2, r2
 80010c0:	f042 0220 	orr.w	r2, r2, #32
 80010c4:	b252      	sxtb	r2, r2
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	f002 021f 	and.w	r2, r2, #31
 80010cc:	2101      	movs	r1, #1
 80010ce:	fa01 f202 	lsl.w	r2, r1, r2
 80010d2:	4013      	ands	r3, r2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0ae      	beq.n	8001036 <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d8:	4b5a      	ldr	r3, [pc, #360]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6959      	ldr	r1, [r3, #20]
 80010e6:	23f8      	movs	r3, #248	; 0xf8
 80010e8:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80010f0:	fa93 f3a3 	rbit	r3, r3
 80010f4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 80010f8:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80010fc:	fab3 f383 	clz	r3, r3
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	494f      	ldr	r1, [pc, #316]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8001106:	4313      	orrs	r3, r2
 8001108:	600b      	str	r3, [r1, #0]
 800110a:	e06a      	b.n	80011e2 <HAL_RCC_OscConfig+0x5f6>
 800110c:	2301      	movs	r3, #1
 800110e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001112:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001116:	fa93 f3a3 	rbit	r3, r3
 800111a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 800111e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001122:	fab3 f383 	clz	r3, r3
 8001126:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800112a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	461a      	mov	r2, r3
 8001132:	2300      	movs	r3, #0
 8001134:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001136:	f7ff f8a1 	bl	800027c <HAL_GetTick>
 800113a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800113e:	e00a      	b.n	8001156 <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001140:	f7ff f89c 	bl	800027c <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d902      	bls.n	8001156 <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	f000 bc32 	b.w	80019ba <HAL_RCC_OscConfig+0xdce>
 8001156:	2302      	movs	r3, #2
 8001158:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800115c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001160:	fa93 f3a3 	rbit	r3, r3
 8001164:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001168:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800116c:	fab3 f383 	clz	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	095b      	lsrs	r3, r3, #5
 8001174:	b2db      	uxtb	r3, r3
 8001176:	f043 0301 	orr.w	r3, r3, #1
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b01      	cmp	r3, #1
 800117e:	d102      	bne.n	8001186 <HAL_RCC_OscConfig+0x59a>
 8001180:	4b30      	ldr	r3, [pc, #192]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	e013      	b.n	80011ae <HAL_RCC_OscConfig+0x5c2>
 8001186:	2302      	movs	r3, #2
 8001188:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001190:	fa93 f3a3 	rbit	r3, r3
 8001194:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001198:	2302      	movs	r3, #2
 800119a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800119e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80011a2:	fa93 f3a3 	rbit	r3, r3
 80011a6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011aa:	4b26      	ldr	r3, [pc, #152]	; (8001244 <HAL_RCC_OscConfig+0x658>)
 80011ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ae:	2202      	movs	r2, #2
 80011b0:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80011b4:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80011b8:	fa92 f2a2 	rbit	r2, r2
 80011bc:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80011c0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80011c4:	fab2 f282 	clz	r2, r2
 80011c8:	b252      	sxtb	r2, r2
 80011ca:	f042 0220 	orr.w	r2, r2, #32
 80011ce:	b252      	sxtb	r2, r2
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	f002 021f 	and.w	r2, r2, #31
 80011d6:	2101      	movs	r1, #1
 80011d8:	fa01 f202 	lsl.w	r2, r1, r2
 80011dc:	4013      	ands	r3, r2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1ae      	bne.n	8001140 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0308 	and.w	r3, r3, #8
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 80d8 	beq.w	80013a2 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011f2:	1d3b      	adds	r3, r7, #4
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d067      	beq.n	80012cc <HAL_RCC_OscConfig+0x6e0>
 80011fc:	2301      	movs	r3, #1
 80011fe:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 800120e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001212:	fab3 f383 	clz	r3, r3
 8001216:	461a      	mov	r2, r3
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <HAL_RCC_OscConfig+0x65c>)
 800121a:	4413      	add	r3, r2
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	461a      	mov	r2, r3
 8001220:	2301      	movs	r3, #1
 8001222:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001224:	f7ff f82a 	bl	800027c <HAL_GetTick>
 8001228:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122c:	e00e      	b.n	800124c <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800122e:	f7ff f825 	bl	800027c <HAL_GetTick>
 8001232:	4602      	mov	r2, r0
 8001234:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d906      	bls.n	800124c <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e3bb      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000
 8001248:	10908120 	.word	0x10908120
 800124c:	2302      	movs	r3, #2
 800124e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001252:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001256:	fa93 f3a3 	rbit	r3, r3
 800125a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800125e:	2302      	movs	r3, #2
 8001260:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001264:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001268:	fa93 f2a3 	rbit	r2, r3
 800126c:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001276:	2202      	movs	r2, #2
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	fa93 f2a3 	rbit	r2, r3
 8001284:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001288:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128a:	4ba5      	ldr	r3, [pc, #660]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800128c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800128e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001292:	2102      	movs	r1, #2
 8001294:	6019      	str	r1, [r3, #0]
 8001296:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	fa93 f1a3 	rbit	r1, r3
 80012a0:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012a4:	6019      	str	r1, [r3, #0]
  return(result);
 80012a6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	fab3 f383 	clz	r3, r3
 80012b0:	b25b      	sxtb	r3, r3
 80012b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012b6:	b25b      	sxtb	r3, r3
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	f003 031f 	and.w	r3, r3, #31
 80012be:	2101      	movs	r1, #1
 80012c0:	fa01 f303 	lsl.w	r3, r1, r3
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d0b1      	beq.n	800122e <HAL_RCC_OscConfig+0x642>
 80012ca:	e06a      	b.n	80013a2 <HAL_RCC_OscConfig+0x7b6>
 80012cc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012d0:	2201      	movs	r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012d4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	fa93 f2a3 	rbit	r2, r3
 80012de:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012e2:	601a      	str	r2, [r3, #0]
  return(result);
 80012e4:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80012e8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012ea:	fab3 f383 	clz	r3, r3
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b8c      	ldr	r3, [pc, #560]	; (8001524 <HAL_RCC_OscConfig+0x938>)
 80012f2:	4413      	add	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	461a      	mov	r2, r3
 80012f8:	2300      	movs	r3, #0
 80012fa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fc:	f7fe ffbe 	bl	800027c <HAL_GetTick>
 8001300:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001304:	e009      	b.n	800131a <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001306:	f7fe ffb9 	bl	800027c <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	2b02      	cmp	r3, #2
 8001314:	d901      	bls.n	800131a <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e34f      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 800131a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800131e:	2202      	movs	r2, #2
 8001320:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001322:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	fa93 f2a3 	rbit	r2, r3
 800132c:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001336:	2202      	movs	r2, #2
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	fa93 f2a3 	rbit	r2, r3
 8001344:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800134e:	2202      	movs	r2, #2
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	fa93 f2a3 	rbit	r2, r3
 800135c:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001360:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001362:	4b6f      	ldr	r3, [pc, #444]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001364:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001366:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800136a:	2102      	movs	r1, #2
 800136c:	6019      	str	r1, [r3, #0]
 800136e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	fa93 f1a3 	rbit	r1, r3
 8001378:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800137c:	6019      	str	r1, [r3, #0]
  return(result);
 800137e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	fab3 f383 	clz	r3, r3
 8001388:	b25b      	sxtb	r3, r3
 800138a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800138e:	b25b      	sxtb	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f003 031f 	and.w	r3, r3, #31
 8001396:	2101      	movs	r1, #1
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	4013      	ands	r3, r2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1b1      	bne.n	8001306 <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0304 	and.w	r3, r3, #4
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	f000 8159 	beq.w	8001664 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b8:	4b59      	ldr	r3, [pc, #356]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 80013ba:	69db      	ldr	r3, [r3, #28]
 80013bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d112      	bne.n	80013ea <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c4:	4b56      	ldr	r3, [pc, #344]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	4a55      	ldr	r2, [pc, #340]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 80013ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ce:	61d3      	str	r3, [r2, #28]
 80013d0:	4b53      	ldr	r3, [pc, #332]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80013d8:	f107 030c 	add.w	r3, r7, #12
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	f107 030c 	add.w	r3, r7, #12
 80013e2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e4:	2301      	movs	r3, #1
 80013e6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ea:	4b4f      	ldr	r3, [pc, #316]	; (8001528 <HAL_RCC_OscConfig+0x93c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d11a      	bne.n	800142c <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f6:	4b4c      	ldr	r3, [pc, #304]	; (8001528 <HAL_RCC_OscConfig+0x93c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a4b      	ldr	r2, [pc, #300]	; (8001528 <HAL_RCC_OscConfig+0x93c>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001400:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001402:	f7fe ff3b 	bl	800027c <HAL_GetTick>
 8001406:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140a:	e009      	b.n	8001420 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140c:	f7fe ff36 	bl	800027c <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b64      	cmp	r3, #100	; 0x64
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e2cc      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001420:	4b41      	ldr	r3, [pc, #260]	; (8001528 <HAL_RCC_OscConfig+0x93c>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0ef      	beq.n	800140c <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800142c:	1d3b      	adds	r3, r7, #4
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d106      	bne.n	8001444 <HAL_RCC_OscConfig+0x858>
 8001436:	4b3a      	ldr	r3, [pc, #232]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	4a39      	ldr	r2, [pc, #228]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6213      	str	r3, [r2, #32]
 8001442:	e02f      	b.n	80014a4 <HAL_RCC_OscConfig+0x8b8>
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x87c>
 800144e:	4b34      	ldr	r3, [pc, #208]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001450:	6a1b      	ldr	r3, [r3, #32]
 8001452:	4a33      	ldr	r2, [pc, #204]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001454:	f023 0301 	bic.w	r3, r3, #1
 8001458:	6213      	str	r3, [r2, #32]
 800145a:	4b31      	ldr	r3, [pc, #196]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	4a30      	ldr	r2, [pc, #192]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001460:	f023 0304 	bic.w	r3, r3, #4
 8001464:	6213      	str	r3, [r2, #32]
 8001466:	e01d      	b.n	80014a4 <HAL_RCC_OscConfig+0x8b8>
 8001468:	1d3b      	adds	r3, r7, #4
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	2b05      	cmp	r3, #5
 8001470:	d10c      	bne.n	800148c <HAL_RCC_OscConfig+0x8a0>
 8001472:	4b2b      	ldr	r3, [pc, #172]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	4a2a      	ldr	r2, [pc, #168]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001478:	f043 0304 	orr.w	r3, r3, #4
 800147c:	6213      	str	r3, [r2, #32]
 800147e:	4b28      	ldr	r3, [pc, #160]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4a27      	ldr	r2, [pc, #156]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6213      	str	r3, [r2, #32]
 800148a:	e00b      	b.n	80014a4 <HAL_RCC_OscConfig+0x8b8>
 800148c:	4b24      	ldr	r3, [pc, #144]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	4a23      	ldr	r2, [pc, #140]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 8001492:	f023 0301 	bic.w	r3, r3, #1
 8001496:	6213      	str	r3, [r2, #32]
 8001498:	4b21      	ldr	r3, [pc, #132]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4a20      	ldr	r2, [pc, #128]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800149e:	f023 0304 	bic.w	r3, r3, #4
 80014a2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d06b      	beq.n	8001586 <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ae:	f7fe fee5 	bl	800027c <HAL_GetTick>
 80014b2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014b6:	e00b      	b.n	80014d0 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014b8:	f7fe fee0 	bl	800027c <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e274      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 80014d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014d4:	2202      	movs	r2, #2
 80014d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	fa93 f2a3 	rbit	r2, r3
 80014e2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014ec:	2202      	movs	r2, #2
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	fa93 f2a3 	rbit	r2, r3
 80014fa:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80014fe:	601a      	str	r2, [r3, #0]
  return(result);
 8001500:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001504:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001506:	fab3 f383 	clz	r3, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	095b      	lsrs	r3, r3, #5
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f043 0302 	orr.w	r3, r3, #2
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d108      	bne.n	800152c <HAL_RCC_OscConfig+0x940>
 800151a:	4b01      	ldr	r3, [pc, #4]	; (8001520 <HAL_RCC_OscConfig+0x934>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	e013      	b.n	8001548 <HAL_RCC_OscConfig+0x95c>
 8001520:	40021000 	.word	0x40021000
 8001524:	10908120 	.word	0x10908120
 8001528:	40007000 	.word	0x40007000
 800152c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001530:	2202      	movs	r2, #2
 8001532:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001534:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	fa93 f2a3 	rbit	r2, r3
 800153e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001542:	601a      	str	r2, [r3, #0]
 8001544:	4bbb      	ldr	r3, [pc, #748]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800154c:	2102      	movs	r1, #2
 800154e:	6011      	str	r1, [r2, #0]
 8001550:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	fa92 f1a2 	rbit	r1, r2
 800155a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800155e:	6011      	str	r1, [r2, #0]
  return(result);
 8001560:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001564:	6812      	ldr	r2, [r2, #0]
 8001566:	fab2 f282 	clz	r2, r2
 800156a:	b252      	sxtb	r2, r2
 800156c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001570:	b252      	sxtb	r2, r2
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	f002 021f 	and.w	r2, r2, #31
 8001578:	2101      	movs	r1, #1
 800157a:	fa01 f202 	lsl.w	r2, r1, r2
 800157e:	4013      	ands	r3, r2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d099      	beq.n	80014b8 <HAL_RCC_OscConfig+0x8cc>
 8001584:	e064      	b.n	8001650 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001586:	f7fe fe79 	bl	800027c <HAL_GetTick>
 800158a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800158e:	e00b      	b.n	80015a8 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7fe fe74 	bl	800027c <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e208      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 80015a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015ac:	2202      	movs	r2, #2
 80015ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	fa93 f2a3 	rbit	r2, r3
 80015ba:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015c4:	2202      	movs	r2, #2
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	fa93 f2a3 	rbit	r2, r3
 80015d2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015d6:	601a      	str	r2, [r3, #0]
  return(result);
 80015d8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80015dc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015de:	fab3 f383 	clz	r3, r3
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	095b      	lsrs	r3, r3, #5
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d102      	bne.n	80015f8 <HAL_RCC_OscConfig+0xa0c>
 80015f2:	4b90      	ldr	r3, [pc, #576]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	e00d      	b.n	8001614 <HAL_RCC_OscConfig+0xa28>
 80015f8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015fc:	2202      	movs	r2, #2
 80015fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001600:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	fa93 f2a3 	rbit	r2, r3
 800160a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	4b88      	ldr	r3, [pc, #544]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 8001612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001614:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001618:	2102      	movs	r1, #2
 800161a:	6011      	str	r1, [r2, #0]
 800161c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001620:	6812      	ldr	r2, [r2, #0]
 8001622:	fa92 f1a2 	rbit	r1, r2
 8001626:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800162a:	6011      	str	r1, [r2, #0]
  return(result);
 800162c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001630:	6812      	ldr	r2, [r2, #0]
 8001632:	fab2 f282 	clz	r2, r2
 8001636:	b252      	sxtb	r2, r2
 8001638:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800163c:	b252      	sxtb	r2, r2
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	f002 021f 	and.w	r2, r2, #31
 8001644:	2101      	movs	r1, #1
 8001646:	fa01 f202 	lsl.w	r2, r1, r2
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d19f      	bne.n	8001590 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001650:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001658:	4b76      	ldr	r3, [pc, #472]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 800165a:	69db      	ldr	r3, [r3, #28]
 800165c:	4a75      	ldr	r2, [pc, #468]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 800165e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001662:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 81a4 	beq.w	80019b8 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001670:	4b70      	ldr	r3, [pc, #448]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b08      	cmp	r3, #8
 800167a:	f000 819b 	beq.w	80019b4 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b02      	cmp	r3, #2
 8001686:	f040 8113 	bne.w	80018b0 <HAL_RCC_OscConfig+0xcc4>
 800168a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800168e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001692:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	fa93 f2a3 	rbit	r2, r3
 800169e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016a2:	601a      	str	r2, [r3, #0]
  return(result);
 80016a4:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016a8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016aa:	fab3 f383 	clz	r3, r3
 80016ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	461a      	mov	r2, r3
 80016ba:	2300      	movs	r3, #0
 80016bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016be:	f7fe fddd 	bl	800027c <HAL_GetTick>
 80016c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c6:	e009      	b.n	80016dc <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c8:	f7fe fdd8 	bl	800027c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e16e      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 80016dc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	fa93 f2a3 	rbit	r2, r3
 80016f0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016f4:	601a      	str	r2, [r3, #0]
  return(result);
 80016f6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016fa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016fc:	fab3 f383 	clz	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	095b      	lsrs	r3, r3, #5
 8001704:	b2db      	uxtb	r3, r3
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	b2db      	uxtb	r3, r3
 800170c:	2b01      	cmp	r3, #1
 800170e:	d102      	bne.n	8001716 <HAL_RCC_OscConfig+0xb2a>
 8001710:	4b48      	ldr	r3, [pc, #288]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	e01b      	b.n	800174e <HAL_RCC_OscConfig+0xb62>
 8001716:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800171a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800171e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001720:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	fa93 f2a3 	rbit	r2, r3
 800172a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001734:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	fa93 f2a3 	rbit	r2, r3
 8001744:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	4b3a      	ldr	r3, [pc, #232]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001752:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001756:	6011      	str	r1, [r2, #0]
 8001758:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	fa92 f1a2 	rbit	r1, r2
 8001762:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001766:	6011      	str	r1, [r2, #0]
  return(result);
 8001768:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800176c:	6812      	ldr	r2, [r2, #0]
 800176e:	fab2 f282 	clz	r2, r2
 8001772:	b252      	sxtb	r2, r2
 8001774:	f042 0220 	orr.w	r2, r2, #32
 8001778:	b252      	sxtb	r2, r2
 800177a:	b2d2      	uxtb	r2, r2
 800177c:	f002 021f 	and.w	r2, r2, #31
 8001780:	2101      	movs	r1, #1
 8001782:	fa01 f202 	lsl.w	r2, r1, r2
 8001786:	4013      	ands	r3, r2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d19d      	bne.n	80016c8 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800178c:	4b29      	ldr	r3, [pc, #164]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6a1b      	ldr	r3, [r3, #32]
 80017a0:	430b      	orrs	r3, r1
 80017a2:	4924      	ldr	r1, [pc, #144]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 80017a4:	4313      	orrs	r3, r2
 80017a6:	604b      	str	r3, [r1, #4]
 80017a8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	fa93 f2a3 	rbit	r2, r3
 80017bc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017c0:	601a      	str	r2, [r3, #0]
  return(result);
 80017c2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017c6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017c8:	fab3 f383 	clz	r3, r3
 80017cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	461a      	mov	r2, r3
 80017d8:	2301      	movs	r3, #1
 80017da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017dc:	f7fe fd4e 	bl	800027c <HAL_GetTick>
 80017e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e4:	e009      	b.n	80017fa <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e6:	f7fe fd49 	bl	800027c <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e0df      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 80017fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80017fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001802:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001804:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	fa93 f2a3 	rbit	r2, r3
 800180e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001812:	601a      	str	r2, [r3, #0]
  return(result);
 8001814:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001818:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800181a:	fab3 f383 	clz	r3, r3
 800181e:	b2db      	uxtb	r3, r3
 8001820:	095b      	lsrs	r3, r3, #5
 8001822:	b2db      	uxtb	r3, r3
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b01      	cmp	r3, #1
 800182c:	d104      	bne.n	8001838 <HAL_RCC_OscConfig+0xc4c>
 800182e:	4b01      	ldr	r3, [pc, #4]	; (8001834 <HAL_RCC_OscConfig+0xc48>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	e01d      	b.n	8001870 <HAL_RCC_OscConfig+0xc84>
 8001834:	40021000 	.word	0x40021000
 8001838:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800183c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	fa93 f2a3 	rbit	r2, r3
 800184c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001856:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	fa93 f2a3 	rbit	r2, r3
 8001866:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	4b55      	ldr	r3, [pc, #340]	; (80019c4 <HAL_RCC_OscConfig+0xdd8>)
 800186e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001870:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001874:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001878:	6011      	str	r1, [r2, #0]
 800187a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	fa92 f1a2 	rbit	r1, r2
 8001884:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001888:	6011      	str	r1, [r2, #0]
  return(result);
 800188a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	fab2 f282 	clz	r2, r2
 8001894:	b252      	sxtb	r2, r2
 8001896:	f042 0220 	orr.w	r2, r2, #32
 800189a:	b252      	sxtb	r2, r2
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	f002 021f 	and.w	r2, r2, #31
 80018a2:	2101      	movs	r1, #1
 80018a4:	fa01 f202 	lsl.w	r2, r1, r2
 80018a8:	4013      	ands	r3, r2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d09b      	beq.n	80017e6 <HAL_RCC_OscConfig+0xbfa>
 80018ae:	e083      	b.n	80019b8 <HAL_RCC_OscConfig+0xdcc>
 80018b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	fa93 f2a3 	rbit	r2, r3
 80018c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018c8:	601a      	str	r2, [r3, #0]
  return(result);
 80018ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ce:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d0:	fab3 f383 	clz	r3, r3
 80018d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80018d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	461a      	mov	r2, r3
 80018e0:	2300      	movs	r3, #0
 80018e2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7fe fcca 	bl	800027c <HAL_GetTick>
 80018e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ec:	e009      	b.n	8001902 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ee:	f7fe fcc5 	bl	800027c <HAL_GetTick>
 80018f2:	4602      	mov	r2, r0
 80018f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e05b      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
 8001902:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001906:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800190a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	fa93 f2a3 	rbit	r2, r3
 8001916:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800191a:	601a      	str	r2, [r3, #0]
  return(result);
 800191c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001920:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	095b      	lsrs	r3, r3, #5
 800192a:	b2db      	uxtb	r3, r3
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b01      	cmp	r3, #1
 8001934:	d102      	bne.n	800193c <HAL_RCC_OscConfig+0xd50>
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <HAL_RCC_OscConfig+0xdd8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	e01b      	b.n	8001974 <HAL_RCC_OscConfig+0xd88>
 800193c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001940:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001946:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	fa93 f2a3 	rbit	r2, r3
 8001950:	f107 0320 	add.w	r3, r7, #32
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	f107 031c 	add.w	r3, r7, #28
 800195a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	f107 031c 	add.w	r3, r7, #28
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f107 0318 	add.w	r3, r7, #24
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <HAL_RCC_OscConfig+0xdd8>)
 8001972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001974:	f107 0214 	add.w	r2, r7, #20
 8001978:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800197c:	6011      	str	r1, [r2, #0]
 800197e:	f107 0214 	add.w	r2, r7, #20
 8001982:	6812      	ldr	r2, [r2, #0]
 8001984:	fa92 f1a2 	rbit	r1, r2
 8001988:	f107 0210 	add.w	r2, r7, #16
 800198c:	6011      	str	r1, [r2, #0]
  return(result);
 800198e:	f107 0210 	add.w	r2, r7, #16
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	fab2 f282 	clz	r2, r2
 8001998:	b252      	sxtb	r2, r2
 800199a:	f042 0220 	orr.w	r2, r2, #32
 800199e:	b252      	sxtb	r2, r2
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	f002 021f 	and.w	r2, r2, #31
 80019a6:	2101      	movs	r1, #1
 80019a8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ac:	4013      	ands	r3, r2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d19d      	bne.n	80018ee <HAL_RCC_OscConfig+0xd02>
 80019b2:	e001      	b.n	80019b8 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e000      	b.n	80019ba <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40021000 	.word	0x40021000

080019c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b09e      	sub	sp, #120	; 0x78
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e164      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019e0:	4b92      	ldr	r3, [pc, #584]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d910      	bls.n	8001a10 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b8f      	ldr	r3, [pc, #572]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f023 0207 	bic.w	r2, r3, #7
 80019f6:	498d      	ldr	r1, [pc, #564]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fe:	4b8b      	ldr	r3, [pc, #556]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d001      	beq.n	8001a10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e14c      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d008      	beq.n	8001a2e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a1c:	4b84      	ldr	r3, [pc, #528]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4981      	ldr	r1, [pc, #516]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f000 80df 	beq.w	8001bfa <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d13d      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0xf8>
 8001a44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a48:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a4c:	fa93 f3a3 	rbit	r3, r3
 8001a50:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001a52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a54:	fab3 f383 	clz	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	095b      	lsrs	r3, r3, #5
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d102      	bne.n	8001a6e <HAL_RCC_ClockConfig+0xa6>
 8001a68:	4b71      	ldr	r3, [pc, #452]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	e00f      	b.n	8001a8e <HAL_RCC_ClockConfig+0xc6>
 8001a6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a76:	fa93 f3a3 	rbit	r3, r3
 8001a7a:	667b      	str	r3, [r7, #100]	; 0x64
 8001a7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a80:	663b      	str	r3, [r7, #96]	; 0x60
 8001a82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a84:	fa93 f3a3 	rbit	r3, r3
 8001a88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a8a:	4b69      	ldr	r3, [pc, #420]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a92:	65ba      	str	r2, [r7, #88]	; 0x58
 8001a94:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a96:	fa92 f2a2 	rbit	r2, r2
 8001a9a:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001a9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001a9e:	fab2 f282 	clz	r2, r2
 8001aa2:	b252      	sxtb	r2, r2
 8001aa4:	f042 0220 	orr.w	r2, r2, #32
 8001aa8:	b252      	sxtb	r2, r2
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	f002 021f 	and.w	r2, r2, #31
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d17d      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0f4      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d13d      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x17c>
 8001ac8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001acc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ace:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8001ad6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ad8:	fab3 f383 	clz	r3, r3
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	095b      	lsrs	r3, r3, #5
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f043 0301 	orr.w	r3, r3, #1
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d102      	bne.n	8001af2 <HAL_RCC_ClockConfig+0x12a>
 8001aec:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	e00f      	b.n	8001b12 <HAL_RCC_ClockConfig+0x14a>
 8001af2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001af6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001afa:	fa93 f3a3 	rbit	r3, r3
 8001afe:	647b      	str	r3, [r7, #68]	; 0x44
 8001b00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b04:	643b      	str	r3, [r7, #64]	; 0x40
 8001b06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b08:	fa93 f3a3 	rbit	r3, r3
 8001b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b0e:	4b48      	ldr	r3, [pc, #288]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b16:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b1a:	fa92 f2a2 	rbit	r2, r2
 8001b1e:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001b20:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001b22:	fab2 f282 	clz	r2, r2
 8001b26:	b252      	sxtb	r2, r2
 8001b28:	f042 0220 	orr.w	r2, r2, #32
 8001b2c:	b252      	sxtb	r2, r2
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	f002 021f 	and.w	r2, r2, #31
 8001b34:	2101      	movs	r1, #1
 8001b36:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d13b      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0b2      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
 8001b44:	2302      	movs	r3, #2
 8001b46:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b4a:	fa93 f3a3 	rbit	r3, r3
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b52:	fab3 f383 	clz	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	095b      	lsrs	r3, r3, #5
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d102      	bne.n	8001b6c <HAL_RCC_ClockConfig+0x1a4>
 8001b66:	4b32      	ldr	r3, [pc, #200]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	e00d      	b.n	8001b88 <HAL_RCC_ClockConfig+0x1c0>
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b72:	fa93 f3a3 	rbit	r3, r3
 8001b76:	627b      	str	r3, [r7, #36]	; 0x24
 8001b78:	2302      	movs	r3, #2
 8001b7a:	623b      	str	r3, [r7, #32]
 8001b7c:	6a3b      	ldr	r3, [r7, #32]
 8001b7e:	fa93 f3a3 	rbit	r3, r3
 8001b82:	61fb      	str	r3, [r7, #28]
 8001b84:	4b2a      	ldr	r3, [pc, #168]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b88:	2202      	movs	r2, #2
 8001b8a:	61ba      	str	r2, [r7, #24]
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	fa92 f2a2 	rbit	r2, r2
 8001b92:	617a      	str	r2, [r7, #20]
  return(result);
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	fab2 f282 	clz	r2, r2
 8001b9a:	b252      	sxtb	r2, r2
 8001b9c:	f042 0220 	orr.w	r2, r2, #32
 8001ba0:	b252      	sxtb	r2, r2
 8001ba2:	b2d2      	uxtb	r2, r2
 8001ba4:	f002 021f 	and.w	r2, r2, #31
 8001ba8:	2101      	movs	r1, #1
 8001baa:	fa01 f202 	lsl.w	r2, r1, r2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e078      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bb8:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f023 0203 	bic.w	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	491a      	ldr	r1, [pc, #104]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bca:	f7fe fb57 	bl	800027c <HAL_GetTick>
 8001bce:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd0:	e00a      	b.n	8001be8 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bd2:	f7fe fb53 	bl	800027c <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d901      	bls.n	8001be8 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e060      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HAL_RCC_ClockConfig+0x268>)
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 020c 	and.w	r2, r3, #12
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d1eb      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d215      	bcs.n	8001c34 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c08:	4b08      	ldr	r3, [pc, #32]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f023 0207 	bic.w	r2, r3, #7
 8001c10:	4906      	ldr	r1, [pc, #24]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c18:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <HAL_RCC_ClockConfig+0x264>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0307 	and.w	r3, r3, #7
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d006      	beq.n	8001c34 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e03f      	b.n	8001caa <HAL_RCC_ClockConfig+0x2e2>
 8001c2a:	bf00      	nop
 8001c2c:	40022000 	.word	0x40022000
 8001c30:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d008      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <HAL_RCC_ClockConfig+0x2ec>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	4919      	ldr	r1, [pc, #100]	; (8001cb4 <HAL_RCC_ClockConfig+0x2ec>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0308 	and.w	r3, r3, #8
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d009      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c5e:	4b15      	ldr	r3, [pc, #84]	; (8001cb4 <HAL_RCC_ClockConfig+0x2ec>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	691b      	ldr	r3, [r3, #16]
 8001c6a:	00db      	lsls	r3, r3, #3
 8001c6c:	4911      	ldr	r1, [pc, #68]	; (8001cb4 <HAL_RCC_ClockConfig+0x2ec>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001c72:	f000 f825 	bl	8001cc0 <HAL_RCC_GetSysClockFreq>
 8001c76:	4601      	mov	r1, r0
 8001c78:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <HAL_RCC_ClockConfig+0x2ec>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c80:	23f0      	movs	r3, #240	; 0xf0
 8001c82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	fa93 f3a3 	rbit	r3, r3
 8001c8a:	60fb      	str	r3, [r7, #12]
  return(result);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	fab3 f383 	clz	r3, r3
 8001c92:	fa22 f303 	lsr.w	r3, r2, r3
 8001c96:	4a08      	ldr	r2, [pc, #32]	; (8001cb8 <HAL_RCC_ClockConfig+0x2f0>)
 8001c98:	5cd3      	ldrb	r3, [r2, r3]
 8001c9a:	fa21 f303 	lsr.w	r3, r1, r3
 8001c9e:	4a07      	ldr	r2, [pc, #28]	; (8001cbc <HAL_RCC_ClockConfig+0x2f4>)
 8001ca0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f7fe faa6 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3778      	adds	r7, #120	; 0x78
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	08003e9c 	.word	0x08003e9c
 8001cbc:	20000008 	.word	0x20000008

08001cc0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b08b      	sub	sp, #44	; 0x2c
 8001cc4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001cda:	4b29      	ldr	r3, [pc, #164]	; (8001d80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f003 030c 	and.w	r3, r3, #12
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	d002      	beq.n	8001cf0 <HAL_RCC_GetSysClockFreq+0x30>
 8001cea:	2b08      	cmp	r3, #8
 8001cec:	d003      	beq.n	8001cf6 <HAL_RCC_GetSysClockFreq+0x36>
 8001cee:	e03c      	b.n	8001d6a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cf0:	4b24      	ldr	r3, [pc, #144]	; (8001d84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001cf2:	623b      	str	r3, [r7, #32]
      break;
 8001cf4:	e03c      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cfc:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001d00:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	607b      	str	r3, [r7, #4]
  return(result);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	fab3 f383 	clz	r3, r3
 8001d10:	fa22 f303 	lsr.w	r3, r2, r3
 8001d14:	4a1c      	ldr	r2, [pc, #112]	; (8001d88 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d16:	5cd3      	ldrb	r3, [r2, r3]
 8001d18:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d1a:	4b19      	ldr	r3, [pc, #100]	; (8001d80 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1e:	f003 020f 	and.w	r2, r3, #15
 8001d22:	230f      	movs	r3, #15
 8001d24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	fa93 f3a3 	rbit	r3, r3
 8001d2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	fab3 f383 	clz	r3, r3
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
 8001d38:	4a14      	ldr	r2, [pc, #80]	; (8001d8c <HAL_RCC_GetSysClockFreq+0xcc>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d008      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001d48:	4a0e      	ldr	r2, [pc, #56]	; (8001d84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	fb02 f303 	mul.w	r3, r2, r3
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
 8001d58:	e004      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	4a0c      	ldr	r2, [pc, #48]	; (8001d90 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d66:	623b      	str	r3, [r7, #32]
      break;
 8001d68:	e002      	b.n	8001d70 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d6c:	623b      	str	r3, [r7, #32]
      break;
 8001d6e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d70:	6a3b      	ldr	r3, [r7, #32]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	372c      	adds	r7, #44	; 0x2c
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	007a1200 	.word	0x007a1200
 8001d88:	08003e7c 	.word	0x08003e7c
 8001d8c:	08003e8c 	.word	0x08003e8c
 8001d90:	003d0900 	.word	0x003d0900

08001d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b092      	sub	sp, #72	; 0x48
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 80d6 	beq.w	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001db8:	4b4d      	ldr	r3, [pc, #308]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d10e      	bne.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc4:	4b4a      	ldr	r3, [pc, #296]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	4a49      	ldr	r2, [pc, #292]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dce:	61d3      	str	r3, [r2, #28]
 8001dd0:	4b47      	ldr	r3, [pc, #284]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001dd2:	69db      	ldr	r3, [r3, #28]
 8001dd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b44      	ldr	r3, [pc, #272]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b41      	ldr	r3, [pc, #260]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a40      	ldr	r2, [pc, #256]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001df8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7fe fa3f 	bl	800027c <HAL_GetTick>
 8001dfe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7fe fa3b 	bl	800027c <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b64      	cmp	r3, #100	; 0x64
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e168      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x352>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b37      	ldr	r3, [pc, #220]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e20:	4b33      	ldr	r3, [pc, #204]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e28:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	f000 8083 	beq.w	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d07b      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e40:	4b2b      	ldr	r3, [pc, #172]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	461a      	mov	r2, r3
 8001e60:	4b25      	ldr	r3, [pc, #148]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e62:	4413      	add	r3, r2
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	461a      	mov	r2, r3
 8001e68:	2301      	movs	r3, #1
 8001e6a:	6013      	str	r3, [r2, #0]
 8001e6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e74:	fa93 f3a3 	rbit	r3, r3
 8001e78:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	461a      	mov	r2, r3
 8001e82:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e84:	4413      	add	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	461a      	mov	r2, r3
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e8e:	4a18      	ldr	r2, [pc, #96]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e92:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d04c      	beq.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7fe f9ed 	bl	800027c <HAL_GetTick>
 8001ea2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	e00a      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7fe f9e9 	bl	800027c <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e114      	b.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ec8:	2302      	movs	r3, #2
 8001eca:	623b      	str	r3, [r7, #32]
 8001ecc:	6a3b      	ldr	r3, [r7, #32]
 8001ece:	fa93 f3a3 	rbit	r3, r3
 8001ed2:	61fb      	str	r3, [r7, #28]
  return(result);
 8001ed4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed6:	fab3 f383 	clz	r3, r3
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	095b      	lsrs	r3, r3, #5
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	f043 0302 	orr.w	r3, r3, #2
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d108      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x168>
 8001eea:	4b01      	ldr	r3, [pc, #4]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001eec:	6a1b      	ldr	r3, [r3, #32]
 8001eee:	e00d      	b.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40007000 	.word	0x40007000
 8001ef8:	10908100 	.word	0x10908100
 8001efc:	2302      	movs	r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	fa93 f3a3 	rbit	r3, r3
 8001f06:	617b      	str	r3, [r7, #20]
 8001f08:	4b79      	ldr	r3, [pc, #484]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	613a      	str	r2, [r7, #16]
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	fa92 f2a2 	rbit	r2, r2
 8001f16:	60fa      	str	r2, [r7, #12]
  return(result);
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	fab2 f282 	clz	r2, r2
 8001f1e:	b252      	sxtb	r2, r2
 8001f20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f24:	b252      	sxtb	r2, r2
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	f002 021f 	and.w	r2, r2, #31
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f32:	4013      	ands	r3, r2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0b6      	beq.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001f38:	4b6d      	ldr	r3, [pc, #436]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	496a      	ldr	r1, [pc, #424]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f46:	4313      	orrs	r3, r2
 8001f48:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f4a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d105      	bne.n	8001f5e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f52:	4b67      	ldr	r3, [pc, #412]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	4a66      	ldr	r2, [pc, #408]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d008      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f6a:	4b61      	ldr	r3, [pc, #388]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	f023 0203 	bic.w	r2, r3, #3
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	495e      	ldr	r1, [pc, #376]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d008      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f88:	4b59      	ldr	r3, [pc, #356]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	68db      	ldr	r3, [r3, #12]
 8001f94:	4956      	ldr	r1, [pc, #344]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0304 	and.w	r3, r3, #4
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d008      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001fa6:	4b52      	ldr	r3, [pc, #328]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	494f      	ldr	r1, [pc, #316]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d008      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001fc4:	4b4a      	ldr	r3, [pc, #296]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc8:	f023 0210 	bic.w	r2, r3, #16
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	4947      	ldr	r1, [pc, #284]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d008      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001fe2:	4b43      	ldr	r3, [pc, #268]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fee:	4940      	ldr	r1, [pc, #256]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d008      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002000:	4b3b      	ldr	r3, [pc, #236]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002004:	f023 0220 	bic.w	r2, r3, #32
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	4938      	ldr	r1, [pc, #224]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800200e:	4313      	orrs	r3, r2
 8002010:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b00      	cmp	r3, #0
 800201c:	d008      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800201e:	4b34      	ldr	r3, [pc, #208]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	4931      	ldr	r1, [pc, #196]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800202c:	4313      	orrs	r3, r2
 800202e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0310 	and.w	r3, r3, #16
 8002038:	2b00      	cmp	r3, #0
 800203a:	d008      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800203c:	4b2c      	ldr	r3, [pc, #176]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002040:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	4929      	ldr	r1, [pc, #164]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800204a:	4313      	orrs	r3, r2
 800204c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002056:	2b00      	cmp	r3, #0
 8002058:	d008      	beq.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800205a:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002066:	4922      	ldr	r1, [pc, #136]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002068:	4313      	orrs	r3, r2
 800206a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002074:	2b00      	cmp	r3, #0
 8002076:	d008      	beq.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002078:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800207a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800207c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002084:	491a      	ldr	r1, [pc, #104]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002086:	4313      	orrs	r3, r2
 8002088:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d008      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002096:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a2:	4913      	ldr	r1, [pc, #76]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d008      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020b4:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c0:	490b      	ldr	r1, [pc, #44]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d008      	beq.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80020d2:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020de:	4904      	ldr	r1, [pc, #16]	; (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80020e4:	2300      	movs	r3, #0
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3748      	adds	r7, #72	; 0x48
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40021000 	.word	0x40021000

080020f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e084      	b.n	8002210 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b00      	cmp	r3, #0
 8002116:	d106      	bne.n	8002126 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f001 fc8d 	bl	8003a40 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2202      	movs	r2, #2
 800212a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800213c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002146:	d902      	bls.n	800214e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	e002      	b.n	8002154 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800214e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002152:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68db      	ldr	r3, [r3, #12]
 8002158:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800215c:	d007      	beq.n	800216e <HAL_SPI_Init+0x7a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002166:	d002      	beq.n	800216e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002172:	2b00      	cmp	r3, #0
 8002174:	d10b      	bne.n	800218e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800217e:	d903      	bls.n	8002188 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2202      	movs	r2, #2
 8002184:	631a      	str	r2, [r3, #48]	; 0x30
 8002186:	e002      	b.n	800218e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	431a      	orrs	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	431a      	orrs	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021ac:	431a      	orrs	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69db      	ldr	r3, [r3, #28]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	ea42 0103 	orr.w	r1, r2, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	0c1b      	lsrs	r3, r3, #16
 80021ce:	f003 0204 	and.w	r2, r3, #4
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021dc:	431a      	orrs	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	ea42 0103 	orr.w	r1, r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021fe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2201      	movs	r2, #1
 800220a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e01d      	b.n	8002266 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d106      	bne.n	8002244 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f001 fc40 	bl	8003ac4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2202      	movs	r2, #2
 8002248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	3304      	adds	r3, #4
 8002254:	4619      	mov	r1, r3
 8002256:	4610      	mov	r0, r2
 8002258:	f000 fa22 	bl	80026a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e01d      	b.n	80022bc <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b00      	cmp	r3, #0
 800228a:	d106      	bne.n	800229a <HAL_TIM_IC_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f001 fc3b 	bl	8003b10 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY; 
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2202      	movs	r2, #2
 800229e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	3304      	adds	r3, #4
 80022aa:	4619      	mov	r1, r3
 80022ac:	4610      	mov	r0, r2
 80022ae:	f000 f9f7 	bl	80026a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d122      	bne.n	8002320 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d11b      	bne.n	8002320 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f06f 0202 	mvn.w	r2, #2
 80022f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	699b      	ldr	r3, [r3, #24]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f9ab 	bl	8002662 <HAL_TIM_IC_CaptureCallback>
 800230c:	e005      	b.n	800231a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f99d 	bl	800264e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f000 f9ae 	bl	8002676 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	2b04      	cmp	r3, #4
 800232c:	d122      	bne.n	8002374 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	2b04      	cmp	r3, #4
 800233a:	d11b      	bne.n	8002374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0204 	mvn.w	r2, #4
 8002344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2202      	movs	r2, #2
 800234a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 f981 	bl	8002662 <HAL_TIM_IC_CaptureCallback>
 8002360:	e005      	b.n	800236e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f973 	bl	800264e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f000 f984 	bl	8002676 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b08      	cmp	r3, #8
 8002380:	d122      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b08      	cmp	r3, #8
 800238e:	d11b      	bne.n	80023c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0208 	mvn.w	r2, #8
 8002398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2204      	movs	r2, #4
 800239e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f957 	bl	8002662 <HAL_TIM_IC_CaptureCallback>
 80023b4:	e005      	b.n	80023c2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f949 	bl	800264e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f95a 	bl	8002676 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b10      	cmp	r3, #16
 80023d4:	d122      	bne.n	800241c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	f003 0310 	and.w	r3, r3, #16
 80023e0:	2b10      	cmp	r3, #16
 80023e2:	d11b      	bne.n	800241c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f06f 0210 	mvn.w	r2, #16
 80023ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2208      	movs	r2, #8
 80023f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 f92d 	bl	8002662 <HAL_TIM_IC_CaptureCallback>
 8002408:	e005      	b.n	8002416 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f91f 	bl	800264e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f930 	bl	8002676 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b01      	cmp	r3, #1
 8002428:	d10e      	bne.n	8002448 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b01      	cmp	r3, #1
 8002436:	d107      	bne.n	8002448 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f06f 0201 	mvn.w	r2, #1
 8002440:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	f000 f8f9 	bl	800263a <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002452:	2b80      	cmp	r3, #128	; 0x80
 8002454:	d10e      	bne.n	8002474 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002460:	2b80      	cmp	r3, #128	; 0x80
 8002462:	d107      	bne.n	8002474 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800246c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 fef6 	bl	8003260 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002482:	d10e      	bne.n	80024a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248e:	2b80      	cmp	r3, #128	; 0x80
 8002490:	d107      	bne.n	80024a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800249a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fee9 	bl	8003274 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	691b      	ldr	r3, [r3, #16]
 80024a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ac:	2b40      	cmp	r3, #64	; 0x40
 80024ae:	d10e      	bne.n	80024ce <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ba:	2b40      	cmp	r3, #64	; 0x40
 80024bc:	d107      	bne.n	80024ce <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 f8de 	bl	800268a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	2b20      	cmp	r3, #32
 80024da:	d10e      	bne.n	80024fa <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d107      	bne.n	80024fa <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f06f 0220 	mvn.w	r2, #32
 80024f2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f000 fea9 	bl	800324c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80024fa:	bf00      	nop
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	60f8      	str	r0, [r7, #12]
 800250a:	60b9      	str	r1, [r7, #8]
 800250c:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_TIM_IC_ConfigChannel+0x1a>
 8002518:	2302      	movs	r3, #2
 800251a:	e08a      	b.n	8002632 <HAL_TIM_IC_ConfigChannel+0x130>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2202      	movs	r2, #2
 8002528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  if (Channel == TIM_CHANNEL_1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d11b      	bne.n	800256a <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6818      	ldr	r0, [r3, #0]
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	6819      	ldr	r1, [r3, #0]
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	685a      	ldr	r2, [r3, #4]
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f000 fb63 	bl	8002c0c <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	699a      	ldr	r2, [r3, #24]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 020c 	bic.w	r2, r2, #12
 8002554:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	6999      	ldr	r1, [r3, #24]
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	619a      	str	r2, [r3, #24]
 8002568:	e05a      	b.n	8002620 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b04      	cmp	r3, #4
 800256e:	d11c      	bne.n	80025aa <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6818      	ldr	r0, [r3, #0]
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	6819      	ldr	r1, [r3, #0]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	f000 fbb0 	bl	8002ce4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	699a      	ldr	r2, [r3, #24]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002592:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	6999      	ldr	r1, [r3, #24]
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	021a      	lsls	r2, r3, #8
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	619a      	str	r2, [r3, #24]
 80025a8:	e03a      	b.n	8002620 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2b08      	cmp	r3, #8
 80025ae:	d11b      	bne.n	80025e8 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	6819      	ldr	r1, [r3, #0]
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	f000 fbd1 	bl	8002d66 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69da      	ldr	r2, [r3, #28]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 020c 	bic.w	r2, r2, #12
 80025d2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	69d9      	ldr	r1, [r3, #28]
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	61da      	str	r2, [r3, #28]
 80025e6:	e01b      	b.n	8002620 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6818      	ldr	r0, [r3, #0]
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	6819      	ldr	r1, [r3, #0]
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f000 fbf5 	bl	8002de6 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	69da      	ldr	r2, [r3, #28]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800260a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	69d9      	ldr	r1, [r3, #28]
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	021a      	lsls	r2, r3, #8
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK; 
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 8002642:	bf00      	nop
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr

08002662 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002662:	b480      	push	{r7}
 8002664:	b083      	sub	sp, #12
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800266a:	bf00      	nop
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a3c      	ldr	r2, [pc, #240]	; (80027a8 <TIM_Base_SetConfig+0x108>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d00f      	beq.n	80026dc <TIM_Base_SetConfig+0x3c>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c2:	d00b      	beq.n	80026dc <TIM_Base_SetConfig+0x3c>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4a39      	ldr	r2, [pc, #228]	; (80027ac <TIM_Base_SetConfig+0x10c>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d007      	beq.n	80026dc <TIM_Base_SetConfig+0x3c>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4a38      	ldr	r2, [pc, #224]	; (80027b0 <TIM_Base_SetConfig+0x110>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d003      	beq.n	80026dc <TIM_Base_SetConfig+0x3c>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a37      	ldr	r2, [pc, #220]	; (80027b4 <TIM_Base_SetConfig+0x114>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d108      	bne.n	80026ee <TIM_Base_SetConfig+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a2d      	ldr	r2, [pc, #180]	; (80027a8 <TIM_Base_SetConfig+0x108>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d01b      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026fc:	d017      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a2a      	ldr	r2, [pc, #168]	; (80027ac <TIM_Base_SetConfig+0x10c>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d013      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a29      	ldr	r2, [pc, #164]	; (80027b0 <TIM_Base_SetConfig+0x110>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00f      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a28      	ldr	r2, [pc, #160]	; (80027b4 <TIM_Base_SetConfig+0x114>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d00b      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a27      	ldr	r2, [pc, #156]	; (80027b8 <TIM_Base_SetConfig+0x118>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d007      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a26      	ldr	r2, [pc, #152]	; (80027bc <TIM_Base_SetConfig+0x11c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d003      	beq.n	800272e <TIM_Base_SetConfig+0x8e>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a25      	ldr	r2, [pc, #148]	; (80027c0 <TIM_Base_SetConfig+0x120>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d108      	bne.n	8002740 <TIM_Base_SetConfig+0xa0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002734:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4313      	orrs	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	4313      	orrs	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a10      	ldr	r2, [pc, #64]	; (80027a8 <TIM_Base_SetConfig+0x108>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d00f      	beq.n	800278c <TIM_Base_SetConfig+0xec>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a11      	ldr	r2, [pc, #68]	; (80027b4 <TIM_Base_SetConfig+0x114>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d00b      	beq.n	800278c <TIM_Base_SetConfig+0xec>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a10      	ldr	r2, [pc, #64]	; (80027b8 <TIM_Base_SetConfig+0x118>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d007      	beq.n	800278c <TIM_Base_SetConfig+0xec>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4a0f      	ldr	r2, [pc, #60]	; (80027bc <TIM_Base_SetConfig+0x11c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d003      	beq.n	800278c <TIM_Base_SetConfig+0xec>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a0e      	ldr	r2, [pc, #56]	; (80027c0 <TIM_Base_SetConfig+0x120>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d103      	bne.n	8002794 <TIM_Base_SetConfig+0xf4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	691a      	ldr	r2, [r3, #16]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	615a      	str	r2, [r3, #20]
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40012c00 	.word	0x40012c00
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40000800 	.word	0x40000800
 80027b4:	40013400 	.word	0x40013400
 80027b8:	40014000 	.word	0x40014000
 80027bc:	40014400 	.word	0x40014400
 80027c0:	40014800 	.word	0x40014800

080027c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b087      	sub	sp, #28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80027d6:	2300      	movs	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	f023 0201 	bic.w	r2, r3, #1
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f023 0303 	bic.w	r3, r3, #3
 800280a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	4313      	orrs	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	f023 0302 	bic.w	r3, r3, #2
 800281c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4313      	orrs	r3, r2
 8002826:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a2c      	ldr	r2, [pc, #176]	; (80028dc <TIM_OC1_SetConfig+0x118>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00f      	beq.n	8002850 <TIM_OC1_SetConfig+0x8c>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a2b      	ldr	r2, [pc, #172]	; (80028e0 <TIM_OC1_SetConfig+0x11c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d00b      	beq.n	8002850 <TIM_OC1_SetConfig+0x8c>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a2a      	ldr	r2, [pc, #168]	; (80028e4 <TIM_OC1_SetConfig+0x120>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d007      	beq.n	8002850 <TIM_OC1_SetConfig+0x8c>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4a29      	ldr	r2, [pc, #164]	; (80028e8 <TIM_OC1_SetConfig+0x124>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d003      	beq.n	8002850 <TIM_OC1_SetConfig+0x8c>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a28      	ldr	r2, [pc, #160]	; (80028ec <TIM_OC1_SetConfig+0x128>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d10c      	bne.n	800286a <TIM_OC1_SetConfig+0xa6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	f023 0308 	bic.w	r3, r3, #8
 8002856:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	4313      	orrs	r3, r2
 8002860:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f023 0304 	bic.w	r3, r3, #4
 8002868:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a1b      	ldr	r2, [pc, #108]	; (80028dc <TIM_OC1_SetConfig+0x118>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d00f      	beq.n	8002892 <TIM_OC1_SetConfig+0xce>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a1a      	ldr	r2, [pc, #104]	; (80028e0 <TIM_OC1_SetConfig+0x11c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00b      	beq.n	8002892 <TIM_OC1_SetConfig+0xce>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a19      	ldr	r2, [pc, #100]	; (80028e4 <TIM_OC1_SetConfig+0x120>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d007      	beq.n	8002892 <TIM_OC1_SetConfig+0xce>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a18      	ldr	r2, [pc, #96]	; (80028e8 <TIM_OC1_SetConfig+0x124>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d003      	beq.n	8002892 <TIM_OC1_SetConfig+0xce>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a17      	ldr	r2, [pc, #92]	; (80028ec <TIM_OC1_SetConfig+0x128>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d111      	bne.n	80028b6 <TIM_OC1_SetConfig+0xf2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80028a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685a      	ldr	r2, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	621a      	str	r2, [r3, #32]
} 
 80028d0:	bf00      	nop
 80028d2:	371c      	adds	r7, #28
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	40012c00 	.word	0x40012c00
 80028e0:	40013400 	.word	0x40013400
 80028e4:	40014000 	.word	0x40014000
 80028e8:	40014400 	.word	0x40014400
 80028ec:	40014800 	.word	0x40014800

080028f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002902:	2300      	movs	r3, #0
 8002904:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6a1b      	ldr	r3, [r3, #32]
 800290a:	f023 0210 	bic.w	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800292a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800292e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002936:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	f023 0320 	bic.w	r3, r3, #32
 800294a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4313      	orrs	r3, r2
 8002956:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a28      	ldr	r2, [pc, #160]	; (80029fc <TIM_OC2_SetConfig+0x10c>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d003      	beq.n	8002968 <TIM_OC2_SetConfig+0x78>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a27      	ldr	r2, [pc, #156]	; (8002a00 <TIM_OC2_SetConfig+0x110>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d10d      	bne.n	8002984 <TIM_OC2_SetConfig+0x94>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800296e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	011b      	lsls	r3, r3, #4
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	4313      	orrs	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002982:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a1d      	ldr	r2, [pc, #116]	; (80029fc <TIM_OC2_SetConfig+0x10c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00f      	beq.n	80029ac <TIM_OC2_SetConfig+0xbc>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a1c      	ldr	r2, [pc, #112]	; (8002a00 <TIM_OC2_SetConfig+0x110>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d00b      	beq.n	80029ac <TIM_OC2_SetConfig+0xbc>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a1b      	ldr	r2, [pc, #108]	; (8002a04 <TIM_OC2_SetConfig+0x114>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d007      	beq.n	80029ac <TIM_OC2_SetConfig+0xbc>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a1a      	ldr	r2, [pc, #104]	; (8002a08 <TIM_OC2_SetConfig+0x118>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d003      	beq.n	80029ac <TIM_OC2_SetConfig+0xbc>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a19      	ldr	r2, [pc, #100]	; (8002a0c <TIM_OC2_SetConfig+0x11c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d113      	bne.n	80029d4 <TIM_OC2_SetConfig+0xe4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029b2:	613b      	str	r3, [r7, #16]
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80029ba:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	695b      	ldr	r3, [r3, #20]
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	68fa      	ldr	r2, [r7, #12]
 80029de:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685a      	ldr	r2, [r3, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	621a      	str	r2, [r3, #32]
}
 80029ee:	bf00      	nop
 80029f0:	371c      	adds	r7, #28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40012c00 	.word	0x40012c00
 8002a00:	40013400 	.word	0x40013400
 8002a04:	40014000 	.word	0x40014000
 8002a08:	40014400 	.word	0x40014400
 8002a0c:	40014800 	.word	0x40014800

08002a10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a1b      	ldr	r3, [r3, #32]
 8002a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f023 0303 	bic.w	r3, r3, #3
 8002a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	021b      	lsls	r3, r3, #8
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a27      	ldr	r2, [pc, #156]	; (8002b18 <TIM_OC3_SetConfig+0x108>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d003      	beq.n	8002a86 <TIM_OC3_SetConfig+0x76>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a26      	ldr	r2, [pc, #152]	; (8002b1c <TIM_OC3_SetConfig+0x10c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d10d      	bne.n	8002aa2 <TIM_OC3_SetConfig+0x92>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	68db      	ldr	r3, [r3, #12]
 8002a92:	021b      	lsls	r3, r3, #8
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002aa0:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a1c      	ldr	r2, [pc, #112]	; (8002b18 <TIM_OC3_SetConfig+0x108>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d00f      	beq.n	8002aca <TIM_OC3_SetConfig+0xba>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a1b      	ldr	r2, [pc, #108]	; (8002b1c <TIM_OC3_SetConfig+0x10c>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d00b      	beq.n	8002aca <TIM_OC3_SetConfig+0xba>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a1a      	ldr	r2, [pc, #104]	; (8002b20 <TIM_OC3_SetConfig+0x110>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d007      	beq.n	8002aca <TIM_OC3_SetConfig+0xba>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a19      	ldr	r2, [pc, #100]	; (8002b24 <TIM_OC3_SetConfig+0x114>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d003      	beq.n	8002aca <TIM_OC3_SetConfig+0xba>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a18      	ldr	r2, [pc, #96]	; (8002b28 <TIM_OC3_SetConfig+0x118>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d113      	bne.n	8002af2 <TIM_OC3_SetConfig+0xe2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ad0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ad8:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68fa      	ldr	r2, [r7, #12]
 8002afc:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	621a      	str	r2, [r3, #32]
}
 8002b0c:	bf00      	nop
 8002b0e:	371c      	adds	r7, #28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	40012c00 	.word	0x40012c00
 8002b1c:	40013400 	.word	0x40013400
 8002b20:	40014000 	.word	0x40014000
 8002b24:	40014400 	.word	0x40014400
 8002b28:	40014800 	.word	0x40014800

08002b2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a1b      	ldr	r3, [r3, #32]
 8002b52:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b6a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b72:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	021b      	lsls	r3, r3, #8
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b86:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	031b      	lsls	r3, r3, #12
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a18      	ldr	r2, [pc, #96]	; (8002bf8 <TIM_OC4_SetConfig+0xcc>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d00f      	beq.n	8002bbc <TIM_OC4_SetConfig+0x90>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a17      	ldr	r2, [pc, #92]	; (8002bfc <TIM_OC4_SetConfig+0xd0>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d00b      	beq.n	8002bbc <TIM_OC4_SetConfig+0x90>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a16      	ldr	r2, [pc, #88]	; (8002c00 <TIM_OC4_SetConfig+0xd4>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d007      	beq.n	8002bbc <TIM_OC4_SetConfig+0x90>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a15      	ldr	r2, [pc, #84]	; (8002c04 <TIM_OC4_SetConfig+0xd8>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d003      	beq.n	8002bbc <TIM_OC4_SetConfig+0x90>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a14      	ldr	r2, [pc, #80]	; (8002c08 <TIM_OC4_SetConfig+0xdc>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d109      	bne.n	8002bd0 <TIM_OC4_SetConfig+0xa4>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bc2:	617b      	str	r3, [r7, #20]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	019b      	lsls	r3, r3, #6
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	621a      	str	r2, [r3, #32]
}
 8002bea:	bf00      	nop
 8002bec:	371c      	adds	r7, #28
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	40012c00 	.word	0x40012c00
 8002bfc:	40013400 	.word	0x40013400
 8002c00:	40014000 	.word	0x40014000
 8002c04:	40014400 	.word	0x40014400
 8002c08:	40014800 	.word	0x40014800

08002c0c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	f023 0201 	bic.w	r2, r3, #1
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	699b      	ldr	r3, [r3, #24]
 8002c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	4a24      	ldr	r2, [pc, #144]	; (8002cd0 <TIM_TI1_SetConfig+0xc4>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d013      	beq.n	8002c6a <TIM_TI1_SetConfig+0x5e>
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c48:	d00f      	beq.n	8002c6a <TIM_TI1_SetConfig+0x5e>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4a21      	ldr	r2, [pc, #132]	; (8002cd4 <TIM_TI1_SetConfig+0xc8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d00b      	beq.n	8002c6a <TIM_TI1_SetConfig+0x5e>
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	4a20      	ldr	r2, [pc, #128]	; (8002cd8 <TIM_TI1_SetConfig+0xcc>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d007      	beq.n	8002c6a <TIM_TI1_SetConfig+0x5e>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	4a1f      	ldr	r2, [pc, #124]	; (8002cdc <TIM_TI1_SetConfig+0xd0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d003      	beq.n	8002c6a <TIM_TI1_SetConfig+0x5e>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	4a1e      	ldr	r2, [pc, #120]	; (8002ce0 <TIM_TI1_SetConfig+0xd4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d101      	bne.n	8002c6e <TIM_TI1_SetConfig+0x62>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <TIM_TI1_SetConfig+0x64>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	f023 0303 	bic.w	r3, r3, #3
 8002c7a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	617b      	str	r3, [r7, #20]
 8002c84:	e003      	b.n	8002c8e <TIM_TI1_SetConfig+0x82>
  } 
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f043 0301 	orr.w	r3, r3, #1
 8002c8c:	617b      	str	r3, [r7, #20]
  }
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	f023 030a 	bic.w	r3, r3, #10
 8002ca8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	f003 030a 	and.w	r3, r3, #10
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	621a      	str	r2, [r3, #32]
}
 8002cc2:	bf00      	nop
 8002cc4:	371c      	adds	r7, #28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40012c00 	.word	0x40012c00
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40000800 	.word	0x40000800
 8002cdc:	40013400 	.word	0x40013400
 8002ce0:	40014000 	.word	0x40014000

08002ce4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	60b9      	str	r1, [r7, #8]
 8002cee:	607a      	str	r2, [r7, #4]
 8002cf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	f023 0210 	bic.w	r2, r3, #16
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	699b      	ldr	r3, [r3, #24]
 8002d0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	031b      	lsls	r3, r3, #12
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d3e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002d48:	693a      	ldr	r2, [r7, #16]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	697a      	ldr	r2, [r7, #20]
 8002d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	621a      	str	r2, [r3, #32]
}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b087      	sub	sp, #28
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	60f8      	str	r0, [r7, #12]
 8002d6e:	60b9      	str	r1, [r7, #8]
 8002d70:	607a      	str	r2, [r7, #4]
 8002d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a1b      	ldr	r3, [r3, #32]
 8002d92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002daa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8002dbe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	021b      	lsls	r3, r3, #8
 8002dc4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	621a      	str	r2, [r3, #32]
}
 8002dda:	bf00      	nop
 8002ddc:	371c      	adds	r7, #28
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b087      	sub	sp, #28
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	607a      	str	r2, [r7, #4]
 8002df2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a1b      	ldr	r3, [r3, #32]
 8002e12:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e1a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	021b      	lsls	r3, r3, #8
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	031b      	lsls	r3, r3, #12
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	697a      	ldr	r2, [r7, #20]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8002e40:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	031b      	lsls	r3, r3, #12
 8002e46:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	621a      	str	r2, [r3, #32]
}
 8002e5c:	bf00      	nop
 8002e5e:	371c      	adds	r7, #28
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr

08002e68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e105      	b.n	800308e <HAL_TIM_PWM_ConfigChannel+0x226>
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b14      	cmp	r3, #20
 8002e96:	f200 80f0 	bhi.w	800307a <HAL_TIM_PWM_ConfigChannel+0x212>
 8002e9a:	a201      	add	r2, pc, #4	; (adr r2, 8002ea0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002ef5 	.word	0x08002ef5
 8002ea4:	0800307b 	.word	0x0800307b
 8002ea8:	0800307b 	.word	0x0800307b
 8002eac:	0800307b 	.word	0x0800307b
 8002eb0:	08002f35 	.word	0x08002f35
 8002eb4:	0800307b 	.word	0x0800307b
 8002eb8:	0800307b 	.word	0x0800307b
 8002ebc:	0800307b 	.word	0x0800307b
 8002ec0:	08002f77 	.word	0x08002f77
 8002ec4:	0800307b 	.word	0x0800307b
 8002ec8:	0800307b 	.word	0x0800307b
 8002ecc:	0800307b 	.word	0x0800307b
 8002ed0:	08002fb7 	.word	0x08002fb7
 8002ed4:	0800307b 	.word	0x0800307b
 8002ed8:	0800307b 	.word	0x0800307b
 8002edc:	0800307b 	.word	0x0800307b
 8002ee0:	08002ff9 	.word	0x08002ff9
 8002ee4:	0800307b 	.word	0x0800307b
 8002ee8:	0800307b 	.word	0x0800307b
 8002eec:	0800307b 	.word	0x0800307b
 8002ef0:	08003039 	.word	0x08003039
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68b9      	ldr	r1, [r7, #8]
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff fc62 	bl	80027c4 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699a      	ldr	r2, [r3, #24]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0208 	orr.w	r2, r2, #8
 8002f0e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0204 	bic.w	r2, r2, #4
 8002f1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6999      	ldr	r1, [r3, #24]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	619a      	str	r2, [r3, #24]
    }
    break;
 8002f32:	e0a3      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	68b9      	ldr	r1, [r7, #8]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff fcd8 	bl	80028f0 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	699a      	ldr	r2, [r3, #24]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f4e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6999      	ldr	r1, [r3, #24]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	021a      	lsls	r2, r3, #8
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	619a      	str	r2, [r3, #24]
    }
    break;
 8002f74:	e082      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68b9      	ldr	r1, [r7, #8]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff fd47 	bl	8002a10 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69da      	ldr	r2, [r3, #28]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f042 0208 	orr.w	r2, r2, #8
 8002f90:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	69da      	ldr	r2, [r3, #28]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f022 0204 	bic.w	r2, r2, #4
 8002fa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	69d9      	ldr	r1, [r3, #28]
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	691a      	ldr	r2, [r3, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	61da      	str	r2, [r3, #28]
    }
    break;
 8002fb4:	e062      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff fdb5 	bl	8002b2c <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69da      	ldr	r2, [r3, #28]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fd0:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	69da      	ldr	r2, [r3, #28]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fe0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	69d9      	ldr	r1, [r3, #28]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	021a      	lsls	r2, r3, #8
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	61da      	str	r2, [r3, #28]
    }
    break;
 8002ff6:	e041      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68b9      	ldr	r1, [r7, #8]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 f942 	bl	8003288 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0208 	orr.w	r2, r2, #8
 8003012:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 0204 	bic.w	r2, r2, #4
 8003022:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	691a      	ldr	r2, [r3, #16]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003036:	e021      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68b9      	ldr	r1, [r7, #8]
 800303e:	4618      	mov	r0, r3
 8003040:	f000 f98c 	bl	800335c <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	021a      	lsls	r2, r3, #8
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003078:	e000      	b.n	800307c <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 800307a:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop

08003098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d101      	bne.n	80030b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030ac:	2302      	movs	r3, #2
 80030ae:	e03d      	b.n	800312c <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a1a      	ldr	r2, [pc, #104]	; (8003138 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a19      	ldr	r2, [pc, #100]	; (800313c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d108      	bne.n	80030ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80030e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003106:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	4313      	orrs	r3, r2
 8003110:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800312a:	2300      	movs	r3, #0
} 
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	40012c00 	.word	0x40012c00
 800313c:	40013400 	.word	0x40013400

08003140 <HAL_TIMEx_ConfigBreakDeadTime>:
            STM32F398xx and STM32F303x8 two break inputs can be configured.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, 
                                                TIM_BreakDeadTimeConfigTypeDef * sBreakDeadTimeConfig)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003158:	2302      	movs	r3, #2
 800315a:	e06c      	b.n	8003236 <HAL_TIMEx_ConfigBreakDeadTime+0xf6>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	4313      	orrs	r3, r2
 800317e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	4313      	orrs	r3, r2
 800318c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4313      	orrs	r3, r2
 800319a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	691b      	ldr	r3, [r3, #16]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	4313      	orrs	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d0:	4313      	orrs	r3, r2
 80031d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	041b      	lsls	r3, r3, #16
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a16      	ldr	r2, [pc, #88]	; (8003244 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d004      	beq.n	80031f8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a15      	ldr	r2, [pc, #84]	; (8003248 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d115      	bne.n	8003224 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	051b      	lsls	r3, r3, #20
 8003204:	4313      	orrs	r3, r2
 8003206:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	4313      	orrs	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3714      	adds	r7, #20
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
 8003242:	bf00      	nop
 8003244:	40012c00 	.word	0x40012c00
 8003248:	40013400 	.word	0x40013400

0800324c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003254:	bf00      	nop
 8003256:	370c      	adds	r7, #12
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003288:	b480      	push	{r7}
 800328a:	b087      	sub	sp, #28
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003292:	2300      	movs	r3, #0
 8003294:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032ba:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032c6:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80032d8:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	041b      	lsls	r3, r3, #16
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a17      	ldr	r2, [pc, #92]	; (8003348 <TIM_OC5_SetConfig+0xc0>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00f      	beq.n	800330e <TIM_OC5_SetConfig+0x86>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a16      	ldr	r2, [pc, #88]	; (800334c <TIM_OC5_SetConfig+0xc4>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d00b      	beq.n	800330e <TIM_OC5_SetConfig+0x86>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a15      	ldr	r2, [pc, #84]	; (8003350 <TIM_OC5_SetConfig+0xc8>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d007      	beq.n	800330e <TIM_OC5_SetConfig+0x86>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a14      	ldr	r2, [pc, #80]	; (8003354 <TIM_OC5_SetConfig+0xcc>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d003      	beq.n	800330e <TIM_OC5_SetConfig+0x86>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a13      	ldr	r2, [pc, #76]	; (8003358 <TIM_OC5_SetConfig+0xd0>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d109      	bne.n	8003322 <TIM_OC5_SetConfig+0x9a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003314:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	4313      	orrs	r3, r2
 8003320:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	621a      	str	r2, [r3, #32]
}
 800333c:	bf00      	nop
 800333e:	371c      	adds	r7, #28
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr
 8003348:	40012c00 	.word	0x40012c00
 800334c:	40013400 	.word	0x40013400
 8003350:	40014000 	.word	0x40014000
 8003354:	40014400 	.word	0x40014400
 8003358:	40014800 	.word	0x40014800

0800335c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 800335c:	b480      	push	{r7}
 800335e:	b087      	sub	sp, #28
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800339a:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80033ae:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	051b      	lsls	r3, r3, #20
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a18      	ldr	r2, [pc, #96]	; (8003420 <TIM_OC6_SetConfig+0xc4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00f      	beq.n	80033e4 <TIM_OC6_SetConfig+0x88>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a17      	ldr	r2, [pc, #92]	; (8003424 <TIM_OC6_SetConfig+0xc8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d00b      	beq.n	80033e4 <TIM_OC6_SetConfig+0x88>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a16      	ldr	r2, [pc, #88]	; (8003428 <TIM_OC6_SetConfig+0xcc>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d007      	beq.n	80033e4 <TIM_OC6_SetConfig+0x88>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a15      	ldr	r2, [pc, #84]	; (800342c <TIM_OC6_SetConfig+0xd0>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d003      	beq.n	80033e4 <TIM_OC6_SetConfig+0x88>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a14      	ldr	r2, [pc, #80]	; (8003430 <TIM_OC6_SetConfig+0xd4>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d109      	bne.n	80033f8 <TIM_OC6_SetConfig+0x9c>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	029b      	lsls	r3, r3, #10
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	621a      	str	r2, [r3, #32]
} 
 8003412:	bf00      	nop
 8003414:	371c      	adds	r7, #28
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40012c00 	.word	0x40012c00
 8003424:	40013400 	.word	0x40013400
 8003428:	40014000 	.word	0x40014000
 800342c:	40014400 	.word	0x40014400
 8003430:	40014800 	.word	0x40014800

08003434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003438:	f7fc fec6 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800343c:	f000 f80e 	bl	800345c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003440:	f000 fa0e 	bl	8003860 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003444:	f000 f870 	bl	8003528 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003448:	f000 f8ae 	bl	80035a8 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800344c:	f000 f9e6 	bl	800381c <MX_USB_PCD_Init>
  MX_TIM1_Init();
 8003450:	f000 f8e8 	bl	8003624 <MX_TIM1_Init>
  MX_TIM8_Init();
 8003454:	f000 f976 	bl	8003744 <MX_TIM8_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003458:	e7fe      	b.n	8003458 <main+0x24>
	...

0800345c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b09e      	sub	sp, #120	; 0x78
 8003460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003462:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003466:	2228      	movs	r2, #40	; 0x28
 8003468:	2100      	movs	r1, #0
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fcf2 	bl	8003e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003470:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003480:	463b      	mov	r3, r7
 8003482:	223c      	movs	r2, #60	; 0x3c
 8003484:	2100      	movs	r1, #0
 8003486:	4618      	mov	r0, r3
 8003488:	f000 fce4 	bl	8003e54 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800348c:	2303      	movs	r3, #3
 800348e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003490:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003494:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003496:	2300      	movs	r3, #0
 8003498:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800349a:	2301      	movs	r3, #1
 800349c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800349e:	2310      	movs	r3, #16
 80034a0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034a2:	2302      	movs	r3, #2
 80034a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034aa:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80034ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80034b0:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fd fb98 	bl	8000bec <HAL_RCC_OscConfig>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80034c2:	f000 fa4d 	bl	8003960 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034c6:	230f      	movs	r3, #15
 80034c8:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034ca:	2302      	movs	r3, #2
 80034cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034ce:	2300      	movs	r3, #0
 80034d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80034d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80034d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034dc:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80034de:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034e2:	2102      	movs	r1, #2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fe fa6f 	bl	80019c8 <HAL_RCC_ClockConfig>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80034f0:	f000 fa36 	bl	8003960 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 80034f4:	4b0b      	ldr	r3, [pc, #44]	; (8003524 <SystemClock_Config+0xc8>)
 80034f6:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM8;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80034fc:	2300      	movs	r3, #0
 80034fe:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8003500:	2300      	movs	r3, #0
 8003502:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 8003504:	2300      	movs	r3, #0
 8003506:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003508:	463b      	mov	r3, r7
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe fc42 	bl	8001d94 <HAL_RCCEx_PeriphCLKConfig>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003516:	f000 fa23 	bl	8003960 <Error_Handler>
  }
}
 800351a:	bf00      	nop
 800351c:	3778      	adds	r7, #120	; 0x78
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	00023020 	.word	0x00023020

08003528 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800352c:	4b1b      	ldr	r3, [pc, #108]	; (800359c <MX_I2C1_Init+0x74>)
 800352e:	4a1c      	ldr	r2, [pc, #112]	; (80035a0 <MX_I2C1_Init+0x78>)
 8003530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8003532:	4b1a      	ldr	r3, [pc, #104]	; (800359c <MX_I2C1_Init+0x74>)
 8003534:	4a1b      	ldr	r2, [pc, #108]	; (80035a4 <MX_I2C1_Init+0x7c>)
 8003536:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003538:	4b18      	ldr	r3, [pc, #96]	; (800359c <MX_I2C1_Init+0x74>)
 800353a:	2200      	movs	r2, #0
 800353c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800353e:	4b17      	ldr	r3, [pc, #92]	; (800359c <MX_I2C1_Init+0x74>)
 8003540:	2201      	movs	r2, #1
 8003542:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003544:	4b15      	ldr	r3, [pc, #84]	; (800359c <MX_I2C1_Init+0x74>)
 8003546:	2200      	movs	r2, #0
 8003548:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800354a:	4b14      	ldr	r3, [pc, #80]	; (800359c <MX_I2C1_Init+0x74>)
 800354c:	2200      	movs	r2, #0
 800354e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003550:	4b12      	ldr	r3, [pc, #72]	; (800359c <MX_I2C1_Init+0x74>)
 8003552:	2200      	movs	r2, #0
 8003554:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003556:	4b11      	ldr	r3, [pc, #68]	; (800359c <MX_I2C1_Init+0x74>)
 8003558:	2200      	movs	r2, #0
 800355a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800355c:	4b0f      	ldr	r3, [pc, #60]	; (800359c <MX_I2C1_Init+0x74>)
 800355e:	2200      	movs	r2, #0
 8003560:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003562:	480e      	ldr	r0, [pc, #56]	; (800359c <MX_I2C1_Init+0x74>)
 8003564:	f7fd f93a 	bl	80007dc <HAL_I2C_Init>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800356e:	f000 f9f7 	bl	8003960 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003572:	2100      	movs	r1, #0
 8003574:	4809      	ldr	r0, [pc, #36]	; (800359c <MX_I2C1_Init+0x74>)
 8003576:	f7fd f9c0 	bl	80008fa <HAL_I2CEx_ConfigAnalogFilter>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003580:	f000 f9ee 	bl	8003960 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003584:	2100      	movs	r1, #0
 8003586:	4805      	ldr	r0, [pc, #20]	; (800359c <MX_I2C1_Init+0x74>)
 8003588:	f7fd fa02 	bl	8000990 <HAL_I2CEx_ConfigDigitalFilter>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003592:	f000 f9e5 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003596:	bf00      	nop
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	2000006c 	.word	0x2000006c
 80035a0:	40005400 	.word	0x40005400
 80035a4:	2000090e 	.word	0x2000090e

080035a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80035ac:	4b1b      	ldr	r3, [pc, #108]	; (800361c <MX_SPI1_Init+0x74>)
 80035ae:	4a1c      	ldr	r2, [pc, #112]	; (8003620 <MX_SPI1_Init+0x78>)
 80035b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80035b2:	4b1a      	ldr	r3, [pc, #104]	; (800361c <MX_SPI1_Init+0x74>)
 80035b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80035b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80035ba:	4b18      	ldr	r3, [pc, #96]	; (800361c <MX_SPI1_Init+0x74>)
 80035bc:	2200      	movs	r2, #0
 80035be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80035c0:	4b16      	ldr	r3, [pc, #88]	; (800361c <MX_SPI1_Init+0x74>)
 80035c2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80035c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80035c8:	4b14      	ldr	r3, [pc, #80]	; (800361c <MX_SPI1_Init+0x74>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035ce:	4b13      	ldr	r3, [pc, #76]	; (800361c <MX_SPI1_Init+0x74>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80035d4:	4b11      	ldr	r3, [pc, #68]	; (800361c <MX_SPI1_Init+0x74>)
 80035d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <MX_SPI1_Init+0x74>)
 80035de:	2208      	movs	r2, #8
 80035e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035e2:	4b0e      	ldr	r3, [pc, #56]	; (800361c <MX_SPI1_Init+0x74>)
 80035e4:	2200      	movs	r2, #0
 80035e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80035e8:	4b0c      	ldr	r3, [pc, #48]	; (800361c <MX_SPI1_Init+0x74>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ee:	4b0b      	ldr	r3, [pc, #44]	; (800361c <MX_SPI1_Init+0x74>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80035f4:	4b09      	ldr	r3, [pc, #36]	; (800361c <MX_SPI1_Init+0x74>)
 80035f6:	2207      	movs	r2, #7
 80035f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80035fa:	4b08      	ldr	r3, [pc, #32]	; (800361c <MX_SPI1_Init+0x74>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003600:	4b06      	ldr	r3, [pc, #24]	; (800361c <MX_SPI1_Init+0x74>)
 8003602:	2208      	movs	r2, #8
 8003604:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003606:	4805      	ldr	r0, [pc, #20]	; (800361c <MX_SPI1_Init+0x74>)
 8003608:	f7fe fd74 	bl	80020f4 <HAL_SPI_Init>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003612:	f000 f9a5 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003616:	bf00      	nop
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	200000f8 	.word	0x200000f8
 8003620:	40013000 	.word	0x40013000

08003624 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b096      	sub	sp, #88	; 0x58
 8003628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800362a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	605a      	str	r2, [r3, #4]
 8003634:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003636:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800363a:	2200      	movs	r2, #0
 800363c:	601a      	str	r2, [r3, #0]
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	609a      	str	r2, [r3, #8]
 8003642:	60da      	str	r2, [r3, #12]
 8003644:	611a      	str	r2, [r3, #16]
 8003646:	615a      	str	r2, [r3, #20]
 8003648:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800364a:	1d3b      	adds	r3, r7, #4
 800364c:	222c      	movs	r2, #44	; 0x2c
 800364e:	2100      	movs	r1, #0
 8003650:	4618      	mov	r0, r3
 8003652:	f000 fbff 	bl	8003e54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003656:	4b39      	ldr	r3, [pc, #228]	; (800373c <MX_TIM1_Init+0x118>)
 8003658:	4a39      	ldr	r2, [pc, #228]	; (8003740 <MX_TIM1_Init+0x11c>)
 800365a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 800365c:	4b37      	ldr	r3, [pc, #220]	; (800373c <MX_TIM1_Init+0x118>)
 800365e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003662:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003664:	4b35      	ldr	r3, [pc, #212]	; (800373c <MX_TIM1_Init+0x118>)
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 800366a:	4b34      	ldr	r3, [pc, #208]	; (800373c <MX_TIM1_Init+0x118>)
 800366c:	f241 0267 	movw	r2, #4199	; 0x1067
 8003670:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003672:	4b32      	ldr	r3, [pc, #200]	; (800373c <MX_TIM1_Init+0x118>)
 8003674:	2200      	movs	r2, #0
 8003676:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003678:	4b30      	ldr	r3, [pc, #192]	; (800373c <MX_TIM1_Init+0x118>)
 800367a:	2200      	movs	r2, #0
 800367c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800367e:	4b2f      	ldr	r3, [pc, #188]	; (800373c <MX_TIM1_Init+0x118>)
 8003680:	2200      	movs	r2, #0
 8003682:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003684:	482d      	ldr	r0, [pc, #180]	; (800373c <MX_TIM1_Init+0x118>)
 8003686:	f7fe fdc7 	bl	8002218 <HAL_TIM_PWM_Init>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <MX_TIM1_Init+0x70>
  {
    Error_Handler();
 8003690:	f000 f966 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003694:	2300      	movs	r3, #0
 8003696:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003698:	2300      	movs	r3, #0
 800369a:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800369c:	2300      	movs	r3, #0
 800369e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80036a0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80036a4:	4619      	mov	r1, r3
 80036a6:	4825      	ldr	r0, [pc, #148]	; (800373c <MX_TIM1_Init+0x118>)
 80036a8:	f7ff fcf6 	bl	8003098 <HAL_TIMEx_MasterConfigSynchronization>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80036b2:	f000 f955 	bl	8003960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80036b6:	2360      	movs	r3, #96	; 0x60
 80036b8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 1;
 80036ba:	2301      	movs	r3, #1
 80036bc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036be:	2300      	movs	r3, #0
 80036c0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80036c2:	2300      	movs	r3, #0
 80036c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80036ca:	2300      	movs	r3, #0
 80036cc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80036d6:	2200      	movs	r2, #0
 80036d8:	4619      	mov	r1, r3
 80036da:	4818      	ldr	r0, [pc, #96]	; (800373c <MX_TIM1_Init+0x118>)
 80036dc:	f7ff fbc4 	bl	8002e68 <HAL_TIM_PWM_ConfigChannel>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80036e6:	f000 f93b 	bl	8003960 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036ea:	2300      	movs	r3, #0
 80036ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036f6:	2300      	movs	r3, #0
 80036f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036fa:	2300      	movs	r3, #0
 80036fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003702:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003704:	2300      	movs	r3, #0
 8003706:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003708:	2300      	movs	r3, #0
 800370a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800370c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003710:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003712:	2300      	movs	r3, #0
 8003714:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003716:	2300      	movs	r3, #0
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800371a:	1d3b      	adds	r3, r7, #4
 800371c:	4619      	mov	r1, r3
 800371e:	4807      	ldr	r0, [pc, #28]	; (800373c <MX_TIM1_Init+0x118>)
 8003720:	f7ff fd0e 	bl	8003140 <HAL_TIMEx_ConfigBreakDeadTime>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <MX_TIM1_Init+0x10a>
  {
    Error_Handler();
 800372a:	f000 f919 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800372e:	4803      	ldr	r0, [pc, #12]	; (800373c <MX_TIM1_Init+0x118>)
 8003730:	f000 fa3a 	bl	8003ba8 <HAL_TIM_MspPostInit>

}
 8003734:	bf00      	nop
 8003736:	3758      	adds	r7, #88	; 0x58
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	200000b8 	.word	0x200000b8
 8003740:	40012c00 	.word	0x40012c00

08003744 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800374a:	f107 0314 	add.w	r3, r7, #20
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	605a      	str	r2, [r3, #4]
 8003754:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003756:	1d3b      	adds	r3, r7, #4
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003762:	4b2c      	ldr	r3, [pc, #176]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003764:	4a2c      	ldr	r2, [pc, #176]	; (8003818 <MX_TIM8_Init+0xd4>)
 8003766:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 7199;
 8003768:	4b2a      	ldr	r3, [pc, #168]	; (8003814 <MX_TIM8_Init+0xd0>)
 800376a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800376e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003770:	4b28      	ldr	r3, [pc, #160]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003772:	2200      	movs	r2, #0
 8003774:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4999;
 8003776:	4b27      	ldr	r3, [pc, #156]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003778:	f241 3287 	movw	r2, #4999	; 0x1387
 800377c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800377e:	4b25      	ldr	r3, [pc, #148]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003780:	2200      	movs	r2, #0
 8003782:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003784:	4b23      	ldr	r3, [pc, #140]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003786:	2200      	movs	r2, #0
 8003788:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800378a:	4b22      	ldr	r3, [pc, #136]	; (8003814 <MX_TIM8_Init+0xd0>)
 800378c:	2200      	movs	r2, #0
 800378e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8003790:	4820      	ldr	r0, [pc, #128]	; (8003814 <MX_TIM8_Init+0xd0>)
 8003792:	f7fe fd6c 	bl	800226e <HAL_TIM_IC_Init>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d001      	beq.n	80037a0 <MX_TIM8_Init+0x5c>
  {
    Error_Handler();
 800379c:	f000 f8e0 	bl	8003960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80037a4:	2300      	movs	r3, #0
 80037a6:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037a8:	2300      	movs	r3, #0
 80037aa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80037ac:	f107 0314 	add.w	r3, r7, #20
 80037b0:	4619      	mov	r1, r3
 80037b2:	4818      	ldr	r0, [pc, #96]	; (8003814 <MX_TIM8_Init+0xd0>)
 80037b4:	f7ff fc70 	bl	8003098 <HAL_TIMEx_MasterConfigSynchronization>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 80037be:	f000 f8cf 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80037c2:	2300      	movs	r3, #0
 80037c4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80037c6:	2301      	movs	r3, #1
 80037c8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 8;
 80037ce:	2308      	movs	r3, #8
 80037d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80037d2:	1d3b      	adds	r3, r7, #4
 80037d4:	2200      	movs	r2, #0
 80037d6:	4619      	mov	r1, r3
 80037d8:	480e      	ldr	r0, [pc, #56]	; (8003814 <MX_TIM8_Init+0xd0>)
 80037da:	f7fe fe92 	bl	8002502 <HAL_TIM_IC_ConfigChannel>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80037e4:	f000 f8bc 	bl	8003960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80037e8:	2302      	movs	r3, #2
 80037ea:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80037ec:	2302      	movs	r3, #2
 80037ee:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80037f0:	2300      	movs	r3, #0
 80037f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80037f4:	1d3b      	adds	r3, r7, #4
 80037f6:	2204      	movs	r2, #4
 80037f8:	4619      	mov	r1, r3
 80037fa:	4806      	ldr	r0, [pc, #24]	; (8003814 <MX_TIM8_Init+0xd0>)
 80037fc:	f7fe fe81 	bl	8002502 <HAL_TIM_IC_ConfigChannel>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 8003806:	f000 f8ab 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800380a:	bf00      	nop
 800380c:	3720      	adds	r7, #32
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	2000002c 	.word	0x2000002c
 8003818:	40013400 	.word	0x40013400

0800381c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8003820:	4b0d      	ldr	r3, [pc, #52]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 8003822:	4a0e      	ldr	r2, [pc, #56]	; (800385c <MX_USB_PCD_Init+0x40>)
 8003824:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8003826:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 8003828:	2208      	movs	r2, #8
 800382a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800382c:	4b0a      	ldr	r3, [pc, #40]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 800382e:	2202      	movs	r2, #2
 8003830:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003832:	4b09      	ldr	r3, [pc, #36]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 8003834:	2202      	movs	r2, #2
 8003836:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003838:	4b07      	ldr	r3, [pc, #28]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 800383a:	2200      	movs	r2, #0
 800383c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800383e:	4b06      	ldr	r3, [pc, #24]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 8003840:	2200      	movs	r2, #0
 8003842:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8003844:	4804      	ldr	r0, [pc, #16]	; (8003858 <MX_USB_PCD_Init+0x3c>)
 8003846:	f7fd f8f1 	bl	8000a2c <HAL_PCD_Init>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8003850:	f000 f886 	bl	8003960 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8003854:	bf00      	nop
 8003856:	bd80      	pop	{r7, pc}
 8003858:	2000015c 	.word	0x2000015c
 800385c:	40005c00 	.word	0x40005c00

08003860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b08a      	sub	sp, #40	; 0x28
 8003864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003866:	f107 0314 	add.w	r3, r7, #20
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	609a      	str	r2, [r3, #8]
 8003872:	60da      	str	r2, [r3, #12]
 8003874:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003876:	4b37      	ldr	r3, [pc, #220]	; (8003954 <MX_GPIO_Init+0xf4>)
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	4a36      	ldr	r2, [pc, #216]	; (8003954 <MX_GPIO_Init+0xf4>)
 800387c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003880:	6153      	str	r3, [r2, #20]
 8003882:	4b34      	ldr	r3, [pc, #208]	; (8003954 <MX_GPIO_Init+0xf4>)
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800388a:	613b      	str	r3, [r7, #16]
 800388c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800388e:	4b31      	ldr	r3, [pc, #196]	; (8003954 <MX_GPIO_Init+0xf4>)
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	4a30      	ldr	r2, [pc, #192]	; (8003954 <MX_GPIO_Init+0xf4>)
 8003894:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003898:	6153      	str	r3, [r2, #20]
 800389a:	4b2e      	ldr	r3, [pc, #184]	; (8003954 <MX_GPIO_Init+0xf4>)
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038a2:	60fb      	str	r3, [r7, #12]
 80038a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038a6:	4b2b      	ldr	r3, [pc, #172]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	4a2a      	ldr	r2, [pc, #168]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80038b0:	6153      	str	r3, [r2, #20]
 80038b2:	4b28      	ldr	r3, [pc, #160]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038be:	4b25      	ldr	r3, [pc, #148]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	4a24      	ldr	r2, [pc, #144]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038c8:	6153      	str	r3, [r2, #20]
 80038ca:	4b22      	ldr	r3, [pc, #136]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d2:	607b      	str	r3, [r7, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80038d6:	4b1f      	ldr	r3, [pc, #124]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	4a1e      	ldr	r2, [pc, #120]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038e0:	6153      	str	r3, [r2, #20]
 80038e2:	4b1c      	ldr	r3, [pc, #112]	; (8003954 <MX_GPIO_Init+0xf4>)
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038ea:	603b      	str	r3, [r7, #0]
 80038ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 80038ee:	2200      	movs	r2, #0
 80038f0:	f64f 7108 	movw	r1, #65288	; 0xff08
 80038f4:	4818      	ldr	r0, [pc, #96]	; (8003958 <MX_GPIO_Init+0xf8>)
 80038f6:	f7fc ff59 	bl	80007ac <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin 
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin 
 80038fa:	2337      	movs	r3, #55	; 0x37
 80038fc:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80038fe:	4b17      	ldr	r3, [pc, #92]	; (800395c <MX_GPIO_Init+0xfc>)
 8003900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003902:	2300      	movs	r3, #0
 8003904:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003906:	f107 0314 	add.w	r3, r7, #20
 800390a:	4619      	mov	r1, r3
 800390c:	4812      	ldr	r0, [pc, #72]	; (8003958 <MX_GPIO_Init+0xf8>)
 800390e:	f7fc fdcf 	bl	80004b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin 
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin 
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin 
 8003912:	f64f 7308 	movw	r3, #65288	; 0xff08
 8003916:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin 
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003918:	2301      	movs	r3, #1
 800391a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391c:	2300      	movs	r3, #0
 800391e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003920:	2300      	movs	r3, #0
 8003922:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003924:	f107 0314 	add.w	r3, r7, #20
 8003928:	4619      	mov	r1, r3
 800392a:	480b      	ldr	r0, [pc, #44]	; (8003958 <MX_GPIO_Init+0xf8>)
 800392c:	f7fc fdc0 	bl	80004b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003930:	2301      	movs	r3, #1
 8003932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003934:	2300      	movs	r3, #0
 8003936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003938:	2300      	movs	r3, #0
 800393a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800393c:	f107 0314 	add.w	r3, r7, #20
 8003940:	4619      	mov	r1, r3
 8003942:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003946:	f7fc fdb3 	bl	80004b0 <HAL_GPIO_Init>

}
 800394a:	bf00      	nop
 800394c:	3728      	adds	r7, #40	; 0x28
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40021000 	.word	0x40021000
 8003958:	48001000 	.word	0x48001000
 800395c:	10120000 	.word	0x10120000

08003960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003976:	4b0f      	ldr	r3, [pc, #60]	; (80039b4 <HAL_MspInit+0x44>)
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	4a0e      	ldr	r2, [pc, #56]	; (80039b4 <HAL_MspInit+0x44>)
 800397c:	f043 0301 	orr.w	r3, r3, #1
 8003980:	6193      	str	r3, [r2, #24]
 8003982:	4b0c      	ldr	r3, [pc, #48]	; (80039b4 <HAL_MspInit+0x44>)
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	607b      	str	r3, [r7, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800398e:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_MspInit+0x44>)
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	4a08      	ldr	r2, [pc, #32]	; (80039b4 <HAL_MspInit+0x44>)
 8003994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003998:	61d3      	str	r3, [r2, #28]
 800399a:	4b06      	ldr	r3, [pc, #24]	; (80039b4 <HAL_MspInit+0x44>)
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039a2:	603b      	str	r3, [r7, #0]
 80039a4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80039a6:	2007      	movs	r0, #7
 80039a8:	f7fc fd40 	bl	800042c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039ac:	bf00      	nop
 80039ae:	3708      	adds	r7, #8
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40021000 	.word	0x40021000

080039b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08a      	sub	sp, #40	; 0x28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	f107 0314 	add.w	r3, r7, #20
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a17      	ldr	r2, [pc, #92]	; (8003a34 <HAL_I2C_MspInit+0x7c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d127      	bne.n	8003a2a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039da:	4b17      	ldr	r3, [pc, #92]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	4a16      	ldr	r2, [pc, #88]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 80039e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e4:	6153      	str	r3, [r2, #20]
 80039e6:	4b14      	ldr	r3, [pc, #80]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ee:	613b      	str	r3, [r7, #16]
 80039f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80039f2:	23c0      	movs	r3, #192	; 0xc0
 80039f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039f6:	2312      	movs	r3, #18
 80039f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039fa:	2301      	movs	r3, #1
 80039fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039fe:	2303      	movs	r3, #3
 8003a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a02:	2304      	movs	r3, #4
 8003a04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a06:	f107 0314 	add.w	r3, r7, #20
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	480b      	ldr	r0, [pc, #44]	; (8003a3c <HAL_I2C_MspInit+0x84>)
 8003a0e:	f7fc fd4f 	bl	80004b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a12:	4b09      	ldr	r3, [pc, #36]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 8003a14:	69db      	ldr	r3, [r3, #28]
 8003a16:	4a08      	ldr	r2, [pc, #32]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 8003a18:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a1c:	61d3      	str	r3, [r2, #28]
 8003a1e:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <HAL_I2C_MspInit+0x80>)
 8003a20:	69db      	ldr	r3, [r3, #28]
 8003a22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a2a:	bf00      	nop
 8003a2c:	3728      	adds	r7, #40	; 0x28
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	40005400 	.word	0x40005400
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	48000400 	.word	0x48000400

08003a40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b08a      	sub	sp, #40	; 0x28
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a48:	f107 0314 	add.w	r3, r7, #20
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	609a      	str	r2, [r3, #8]
 8003a54:	60da      	str	r2, [r3, #12]
 8003a56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a17      	ldr	r2, [pc, #92]	; (8003abc <HAL_SPI_MspInit+0x7c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d128      	bne.n	8003ab4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a62:	4b17      	ldr	r3, [pc, #92]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	4a16      	ldr	r2, [pc, #88]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a6c:	6193      	str	r3, [r2, #24]
 8003a6e:	4b14      	ldr	r3, [pc, #80]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a7a:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	4a10      	ldr	r2, [pc, #64]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a84:	6153      	str	r3, [r2, #20]
 8003a86:	4b0e      	ldr	r3, [pc, #56]	; (8003ac0 <HAL_SPI_MspInit+0x80>)
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8003a92:	23e0      	movs	r3, #224	; 0xe0
 8003a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a96:	2302      	movs	r3, #2
 8003a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003aa2:	2305      	movs	r3, #5
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa6:	f107 0314 	add.w	r3, r7, #20
 8003aaa:	4619      	mov	r1, r3
 8003aac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ab0:	f7fc fcfe 	bl	80004b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003ab4:	bf00      	nop
 8003ab6:	3728      	adds	r7, #40	; 0x28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	40013000 	.word	0x40013000
 8003ac0:	40021000 	.word	0x40021000

08003ac4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a0d      	ldr	r2, [pc, #52]	; (8003b08 <HAL_TIM_PWM_MspInit+0x44>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d113      	bne.n	8003afe <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ad6:	4b0d      	ldr	r3, [pc, #52]	; (8003b0c <HAL_TIM_PWM_MspInit+0x48>)
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	4a0c      	ldr	r2, [pc, #48]	; (8003b0c <HAL_TIM_PWM_MspInit+0x48>)
 8003adc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ae0:	6193      	str	r3, [r2, #24]
 8003ae2:	4b0a      	ldr	r3, [pc, #40]	; (8003b0c <HAL_TIM_PWM_MspInit+0x48>)
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2100      	movs	r1, #0
 8003af2:	201b      	movs	r0, #27
 8003af4:	f7fc fca5 	bl	8000442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003af8:	201b      	movs	r0, #27
 8003afa:	f7fc fcbe 	bl	800047a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003afe:	bf00      	nop
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40012c00 	.word	0x40012c00
 8003b0c:	40021000 	.word	0x40021000

08003b10 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b18:	f107 0314 	add.w	r3, r7, #20
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM8)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a1b      	ldr	r2, [pc, #108]	; (8003b9c <HAL_TIM_IC_MspInit+0x8c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d12f      	bne.n	8003b92 <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003b32:	4b1b      	ldr	r3, [pc, #108]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	4a1a      	ldr	r2, [pc, #104]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b3c:	6193      	str	r3, [r2, #24]
 8003b3e:	4b18      	ldr	r3, [pc, #96]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b4a:	4b15      	ldr	r3, [pc, #84]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	4a14      	ldr	r2, [pc, #80]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b54:	6153      	str	r3, [r2, #20]
 8003b56:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <HAL_TIM_IC_MspInit+0x90>)
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003b62:	2340      	movs	r3, #64	; 0x40
 8003b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b66:	2302      	movs	r3, #2
 8003b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003b72:	2304      	movs	r3, #4
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b76:	f107 0314 	add.w	r3, r7, #20
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4809      	ldr	r0, [pc, #36]	; (8003ba4 <HAL_TIM_IC_MspInit+0x94>)
 8003b7e:	f7fc fc97 	bl	80004b0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8003b82:	2200      	movs	r2, #0
 8003b84:	2100      	movs	r1, #0
 8003b86:	202e      	movs	r0, #46	; 0x2e
 8003b88:	f7fc fc5b 	bl	8000442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8003b8c:	202e      	movs	r0, #46	; 0x2e
 8003b8e:	f7fc fc74 	bl	800047a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003b92:	bf00      	nop
 8003b94:	3728      	adds	r7, #40	; 0x28
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40013400 	.word	0x40013400
 8003ba0:	40021000 	.word	0x40021000
 8003ba4:	48000800 	.word	0x48000800

08003ba8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b088      	sub	sp, #32
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb0:	f107 030c 	add.w	r3, r7, #12
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	609a      	str	r2, [r3, #8]
 8003bbc:	60da      	str	r2, [r3, #12]
 8003bbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a12      	ldr	r2, [pc, #72]	; (8003c10 <HAL_TIM_MspPostInit+0x68>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d11d      	bne.n	8003c06 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bca:	4b12      	ldr	r3, [pc, #72]	; (8003c14 <HAL_TIM_MspPostInit+0x6c>)
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	4a11      	ldr	r2, [pc, #68]	; (8003c14 <HAL_TIM_MspPostInit+0x6c>)
 8003bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bd4:	6153      	str	r3, [r2, #20]
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <HAL_TIM_MspPostInit+0x6c>)
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bde:	60bb      	str	r3, [r7, #8]
 8003be0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003be2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be8:	2302      	movs	r3, #2
 8003bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003bf4:	2306      	movs	r3, #6
 8003bf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf8:	f107 030c 	add.w	r3, r7, #12
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c02:	f7fc fc55 	bl	80004b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003c06:	bf00      	nop
 8003c08:	3720      	adds	r7, #32
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40012c00 	.word	0x40012c00
 8003c14:	40021000 	.word	0x40021000

08003c18 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08a      	sub	sp, #40	; 0x28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c20:	f107 0314 	add.w	r3, r7, #20
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	605a      	str	r2, [r3, #4]
 8003c2a:	609a      	str	r2, [r3, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a18      	ldr	r2, [pc, #96]	; (8003c98 <HAL_PCD_MspInit+0x80>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d129      	bne.n	8003c8e <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3a:	4b18      	ldr	r3, [pc, #96]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	4a17      	ldr	r2, [pc, #92]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c44:	6153      	str	r3, [r2, #20]
 8003c46:	4b15      	ldr	r3, [pc, #84]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4e:	613b      	str	r3, [r7, #16]
 8003c50:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8003c52:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c60:	2303      	movs	r3, #3
 8003c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8003c64:	230e      	movs	r3, #14
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c68:	f107 0314 	add.w	r3, r7, #20
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c72:	f7fc fc1d 	bl	80004b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8003c76:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	4a08      	ldr	r2, [pc, #32]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c7c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c80:	61d3      	str	r3, [r2, #28]
 8003c82:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <HAL_PCD_MspInit+0x84>)
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8003c8e:	bf00      	nop
 8003c90:	3728      	adds	r7, #40	; 0x28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40005c00 	.word	0x40005c00
 8003c9c:	40021000 	.word	0x40021000

08003ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cb2:	e7fe      	b.n	8003cb2 <HardFault_Handler+0x4>

08003cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cb8:	e7fe      	b.n	8003cb8 <MemManage_Handler+0x4>

08003cba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cba:	b480      	push	{r7}
 8003cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cbe:	e7fe      	b.n	8003cbe <BusFault_Handler+0x4>

08003cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cc4:	e7fe      	b.n	8003cc4 <UsageFault_Handler+0x4>

08003cc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cca:	bf00      	nop
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cd8:	bf00      	nop
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ce6:	bf00      	nop
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cf4:	f7fc faae 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cf8:	bf00      	nop
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003d00:	4802      	ldr	r0, [pc, #8]	; (8003d0c <TIM1_CC_IRQHandler+0x10>)
 8003d02:	f7fe fadf 	bl	80022c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003d06:	bf00      	nop
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	200000b8 	.word	0x200000b8

08003d10 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003d14:	4802      	ldr	r0, [pc, #8]	; (8003d20 <TIM8_CC_IRQHandler+0x10>)
 8003d16:	f7fe fad5 	bl	80022c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	2000002c 	.word	0x2000002c

08003d24 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003d24:	b480      	push	{r7}
 8003d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003d28:	4b1f      	ldr	r3, [pc, #124]	; (8003da8 <SystemInit+0x84>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2e:	4a1e      	ldr	r2, [pc, #120]	; (8003da8 <SystemInit+0x84>)
 8003d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003d38:	4b1c      	ldr	r3, [pc, #112]	; (8003dac <SystemInit+0x88>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a1b      	ldr	r2, [pc, #108]	; (8003dac <SystemInit+0x88>)
 8003d3e:	f043 0301 	orr.w	r3, r3, #1
 8003d42:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8003d44:	4b19      	ldr	r3, [pc, #100]	; (8003dac <SystemInit+0x88>)
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	4918      	ldr	r1, [pc, #96]	; (8003dac <SystemInit+0x88>)
 8003d4a:	4b19      	ldr	r3, [pc, #100]	; (8003db0 <SystemInit+0x8c>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003d50:	4b16      	ldr	r3, [pc, #88]	; (8003dac <SystemInit+0x88>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a15      	ldr	r2, [pc, #84]	; (8003dac <SystemInit+0x88>)
 8003d56:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d5e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003d60:	4b12      	ldr	r3, [pc, #72]	; (8003dac <SystemInit+0x88>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a11      	ldr	r2, [pc, #68]	; (8003dac <SystemInit+0x88>)
 8003d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d6a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	; (8003dac <SystemInit+0x88>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	4a0e      	ldr	r2, [pc, #56]	; (8003dac <SystemInit+0x88>)
 8003d72:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003d76:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <SystemInit+0x88>)
 8003d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7c:	4a0b      	ldr	r2, [pc, #44]	; (8003dac <SystemInit+0x88>)
 8003d7e:	f023 030f 	bic.w	r3, r3, #15
 8003d82:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8003d84:	4b09      	ldr	r3, [pc, #36]	; (8003dac <SystemInit+0x88>)
 8003d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d88:	4908      	ldr	r1, [pc, #32]	; (8003dac <SystemInit+0x88>)
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	; (8003db4 <SystemInit+0x90>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003d90:	4b06      	ldr	r3, [pc, #24]	; (8003dac <SystemInit+0x88>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d96:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <SystemInit+0x84>)
 8003d98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d9c:	609a      	str	r2, [r3, #8]
#endif
}
 8003d9e:	bf00      	nop
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr
 8003da8:	e000ed00 	.word	0xe000ed00
 8003dac:	40021000 	.word	0x40021000
 8003db0:	f87fc00c 	.word	0xf87fc00c
 8003db4:	ff00fccc 	.word	0xff00fccc

08003db8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003db8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003df0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003dbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003dbe:	e003      	b.n	8003dc8 <LoopCopyDataInit>

08003dc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003dc0:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003dc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003dc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003dc6:	3104      	adds	r1, #4

08003dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003dc8:	480b      	ldr	r0, [pc, #44]	; (8003df8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003dca:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <LoopForever+0xe>)
	adds	r2, r0, r1
 8003dcc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003dce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003dd0:	d3f6      	bcc.n	8003dc0 <CopyDataInit>
	ldr	r2, =_sbss
 8003dd2:	4a0b      	ldr	r2, [pc, #44]	; (8003e00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003dd4:	e002      	b.n	8003ddc <LoopFillZerobss>

08003dd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003dd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003dd8:	f842 3b04 	str.w	r3, [r2], #4

08003ddc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003ddc:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <LoopForever+0x16>)
	cmp	r2, r3
 8003dde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003de0:	d3f9      	bcc.n	8003dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003de2:	f7ff ff9f 	bl	8003d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003de6:	f000 f811 	bl	8003e0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003dea:	f7ff fb23 	bl	8003434 <main>

08003dee <LoopForever>:

LoopForever:
    b LoopForever
 8003dee:	e7fe      	b.n	8003dee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003df0:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8003df4:	08003eb4 	.word	0x08003eb4
	ldr	r0, =_sdata
 8003df8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003dfc:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8003e00:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8003e04:	20000504 	.word	0x20000504

08003e08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003e08:	e7fe      	b.n	8003e08 <ADC1_2_IRQHandler>
	...

08003e0c <__libc_init_array>:
 8003e0c:	b570      	push	{r4, r5, r6, lr}
 8003e0e:	4e0d      	ldr	r6, [pc, #52]	; (8003e44 <__libc_init_array+0x38>)
 8003e10:	4c0d      	ldr	r4, [pc, #52]	; (8003e48 <__libc_init_array+0x3c>)
 8003e12:	1ba4      	subs	r4, r4, r6
 8003e14:	10a4      	asrs	r4, r4, #2
 8003e16:	2500      	movs	r5, #0
 8003e18:	42a5      	cmp	r5, r4
 8003e1a:	d109      	bne.n	8003e30 <__libc_init_array+0x24>
 8003e1c:	4e0b      	ldr	r6, [pc, #44]	; (8003e4c <__libc_init_array+0x40>)
 8003e1e:	4c0c      	ldr	r4, [pc, #48]	; (8003e50 <__libc_init_array+0x44>)
 8003e20:	f000 f820 	bl	8003e64 <_init>
 8003e24:	1ba4      	subs	r4, r4, r6
 8003e26:	10a4      	asrs	r4, r4, #2
 8003e28:	2500      	movs	r5, #0
 8003e2a:	42a5      	cmp	r5, r4
 8003e2c:	d105      	bne.n	8003e3a <__libc_init_array+0x2e>
 8003e2e:	bd70      	pop	{r4, r5, r6, pc}
 8003e30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e34:	4798      	blx	r3
 8003e36:	3501      	adds	r5, #1
 8003e38:	e7ee      	b.n	8003e18 <__libc_init_array+0xc>
 8003e3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e3e:	4798      	blx	r3
 8003e40:	3501      	adds	r5, #1
 8003e42:	e7f2      	b.n	8003e2a <__libc_init_array+0x1e>
 8003e44:	08003eac 	.word	0x08003eac
 8003e48:	08003eac 	.word	0x08003eac
 8003e4c:	08003eac 	.word	0x08003eac
 8003e50:	08003eb0 	.word	0x08003eb0

08003e54 <memset>:
 8003e54:	4402      	add	r2, r0
 8003e56:	4603      	mov	r3, r0
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d100      	bne.n	8003e5e <memset+0xa>
 8003e5c:	4770      	bx	lr
 8003e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8003e62:	e7f9      	b.n	8003e58 <memset+0x4>

08003e64 <_init>:
 8003e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e66:	bf00      	nop
 8003e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e6a:	bc08      	pop	{r3}
 8003e6c:	469e      	mov	lr, r3
 8003e6e:	4770      	bx	lr

08003e70 <_fini>:
 8003e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e72:	bf00      	nop
 8003e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e76:	bc08      	pop	{r3}
 8003e78:	469e      	mov	lr, r3
 8003e7a:	4770      	bx	lr
