Analysis & Synthesis report for E5
Fri May 20 13:03:10 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state
 11. State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state
 12. State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state
 13. Registers Removed During Synthesis
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|RS232COM:C1
 16. Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1
 17. Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1
 18. Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2
 19. Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3
 20. Parameter Settings for User Entity Instance: PLL_test:PLL_test_inst|altpll:altpll_component
 21. Partition Dependent Files
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Port Connectivity Checks: "PLL_test:PLL_test_inst"
 26. Signal Tap Logic Analyzer Settings
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+------------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 20 13:03:10 2022                    ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; E5                                                       ;
; Top-level Entity Name              ; top_DE2115                                               ;
; Family                             ; Cyclone IV E                                             ;
; Total logic elements               ; N/A until Partition Merge                                ;
;     Total combinational functions  ; N/A until Partition Merge                                ;
;     Dedicated logic registers      ; N/A until Partition Merge                                ;
; Total registers                    ; N/A until Partition Merge                                ;
; Total pins                         ; N/A until Partition Merge                                ;
; Total virtual pins                 ; N/A until Partition Merge                                ;
; Total memory bits                  ; N/A until Partition Merge                                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                                ;
; Total PLLs                         ; N/A until Partition Merge                                ;
+------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; top_DE2115         ; E5                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; REGS_CONF.v                                                        ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/REGS_CONF.v                                                        ;             ;
; CONF_CONTROL.v                                                     ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/CONF_CONTROL.v                                                     ;             ;
; comm_rs232.vhd                                                     ; yes             ; User VHDL File                     ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/comm_rs232.vhd                                                     ;             ;
; MAIN_CONTROL.v                                                     ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/MAIN_CONTROL.v                                                     ;             ;
; WR_CONTROL.v                                                       ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/WR_CONTROL.v                                                       ;             ;
; RD_CONTROL.v                                                       ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RD_CONTROL.v                                                       ;             ;
; RS232COM.v                                                         ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RS232COM.v                                                         ;             ;
; top_DE2115.v                                                       ; yes             ; User Verilog HDL File              ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v                                                       ;             ;
; PLL_test.v                                                         ; yes             ; User Wizard-Generated File         ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/PLL_test.v                                                         ;             ;
; control.v                                                          ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/control.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                                        ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;             ;
; db/pll_test_altpll.v                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/pll_test_altpll.v                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;             ;
; db/altsyncram_te24.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/altsyncram_te24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/decode_jsa.tdf                                                  ;             ;
; db/mux_nob.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/mux_nob.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                      ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                           ;             ;
; db/cntr_mgi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_mgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                       ; altera_sld  ;
; db/ip/sld8f9c8456/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 14.0    ; N/A          ; N/A          ; |top_DE2115|PLL_test:PLL_test_inst                                                                                                                                                                                                                                              ; PLL_test.v      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_DE2115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_DE2115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_DE2115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_DE2115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_DE2115|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                        ;
+---------------------------------------------+--------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                   ; File Name    ; Relative Location ; Change   ; Old                              ; New                              ;
+---------------------------------------------+--------------+-------------------+----------+----------------------------------+----------------------------------+
; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3 ; RD_CONTROL.v ; Project Directory ; Checksum ; 3fe227acf9b56f9bdc084ee0463f7fff ; cb5290fc62e222a0b03b7f4bfd2e7507 ;
+---------------------------------------------+--------------+-------------------+----------+----------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_DE2115                               ; 251 (60)            ; 336 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115                                                                               ; top_DE2115      ; work         ;
;    |CONF_CONTROL:INST1|                   ; 191 (0)             ; 336 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1                                                            ; CONF_CONTROL    ; work         ;
;       |CONTROL:C3|                        ; 51 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3                                                 ; CONTROL         ; work         ;
;          |MAIN_CONTROL:C1|                ; 17 (17)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1                                 ; MAIN_CONTROL    ; work         ;
;          |RD_CONTROL:C3|                  ; 18 (18)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3                                   ; RD_CONTROL      ; work         ;
;          |WR_CONTROL:C2|                  ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2                                   ; WR_CONTROL      ; work         ;
;       |REGS_CONF:C2|                      ; 81 (81)             ; 264 (264)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|REGS_CONF:C2                                               ; REGS_CONF       ; work         ;
;       |RS232COM:C1|                       ; 59 (0)              ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1                                                ; RS232COM        ; work         ;
;          |comm_rs232:U1|                  ; 59 (59)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1                                  ; comm_rs232      ; work         ;
;    |PLL_test:PLL_test_inst|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|PLL_test:PLL_test_inst                                                        ; PLL_test        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|PLL_test:PLL_test_inst|altpll:altpll_component                                ; altpll          ; work         ;
;          |PLL_test_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_DE2115|PLL_test:PLL_test_inst|altpll:altpll_component|PLL_test_altpll:auto_generated ; PLL_test_altpll ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state                                             ;
+--------------------+--------------------+--------------+----------------+-------------------+-------------+---------------+
; Name               ; state.fin_desplaza ; state.espera ; state.desplaza ; state.transmision ; state.carga ; state.inicial ;
+--------------------+--------------------+--------------+----------------+-------------------+-------------+---------------+
; state.inicial      ; 0                  ; 0            ; 0              ; 0                 ; 0           ; 0             ;
; state.carga        ; 0                  ; 0            ; 0              ; 0                 ; 1           ; 1             ;
; state.transmision  ; 0                  ; 0            ; 0              ; 1                 ; 0           ; 1             ;
; state.desplaza     ; 0                  ; 0            ; 1              ; 0                 ; 0           ; 1             ;
; state.espera       ; 0                  ; 1            ; 0              ; 0                 ; 0           ; 1             ;
; state.fin_desplaza ; 1                  ; 0            ; 0              ; 0                 ; 0           ; 1             ;
+--------------------+--------------------+--------------+----------------+-------------------+-------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state                ;
+---------------------+---------------------+------------------+----------------+--------------+
; Name                ; state.fin_registros ; state.intermedio ; state.registro ; state.espera ;
+---------------------+---------------------+------------------+----------------+--------------+
; state.espera        ; 0                   ; 0                ; 0              ; 0            ;
; state.registro      ; 0                   ; 0                ; 1              ; 1            ;
; state.intermedio    ; 0                   ; 1                ; 0              ; 1            ;
; state.fin_registros ; 1                   ; 0                ; 0              ; 1            ;
+---------------------+---------------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state ;
+---------------+-------------+-------------+------------+------------------------+
; Name          ; state.error ; state.write ; state.read ; state.inicial          ;
+---------------+-------------+-------------+------------+------------------------+
; state.inicial ; 0           ; 0           ; 0          ; 0                      ;
; state.read    ; 0           ; 0           ; 1          ; 1                      ;
; state.write   ; 0           ; 1           ; 0          ; 1                      ;
; state.error   ; 1           ; 0           ; 0          ; 1                      ;
+---------------+-------------+-------------+------------+------------------------+


+----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                         ;
+-------------------------------------------------------+--------------------+
; Register name                                         ; Reason for Removal ;
+-------------------------------------------------------+--------------------+
; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state~2   ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state~3   ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|state~4   ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state~2   ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|state~3   ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state~4 ; Lost fanout        ;
; CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1|state~5 ; Lost fanout        ;
; Total Number of Removed Registers = 7                 ;                    ;
+-------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 80 bits   ; 160 LEs       ; 80 LEs               ; 80 LEs                 ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|REGS_CONF:C2|reg_array_txregs[0][5]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3|count[1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2|count[0]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[8] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntb_r[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_cntb_r[2]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_DE2115|CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |top_DE2115|Mux0                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|RS232COM:C1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ncpb           ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; ncpb           ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; inicial        ; 00    ; Unsigned Binary                                                   ;
; read           ; 01    ; Unsigned Binary                                                   ;
; write          ; 10    ; Unsigned Binary                                                   ;
; error          ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; espera         ; 00    ; Unsigned Binary                                                 ;
; registro       ; 01    ; Unsigned Binary                                                 ;
; intermedio     ; 10    ; Unsigned Binary                                                 ;
; fin_registros  ; 11    ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; inicial        ; 000   ; Unsigned Binary                                                 ;
; carga          ; 001   ; Unsigned Binary                                                 ;
; transmision    ; 010   ; Unsigned Binary                                                 ;
; desplaza       ; 011   ; Unsigned Binary                                                 ;
; espera         ; 100   ; Unsigned Binary                                                 ;
; fin_desplaza   ; 101   ; Unsigned Binary                                                 ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_test:PLL_test_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_test ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 144                        ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 15625                      ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; PLL_test_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                      ;
+-------------------------------------------+-----------------------+---------+----------------------------------+
; File                                      ; Location              ; Library ; Checksum                         ;
+-------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal171.inc    ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altpll.tdf        ; Quartus Prime Install ; work    ; 5e35430d78780b26c08186f6f0ace07e ;
; libraries/megafunctions/cycloneii_pll.inc ; Quartus Prime Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/stratix_pll.inc   ; Quartus Prime Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc ; Quartus Prime Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; comm_rs232.vhd                            ; Project Directory     ; work    ; 25c0869ed7219a1412e9e0defc336ebc ;
; CONF_CONTROL.v                            ; Project Directory     ; work    ; 9de58da3f3c015fc29da01902311a5ba ;
; control.v                                 ; Project Directory     ; work    ; 0e20649c4426589ff0224e7b63610e88 ;
; db/pll_test_altpll.v                      ; Project Directory     ; work    ; e61ce7af7e81234b9fd5cfcc067fcdb4 ;
; MAIN_CONTROL.v                            ; Project Directory     ; work    ; d097c3963dc897425e2f58b4c8062ca8 ;
; PLL_test.v                                ; Project Directory     ; work    ; 5e5b299752e5d9af93c33f2594018558 ;
; RD_CONTROL.v                              ; Project Directory     ; work    ; cb5290fc62e222a0b03b7f4bfd2e7507 ;
; REGS_CONF.v                               ; Project Directory     ; work    ; 0894ba5ac76be5e291c01d52e800cf93 ;
; RS232COM.v                                ; Project Directory     ; work    ; 8b0fb56303e9df0659807dacc468ad49 ;
; top_DE2115.v                              ; Project Directory     ; work    ; be5f1bf523c850ae16b220b67750340f ;
; WR_CONTROL.v                              ; Project Directory     ; work    ; ae1bbc28e036bb88a22164959d10e059 ;
+-------------------------------------------+-----------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_ff         ; 336                         ;
;     ENA               ; 281                         ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 16                          ;
;     plain             ; 31                          ;
; cycloneiii_lcell_comb ; 251                         ;
;     arith             ; 6                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 2                           ;
;     normal            ; 245                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 101                         ;
;         4 data inputs ; 103                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.80                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 46                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 46                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 166                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 46                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "PLL_test:PLL_test_inst" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; areset ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 46                  ; 46               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Fri May 20 13:02:46 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off E5 -c E5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regs_conf.v
    Info (12023): Found entity 1: REGS_CONF File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/REGS_CONF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conf_control.v
    Info (12023): Found entity 1: CONF_CONTROL File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/CONF_CONTROL.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file comm_rs232.vhd
    Info (12022): Found design unit 1: comm_rs232-rtl File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/comm_rs232.vhd Line: 28
    Info (12023): Found entity 1: comm_rs232 File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/comm_rs232.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: MAIN_CONTROL File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/MAIN_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wr_control.v
    Info (12023): Found entity 1: WR_CONTROL File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/WR_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rd_control.v
    Info (12023): Found entity 1: RD_CONTROL File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RD_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs232com.v
    Info (12023): Found entity 1: RS232COM File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RS232COM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_de2115.v
    Info (12023): Found entity 1: top_DE2115 File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_test.v
    Info (12023): Found entity 1: PLL_test File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/PLL_test.v Line: 40
Info (12127): Elaborating entity "top_DE2115" for the top level hierarchy
Info (12128): Elaborating entity "CONF_CONTROL" for hierarchy "CONF_CONTROL:INST1" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v Line: 69
Info (12128): Elaborating entity "RS232COM" for hierarchy "CONF_CONTROL:INST1|RS232COM:C1" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/CONF_CONTROL.v Line: 38
Info (12128): Elaborating entity "comm_rs232" for hierarchy "CONF_CONTROL:INST1|RS232COM:C1|comm_rs232:U1" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RS232COM.v Line: 30
Info (12128): Elaborating entity "REGS_CONF" for hierarchy "CONF_CONTROL:INST1|REGS_CONF:C2" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/CONF_CONTROL.v Line: 54
Warning (12125): Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CONTROL File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/control.v Line: 1
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONF_CONTROL:INST1|CONTROL:C3" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/CONF_CONTROL.v Line: 68
Info (12128): Elaborating entity "MAIN_CONTROL" for hierarchy "CONF_CONTROL:INST1|CONTROL:C3|MAIN_CONTROL:C1" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/control.v Line: 30
Info (12128): Elaborating entity "WR_CONTROL" for hierarchy "CONF_CONTROL:INST1|CONTROL:C3|WR_CONTROL:C2" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/control.v Line: 41
Warning (10230): Verilog HDL assignment warning at WR_CONTROL.v(30): truncated value with size 32 to match size of target (4) File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/WR_CONTROL.v Line: 30
Info (12128): Elaborating entity "RD_CONTROL" for hierarchy "CONF_CONTROL:INST1|CONTROL:C3|RD_CONTROL:C3" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/control.v Line: 54
Warning (10230): Verilog HDL assignment warning at RD_CONTROL.v(31): truncated value with size 32 to match size of target (4) File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/RD_CONTROL.v Line: 31
Info (12128): Elaborating entity "PLL_test" for hierarchy "PLL_test:PLL_test_inst" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v Line: 75
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_test:PLL_test_inst|altpll:altpll_component" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/PLL_test.v Line: 100
Info (12130): Elaborated megafunction instantiation "PLL_test:PLL_test_inst|altpll:altpll_component" File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/PLL_test.v Line: 100
Info (12133): Instantiated megafunction "PLL_test:PLL_test_inst|altpll:altpll_component" with the following parameter: File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/PLL_test.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "15625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "144"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info (12023): Found entity 1: PLL_test_altpll File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/pll_test_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_test_altpll" for hierarchy "PLL_test:PLL_test_inst|altpll:altpll_component|PLL_test_altpll:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_te24.tdf
    Info (12023): Found entity 1: altsyncram_te24 File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/altsyncram_te24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf
    Info (12023): Found entity 1: mux_nob File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/mux_nob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/mux_1tc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_bbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.20.13:03:03 Progress: Loading sld8f9c8456/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8f9c8456/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/db/ip/sld8f9c8456/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v Line: 8
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/damares/Documents/PSEFPGA/P5/E5_Quartus/top_DE2115.v Line: 8
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 514 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 449 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Fri May 20 13:03:11 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:47


