#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("v242_V_address0", 14, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("v242_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("v242_V_q0", 24, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("v243_V_address0", 20, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("v243_V_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("v243_V_q0", 24, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("v244_V_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("v244_V_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("v244_V_q0", 24, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("v245_V_address0", 20, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("v245_V_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("v245_V_q0", 24, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("v246_V_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("v246_V_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("v246_V_q0", 24, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("v247_V_address0", 20, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("v247_V_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("v247_V_q0", 24, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("v248_V_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("v248_V_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("v248_V_q0", 24, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("v249_V_address0", 20, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("v249_V_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("v249_V_q0", 24, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("v250_V_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("v250_V_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("v250_V_q0", 24, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("v251_V_address0", 22, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("v251_V_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("v251_V_q0", 24, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("v252_V_address0", 12, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("v252_V_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("v252_V_q0", 24, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("v253_V_address0", 22, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("v253_V_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("v253_V_q0", 24, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("v254_V_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("v254_V_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("v254_V_q0", 24, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("v255_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("v255_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("v255_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("v256_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("v256_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("v256_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("v257_address0", 10, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("v257_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("v257_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("v258_address0", 10, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("v258_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("v258_q0", 32, hls_in, 16, "ap_memory", "mem_dout", 1),
	Port_Property("v259_V_address0", 14, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("v259_V_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("v259_V_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("v259_V_d0", 24, hls_out, 17, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "Bert_layer";
