0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sim_1/imports/new/AXI_TOP_TEST.v,1752127762,verilog,,,,AXI_TOP_TEST,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AR_FIFO.v,1750673713,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AW_FIFO.v,,AR_FIFO,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AW_FIFO.v,1752042274,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER.v,,AW_FIFO,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER.v,1752041798,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER_WRAPPER.v,,AXI_MASTER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/AXI_MASTER_WRAPPER.v,1752063397,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/BAUD_GENRATOR.v,,AXI_TOP_WRAPPER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/BAUD_GENRATOR.v,1752127844,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/FIFO.v,,BAUD_GENRATOR,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/FIFO.v,1750669365,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER.v,,FIFO,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER.v,1750669375,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER_CONTROLLER.v,,READ_BUFFER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/READ_BUFFER_CONTROLLER.v,1752129011,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/TIMER.v,,READ_BUFFER_CONTROLLER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/TIMER.v,1749208134,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/UART_CONTROLLER.v,,TIMER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/UART_CONTROLLER.v,1752128168,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/UART_FIFO.v,,UART_CONTROLLER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/UART_FIFO.v,1750858620,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/WRITE_BUFFER_CONTROLLER.v,,UART_FIFO,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/WRITE_BUFFER_CONTROLLER.v,1751288488,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/WRITE_CONTROLLER.v,,WRITE_BUFFER_CONTROLLER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/WRITE_CONTROLLER.v,1750743091,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/W_FIFO.v,,WRITE_BUFFER,,,,,,,,
C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sources_1/imports/new/W_FIFO.v,1750945190,verilog,,C:/Users/demon/INTERNSHIP/src_sim_vivado/AXI_UART_/AXI_UART_.srcs/sim_1/imports/new/AXI_TOP_TEST.v,,W_FIFO,,,,,,,,
