/*++

Copyright (c) 2026 AMD BC-250 "Dream Drivers" Project n++ Version 3.0

Module Name:
    amdbc250_dream_kmd.c

Abstract:
    Kernel-Mode Display Miniport Driver (KMD) for AMD BC-250 APU.
    
    ========================================
    VERSION 3.0 n++ COMPLETE REWRITE
    ========================================
    
    ARCHITECTURE: RDNA2 / Cyan Skillfish (GFX1013)
    - 24 RDNA2 Compute Units (1536 shaders)
    - 16GB GDDR6 shared memory
    - Dedicated Ray Tracing cores
    - DCN 2.1 display engine
    - GFX10 command processor
    
    Based on Linux amdgpu driver architecture:
    - drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
    - drivers/gpu/drm/amd/amdgpu/nv.c (Navi family init)
    - drivers/gpu/drm/amd/display/dc/dcn20/ (DCN 2.x)

Environment:
    Kernel mode (WDDM 2.x/3.x)

--*/

#include "amdbc250_dream_kmd.h"
#include "amdbc250_ioctl.h"
#include "amdbc250_psp.h"
#include "passive-port-20261003/bc250_passive_policy.h"
#include "upstream-integration-20261003/bc250_pm4_bounds.h"

/* Research port 2026-10-03: bounded CPU writers and closed GPU entry points.
 * This branch is compile-only, NOT a driver installation candidate. */

/* ===========================================================================
   PSP KM (GPCOM) ring - CORRECT MP0 C2PMSG block.

   The real MP0 C2PMSG block lives at BAR5 byte base 0x58000 (= ip_discovery
   MP0 base 0x16000 in DWORD units * 4). All earlier offsets based on base
   0x103D0/0x103E0/0x16000-as-byte were WRONG (2026-08-18 probe).
   These supersede the old DIRECT_C2PMSG_* / MP0_C2PMSG_* definitions in
   amdbc250_psp.c, which still use the wrong base.
   =========================================================================== */
#define PSP_MP0_BASE       0x58000
#define PSP_C2PMSG_64      (PSP_MP0_BASE + 0x200)  /* cmd / TOS-ready / response */
#define PSP_C2PMSG_67      (PSP_MP0_BASE + 0x20C)  /* ring WPTR */
#define PSP_C2PMSG_69      (PSP_MP0_BASE + 0x214)  /* ring addr low32 */
#define PSP_C2PMSG_70      (PSP_MP0_BASE + 0x218)  /* ring addr high32 */
#define PSP_C2PMSG_71      (PSP_MP0_BASE + 0x21C)  /* ring size */
#define PSP_C2PMSG_81      (PSP_MP0_BASE + 0x244)  /* SOS status */
#define PSP_RING_SIZE      0x1000
#define PSP_RING_TYPE_KM   2
#define PSP_CMD_BUF_SIZE   0x1000

static PDRIVER_OBJECT g_DriverObject = NULL;

static PDEVICE_OBJECT g_ControlDevice = NULL;

/* TRUE if DxgkInitialize succeeded n++ dxgkrnl owns the DriverObject */
static BOOLEAN g_DxgkInitialized = FALSE;

/* PCI device extension (from DxgkDdiAddDevice) - used by IOCTL handler */
PDREAM_V3_DEVICE_EXTENSION g_PciDevExt = NULL;

/* Shared memory communication with Vulkan ICD */
static PVOID g_SharedBuffer = NULL;
static SIZE_T g_SharedBufferSize = 64 * 1024;  /* 64KB */
static KEVENT g_CmdReadyEvent;
static KEVENT g_CmdDoneEvent;
static PVOID g_SharedSectionObject = NULL;

/* Stored DDI initialization data */
static DRIVER_INITIALIZATION_DATA g_InitData = {0};
static UNICODE_STRING g_DeviceName;
static UNICODE_STRING g_SymlinkName;

/* MDL tracking table n++ prevents memory leak in ALLOC_VIDMEM IOCTL */
typedef struct _DREAM_V3_MDL_ENTRY {
    PVOID Va;
    PMDL Mdl;
    SIZE_T Size;
} DREAM_V3_MDL_ENTRY;

static DREAM_V3_MDL_ENTRY g_MdlTable[64] = {0};
static KSPIN_LOCK g_MdlTableLock;

/* Forward declarations */
NTSTATUS DreamV3DeviceControl(PDEVICE_OBJECT, PIRP);

/* ===== ALLOC_VIDMEM HELPER (MDL-based, BUILD-FIX-GUIDE.md) ===== */
static NTSTATUS DreamV3AllocVidMem(
    _In_ SIZE_T RequestedSize,
    _Out_ PULONG64 OutPa,
    _Out_ PULONG64 OutVa
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    NTSTATUS status = STATUS_INSUFFICIENT_RESOURCES;
    SIZE_T allocSize = (SIZE_T)RequestedSize;
    allocSize = (allocSize + 0xFFF) & ~0xFFFULL;
    if (allocSize < 4096) allocSize = 4096;
    if (allocSize > 256 * 1024 * 1024) allocSize = 256 * 1024 * 1024;

    if (KeGetCurrentIrql() > APC_LEVEL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
            "AMDBC250: AllocVidMem invalid IRQL %d (max: %d)\n",
            KeGetCurrentIrql(), APC_LEVEL));
        return STATUS_INVALID_DEVICE_STATE;
    }

    PHYSICAL_ADDRESS low = {0}, high, skip = {0};
    high.QuadPart = 0x3FFFFFFFFFULL;

    PMDL mdl = MmAllocatePagesForMdlEx(low, high, skip, allocSize, MmCached, 0);
    if (mdl == NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
            "AMDBC250: AllocVidMem MmAllocatePagesForMdlEx failed for %llu bytes\n",
            (ULONG64)allocSize));
        return STATUS_INSUFFICIENT_RESOURCES;
    }

    __try {
        PVOID va = MmMapLockedPagesSpecifyCache(mdl, UserMode, MmCached,
                                                NULL, FALSE, NormalPagePriority);
        if (va == NULL) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250: AllocVidMem MmMapLockedPages failed\n"));
            MmFreePagesFromMdl(mdl);
            ExFreePoolWithTag(mdl, 'MDL');
            return STATUS_INSUFFICIENT_RESOURCES;
        }

        PHYSICAL_ADDRESS pa = MmGetPhysicalAddress(va);
        if (pa.QuadPart == 0) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250: AllocVidMem invalid physical address\n"));
            MmUnmapLockedPages(va, mdl);
            MmFreePagesFromMdl(mdl);
            ExFreePoolWithTag(mdl, 'MDL');
            return STATUS_INSUFFICIENT_RESOURCES;
        }

        KIRQL oldIrql;
        KeAcquireSpinLock(&g_MdlTableLock, &oldIrql);
        for (int m = 0; m < 64; m++) {
            if (g_MdlTable[m].Va == NULL) {
                g_MdlTable[m].Va = va;
                g_MdlTable[m].Mdl = mdl;
                g_MdlTable[m].Size = allocSize;
                break;
            }
        }
        KeReleaseSpinLock(&g_MdlTableLock, oldIrql);

        *OutPa = pa.QuadPart;
        *OutVa = (ULONG64)(UINT_PTR)va;
        status = STATUS_SUCCESS;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250: AllocVidMem OK: %llu bytes, PA=0x%llX VA=%p\n",
            (ULONG64)allocSize, pa.QuadPart, va));
    } __except (EXCEPTION_EXECUTE_HANDLER) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
            "AMDBC250: AllocVidMem EXCEPTION 0x%X\n", GetExceptionCode()));
        MmFreePagesFromMdl(mdl);
        ExFreePoolWithTag(mdl, 'MDL');
        status = STATUS_UNSUCCESSFUL;
    }

    return status;
}
NTSTATUS DreamV3CreateClose(PDEVICE_OBJECT, PIRP);
NTSTATUS DreamV3DdiEscape(HANDLE, CONST DXGKARG_ESCAPE*);
NTSTATUS DreamV3SdmaCopyBuffer(PDREAM_V3_DEVICE_EXTENSION, PHYSICAL_ADDRESS, PHYSICAL_ADDRESS, SIZE_T);
NTSTATUS DreamV3SdmaFillBuffer(PDREAM_V3_DEVICE_EXTENSION, PHYSICAL_ADDRESS, SIZE_T, ULONG);
NTSTATUS DreamV3TdrReset(PDREAM_V3_DEVICE_EXTENSION);
NTSTATUS DreamV3ReadEdid(PDREAM_V3_DEVICE_EXTENSION, ULONG, PUCHAR, PULONG);
NTSTATUS DreamV3ParseEdid(PDREAM_V3_DEVICE_EXTENSION, ULONG, PULONG, PULONG, PULONG);
NTSTATUS DreamV3ShaderCompileStub(PDREAM_V3_DEVICE_EXTENSION, PVOID, SIZE_T, ULONG, PVOID*, PULONG);

/* Mandatory DDI stubs (required by DxgkInitialize but not yet implemented) */
NTSTATUS APIENTRY DreamV3DdiDispatchIoRequest(PVOID, ULONG, PVIDEO_REQUEST_PACKET);
NTSTATUS APIENTRY DreamV3DdiControlEtwLogging(PVOID, UINT, UINT, PVOID);
NTSTATUS APIENTRY DreamV3DdiDescribeAllocation(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiGetStandardAllocationDriverData(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiAcquireSwizzlingRange(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiReleaseSwizzlingRange(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiPatch(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiSetPalette(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiSetPointerPosition(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiSetPointerShape(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiResetFromTimeout(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiRestartFromTimeout(PVOID);
NTSTATUS APIENTRY DreamV3DdiCollectDbgInfo(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiIsSupportedVidPn(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiRecommendVidPnTopology(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiStopCapture(PVOID, PVOID);
NTSTATUS APIENTRY DreamV3DdiCreateOverlay(PVOID, PVOID, PVOID);
NTSTATUS DreamV3SmuSendMessage(PDREAM_V3_DEVICE_EXTENSION DevExt, ULONG MessageId, ULONG Param, PULONG Response);
NTSTATUS DreamV3SmuWakeGfx(PDREAM_V3_DEVICE_EXTENSION DevExt);
VOID DreamV3MarkHwInitStep(ULONG Step);

/*===========================================================================
  DreamV3DisplayWritesEnabled Gï¿½ï¿½ guard for live DCN (HUBPREQ/OTG) writes.

  BC-250's OTG0 scans out a real 2560x1440@60 framebuffer from the GOP/UEFI
  BIOS. Writing HUBPREQ surface address / FLIP_CONTROL into that LIVE scanout
  (addresses now correct at 0xEB28+/0x14004) black-screens and hangs the GPU
  unless a full DCN display pipeline is initialized first.

  Old hw.h pointed these at dead offsets (0x5080/0x6000) so the writes were
  harmless no-ops. After the DCN base correction they became LIVE writes and
  crashed the machine. Default = 0 (writes DISABLED). Enable ONLY after a real
  DCN init: reg add ...\Services\atikmdag /v DisplayWritesEnabled /t REG_DWORD /d 1
===========================================================================*/
static BOOLEAN
DreamV3DisplayWritesEnabled(VOID)
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return FALSE;
    UNICODE_STRING Path;
    RtlInitUnicodeString(&Path,
        L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
    OBJECT_ATTRIBUTES Oa;
    InitializeObjectAttributes(&Oa, &Path, OBJ_CASE_INSENSITIVE, NULL, NULL);
    HANDLE hKey = NULL;
    ULONG val = 0;
    if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_READ, &Oa))) {
        UNICODE_STRING vn;
        RtlInitUnicodeString(&vn, L"DisplayWritesEnabled");
        UCHAR buf[sizeof(KEY_VALUE_PARTIAL_INFORMATION) + sizeof(ULONG)] = {0};
        ULONG ret = 0;
        if (NT_SUCCESS(ZwQueryValueKey(hKey, &vn, KeyValuePartialInformation,
                                        buf, sizeof(buf), &ret))) {
            PKEY_VALUE_PARTIAL_INFORMATION pi = (PKEY_VALUE_PARTIAL_INFORMATION)buf;
            if (pi->DataLength == sizeof(ULONG)) val = *(PULONG)pi->Data;
        }
        ZwClose(hKey);
    }
    return (val != 0);
}

/*===========================================================================
  DreamV3DxgkInitialize n++ Calls real DxgkInitialize from dxgkrnl.sys
  Resolves at RUNTIME from dxgkrnl.sys export table (link-time import
  from dxgkrnl.lib causes Code 39 on Win11 26100).
===========================================================================*/

typedef NTSTATUS (NTAPI *PFN_DXGK_INITIALIZE)(
    PDRIVER_OBJECT, PUNICODE_STRING, PDRIVER_INITIALIZATION_DATA);

static PFN_DXGK_INITIALIZE g_pfnDxgkInitialize = NULL;

static NTSTATUS
DreamV3ResolveDxgkInitialize(VOID)
{
    NTSTATUS status;
    ULONG needed = 0;

    if (g_pfnDxgkInitialize != NULL) {
        return STATUS_SUCCESS;
    }

    status = ZwQuerySystemInformation(SystemModuleInformation, &needed, 0, &needed);
    PVOID pModInfo = ExAllocatePool2(POOL_FLAG_NON_PAGED, needed, 'xmGD');
    if (pModInfo == NULL) return STATUS_NO_MEMORY;

    status = ZwQuerySystemInformation(SystemModuleInformation, pModInfo, needed, &needed);
    if (!NT_SUCCESS(status)) {
        ExFreePoolWithTag(pModInfo, 'xmGD');
        return status;
    }

    PVOID modBase = NULL;
    PUCHAR rawBuf = (PUCHAR)pModInfo;
    ULONG numModules = *(ULONG *)rawBuf;
    PUCHAR moduleStart = rawBuf + sizeof(ULONG);
    /* Compute entry stride dynamically to avoid struct layout assumptions */
    ULONG entrySize = (needed - sizeof(ULONG)) / numModules;

    for (ULONG i = 0; i < numModules; i++) {
        PUCHAR pEntry = moduleStart + (i * entrySize);
        /* FullPathName is always the last 256 bytes of each module entry */
        PUCHAR modPath = pEntry + entrySize - 256;

        /* Compare last 11 bytes of FullPathName with "dxgkrnl.sys" byte-by-byte.
           No CRT dependency n++ avoids strnlen/_strnicmp link issues. */
        BOOLEAN match = FALSE;
        for (int j = 255; j >= 10; j--) {
            if (modPath[j] == 's' && modPath[j-1] == 'y' && modPath[j-2] == 's' &&
                modPath[j-3] == '.' && modPath[j-4] == 'l' && modPath[j-5] == 'r' &&
                modPath[j-6] == 'n' && modPath[j-7] == 'k' && modPath[j-8] == 'g' &&
                modPath[j-9] == 'x' && modPath[j-10] == 'd') {
                match = TRUE;
                break;
            }
        }
        if (match) {
            /* ImageBase is always at offset 16: Section(8) + MappedBase(8) */
            modBase = *(PVOID *)(pEntry + 16);
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: dxgkrnl.sys base=%p\n", modBase));
            break;
        }
    }
    ExFreePoolWithTag(pModInfo, 'xmGD');

    if (modBase == NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: dxgkrnl.sys NOT found in memory\n"));
        return STATUS_NOT_FOUND;
    }

    PIMAGE_DOS_HEADER pDos = (PIMAGE_DOS_HEADER)modBase;
    if (pDos->e_magic != IMAGE_DOS_SIGNATURE) return STATUS_INVALID_IMAGE_FORMAT;
    PIMAGE_NT_HEADERS pNt = (PIMAGE_NT_HEADERS)((PUCHAR)modBase + pDos->e_lfanew);
    if (pNt->Signature != IMAGE_NT_SIGNATURE) return STATUS_INVALID_IMAGE_FORMAT;

    PIMAGE_DATA_DIRECTORY pExpDir =
        &pNt->OptionalHeader.DataDirectory[IMAGE_DIRECTORY_ENTRY_EXPORT];
    if (pExpDir->Size == 0 || pExpDir->VirtualAddress == 0) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: No export dir in dxgkrnl\n"));
        return STATUS_NOT_FOUND;
    }

    PIMAGE_EXPORT_DIRECTORY pExports = (PIMAGE_EXPORT_DIRECTORY)
        ((PUCHAR)modBase + pExpDir->VirtualAddress);
    PULONG pFunctions = (PULONG)((PUCHAR)modBase + pExports->AddressOfFunctions);
    PULONG pNames = (PULONG)((PUCHAR)modBase + pExports->AddressOfNames);
    PUSHORT pOrdinals = (PUSHORT)((PUCHAR)modBase + pExports->AddressOfNameOrdinals);

    for (ULONG i = 0; i < pExports->NumberOfNames; i++) {
        PCHAR name = (PCHAR)((PUCHAR)modBase + pNames[i]);
        /* Manual byte comparison n++ avoids CRT strcmp dependency */
        if (name[0] == 'D' && name[1] == 'x' && name[2] == 'g' && name[3] == 'k' &&
            name[4] == 'I' && name[5] == 'n' && name[6] == 'i' && name[7] == 't' &&
            name[8] == 'i' && name[9] == 'a' && name[10] == 'l' && name[11] == 'i' &&
            name[12] == 'z' && name[13] == 'e' && name[14] == '\0') {
            g_pfnDxgkInitialize = (PFN_DXGK_INITIALIZE)
                ((PUCHAR)modBase + pFunctions[pOrdinals[i]]);
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: DxgkInitialize resolved=%p\n",
                       g_pfnDxgkInitialize));
            return STATUS_SUCCESS;
        }
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkInitialize NOT found in dxgkrnl exports\n"));
    return STATUS_NOT_FOUND;
}

static VOID DreamV3WriteStep(ULONG step)
{
    UNICODE_STRING vp, vn;
    OBJECT_ATTRIBUTES oa;
    RtlInitUnicodeString(&vp, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
    InitializeObjectAttributes(&oa, &vp, OBJ_CASE_INSENSITIVE, NULL, NULL);
    HANDLE hk = NULL;
    if (NT_SUCCESS(ZwOpenKey(&hk, KEY_SET_VALUE, &oa))) {
        RtlInitUnicodeString(&vn, L"Step_AfterDxgkInit");
        ZwSetValueKey(hk, &vn, 0, REG_DWORD, &step, sizeof(step));
        ZwClose(hk);
    }
}

static NTSTATUS
DreamV3DxgkInitialize(
    _In_ PDRIVER_OBJECT DriverObject,
    _In_ PUNICODE_STRING RegistryPath,
    _In_ PDRIVER_INITIALIZATION_DATA DriverInitializationData
    )
{
    UNREFERENCED_PARAMETER(DriverObject);
    UNREFERENCED_PARAMETER(RegistryPath);
    UNREFERENCED_PARAMETER(DriverInitializationData);
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkInitialize not available on Win11 26100\n"));
    return STATUS_NOT_SUPPORTED;
}

/* Forward declaration */
static VOID DreamV3WdmUnload(_In_ PDRIVER_OBJECT DriverObject);

/*===========================================================================
   DriverEntry n++ Main entry point (WDDM 2.x/3.x)
===========================================================================*/

NTSTATUS
DriverEntry(
    _In_ PDRIVER_OBJECT  DriverObject,
    _In_ PUNICODE_STRING RegistryPath
    )
{
    DRIVER_INITIALIZATION_DATA InitData = {0};
    NTSTATUS Status;

    /* CRITICAL: Write DriverBuildId FIRST to confirm new binary is loaded */
    if (RegistryPath != NULL && RegistryPath->Buffer != NULL) {
        OBJECT_ATTRIBUTES objAttr;
        UNICODE_STRING valName;
        ULONG buildId = 0x00000002;

        InitializeObjectAttributes(&objAttr, RegistryPath, OBJ_CASE_INSENSITIVE, NULL, NULL);

        HANDLE hKey = NULL;
        if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
            RtlInitUnicodeString(&valName, L"DriverBuildId");
            ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &buildId, sizeof(buildId));
            ZwClose(hKey);
        }
    }

    /* Write DriverEntryRan marker using the registry path passed by PnP */
    if (RegistryPath != NULL && RegistryPath->Buffer != NULL) {
        OBJECT_ATTRIBUTES objAttr;
        UNICODE_STRING valName;
        ULONG val = 1;

        InitializeObjectAttributes(&objAttr, RegistryPath, OBJ_CASE_INSENSITIVE, NULL, NULL);

        HANDLE hKey = NULL;
        if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
            RtlInitUnicodeString(&valName, L"DriverEntryRan");
            ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
            ZwClose(hKey);
        }
    }

    g_DriverObject = DriverObject;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: DriverEntry v%d.%d.%d - RDNA2/Cyan Skillfish\n",
               AMDBC250_DREAM_V3_VERSION_MAJOR,
               AMDBC250_DREAM_V3_VERSION_MINOR,
               AMDBC250_DREAM_V3_VERSION_PATCH));

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: Architecture: 24 CU RDNA2, 16GB GDDR6\n"));

    /* Initialize the DDI callback table */
    /* Use WIN8 version n++ enough for basic WDDM but not too many mandatory DDIs */
    InitData.Version = DXGKDDI_INTERFACE_VERSION_WIN8;
    
    /* Core device lifecycle */
    InitData.DxgkDdiAddDevice = DreamV3DdiAddDevice;
    InitData.DxgkDdiStartDevice = DreamV3DdiStartDevice;
    InitData.DxgkDdiStopDevice = DreamV3DdiStopDevice;
    InitData.DxgkDdiRemoveDevice = DreamV3DdiRemoveDevice;
    InitData.DxgkDdiResetDevice = DreamV3DdiResetDevice;
    InitData.DxgkDdiUnload = DreamV3DdiUnload;
    
    /* Display enumeration */
    InitData.DxgkDdiQueryChildRelations = DreamV3DdiQueryChildRelations;
    InitData.DxgkDdiQueryChildStatus = DreamV3DdiQueryChildStatus;
    InitData.DxgkDdiQueryDeviceDescriptor = DreamV3DdiQueryDeviceDescriptor;
    
    /* Power management */
    InitData.DxgkDdiSetPowerState = DreamV3DdiSetPowerState;
    InitData.DxgkDdiNotifyAcpiEvent = DreamV3DdiNotifyAcpiEvent;
    
    /* Interrupt handling */
    InitData.DxgkDdiInterruptRoutine = DreamV3DdiInterruptRoutine;
    InitData.DxgkDdiDpcRoutine = DreamV3DdiDpcRoutine;
    
    /* Adapter queries */
    InitData.DxgkDdiQueryAdapterInfo = DreamV3DdiQueryAdapterInfo;
    InitData.DxgkDdiQueryInterface = DreamV3DdiQueryInterface;
    
    /* Device context */
    InitData.DxgkDdiCreateDevice = DreamV3DdiCreateDevice;
    InitData.DxgkDdiDestroyDevice = DreamV3DdiDestroyDevice;
    
    /* Memory management */
    InitData.DxgkDdiCreateAllocation = DreamV3DdiCreateAllocation;
    InitData.DxgkDdiDestroyAllocation = DreamV3DdiDestroyAllocation;
    InitData.DxgkDdiBuildPagingBuffer = DreamV3DdiBuildPagingBuffer;
    
    /* Command submission */
    InitData.DxgkDdiSubmitCommand = DreamV3DdiSubmitCommand;
    InitData.DxgkDdiPreemptCommand = DreamV3DdiPreemptCommand;
    InitData.DxgkDdiQueryCurrentFence = DreamV3DdiQueryCurrentFence;
    
    /* Rendering and present */
    InitData.DxgkDdiPresent = DreamV3DdiPresent;
    InitData.DxgkDdiRender = DreamV3DdiRender;
    
    /* Display/VidPN */
    InitData.DxgkDdiRecommendFunctionalVidPn = DreamV3DdiRecommendFunctionalVidPn;
    InitData.DxgkDdiEnumVidPnCofuncModality = DreamV3DdiEnumVidPnCofuncModality;
    InitData.DxgkDdiCommitVidPn = DreamV3DdiCommitVidPn;
    InitData.DxgkDdiSetVidPnSourceAddress = DreamV3DdiSetVidPnSourceAddress;
    InitData.DxgkDdiSetVidPnSourceVisibility = DreamV3DdiSetVidPnSourceVisibility;
    InitData.DxgkDdiUpdateActiveVidPnPresentPath = DreamV3DdiUpdateActiveVidPnPresentPath;
    InitData.DxgkDdiRecommendMonitorModes = DreamV3DdiRecommendMonitorModes;
    InitData.DxgkDdiGetScanLine = DreamV3DdiGetScanLine;
    InitData.DxgkDdiControlInterrupt = DreamV3DdiControlInterrupt;
    
    /* UMD?KMD communication via WDDM Escape (replaces MajorFunction IOCTL dispatch) */
    InitData.DxgkDdiEscape = DreamV3DdiEscape;

    /* Mandatory DDI stubs (required by DxgkInitialize for WIN8+) */
    InitData.DxgkDdiDispatchIoRequest = DreamV3DdiDispatchIoRequest;
    InitData.DxgkDdiControlEtwLogging = (PDXGKDDI_CONTROL_ETW_LOGGING)DreamV3DdiControlEtwLogging;
    InitData.DxgkDdiDescribeAllocation = DreamV3DdiDescribeAllocation;
    InitData.DxgkDdiGetStandardAllocationDriverData = DreamV3DdiGetStandardAllocationDriverData;
    InitData.DxgkDdiAcquireSwizzlingRange = DreamV3DdiAcquireSwizzlingRange;
    InitData.DxgkDdiReleaseSwizzlingRange = (PDXGKDDI_RELEASESWIZZLINGRANGE)DreamV3DdiReleaseSwizzlingRange;
    InitData.DxgkDdiPatch = (PDXGKDDI_PATCH)DreamV3DdiPatch;
    InitData.DxgkDdiSetPalette = (PDXGKDDI_SETPALETTE)DreamV3DdiSetPalette;
    InitData.DxgkDdiSetPointerPosition = (PDXGKDDI_SETPOINTERPOSITION)DreamV3DdiSetPointerPosition;
    InitData.DxgkDdiSetPointerShape = (PDXGKDDI_SETPOINTERSHAPE)DreamV3DdiSetPointerShape;
    InitData.DxgkDdiResetFromTimeout = (PDXGKDDI_RESETFROMTIMEOUT)DreamV3DdiResetFromTimeout;
    InitData.DxgkDdiRestartFromTimeout = DreamV3DdiRestartFromTimeout;
    InitData.DxgkDdiCollectDbgInfo = (PDXGKDDI_COLLECTDBGINFO)DreamV3DdiCollectDbgInfo;
    InitData.DxgkDdiIsSupportedVidPn = DreamV3DdiIsSupportedVidPn;
    InitData.DxgkDdiRecommendVidPnTopology = (PDXGKDDI_RECOMMENDVIDPNTOPOLOGY)DreamV3DdiRecommendVidPnTopology;
    InitData.DxgkDdiStopCapture = (PDXGKDDI_STOPCAPTURE)DreamV3DdiStopCapture;
    InitData.DxgkDdiCreateOverlay = (PDXGKDDI_CREATEOVERLAY)DreamV3DdiCreateOverlay;

    /* Register with DXGKRNL */
    {
        UNICODE_STRING vp2, vn2;
        OBJECT_ATTRIBUTES oa2;
        RtlInitUnicodeString(&vp2, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
        InitializeObjectAttributes(&oa2, &vp2, OBJ_CASE_INSENSITIVE, NULL, NULL);
        HANDLE hk2 = NULL;
        if (NT_SUCCESS(ZwOpenKey(&hk2, KEY_SET_VALUE, &oa2))) {
            ULONG step = 10;
            RtlInitUnicodeString(&vn2, L"Step_BeforeDxgkInit");
            ZwSetValueKey(hk2, &vn2, 0, REG_DWORD, &step, sizeof(step));
            ZwClose(hk2);
        }
    }
    /* DxgkInitialize is NOT exported from dxgkrnl.sys on Win11 26100.
       Skip it entirely and fall through to WDM IOCTL mode. */
    Status = STATUS_NOT_SUPPORTED;
    {
        UNICODE_STRING vp2, vn2;
        OBJECT_ATTRIBUTES oa2;
        RtlInitUnicodeString(&vp2, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
        InitializeObjectAttributes(&oa2, &vp2, OBJ_CASE_INSENSITIVE, NULL, NULL);
        HANDLE hk2 = NULL;
        if (NT_SUCCESS(ZwOpenKey(&hk2, KEY_SET_VALUE, &oa2))) {
            ULONG step = 11;
            RtlInitUnicodeString(&vn2, L"Step_DriverEntryPost");
            ZwSetValueKey(hk2, &vn2, 0, REG_DWORD, &step, sizeof(step));
            ZwClose(hk2);
        }
    }

    if (NT_SUCCESS(Status)) {
        /* Never reached n++ DxgkInitialize always returns STATUS_NOT_SUPPORTED */
    } else {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: DxgkInitialize FAILED: 0x%08X n++ falling back to WDM IOCTL mode\n", Status));

        /* DxgkInitialize failed: create WDM control device for IOCTL communication */
        {
            UNICODE_STRING devName, symLink;
            NTSTATUS symStatus;
            RtlInitUnicodeString(&devName, L"\\Device\\AMDBC250DreamV43");
            RtlInitUnicodeString(&symLink, L"\\DosDevices\\AMDBC250DreamV43");
            RtlCopyMemory(&g_DeviceName, &devName, sizeof(UNICODE_STRING));
            RtlCopyMemory(&g_SymlinkName, &symLink, sizeof(UNICODE_STRING));

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: Creating WDM control device (fallback mode)...\n"));

            /* Delete any stale control device from a previous failed unload (fixes Error 38) */
            {
                PFILE_OBJECT oldFileObj = NULL;
                PDEVICE_OBJECT oldDevObj = NULL;
                NTSTATUS openStatus = IoGetDeviceObjectPointer(
                    &devName, FILE_ALL_ACCESS, &oldFileObj, &oldDevObj);
                if (NT_SUCCESS(openStatus) && oldDevObj != NULL) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: Found stale control device at %p, deleting...\n", oldDevObj));
                    if (oldFileObj != NULL) {
                        ObDereferenceObject(oldFileObj);
                    }
                    IoDeleteDevice(oldDevObj);
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: Stale control device deleted\n"));
                }
            }

            Status = IoCreateDevice(
                DriverObject,
                sizeof(DREAM_V3_DEVICE_EXTENSION),
                &devName,
                FILE_DEVICE_UNKNOWN,
                0,
                FALSE,
                &g_ControlDevice);

            if (NT_SUCCESS(Status)) {
                g_ControlDevice->Flags |= DO_BUFFERED_IO;
                g_ControlDevice->Flags &= ~DO_DEVICE_INITIALIZING;
                symStatus = IoCreateSymbolicLink(&symLink, &devName);

                /* Mark that device was created */
                {
                    UNICODE_STRING devPath2, valName2;
                    OBJECT_ATTRIBUTES objAttr2;
                    RtlInitUnicodeString(&devPath2, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
                    InitializeObjectAttributes(&objAttr2, &devPath2, OBJ_CASE_INSENSITIVE, NULL, NULL);
                    HANDLE hKey2 = NULL;
                    if (NT_SUCCESS(ZwOpenKey(&hKey2, KEY_SET_VALUE, &objAttr2))) {
                        ULONG devCreated = 1;
                        RtlInitUnicodeString(&valName2, L"ControlDeviceCreated");
                        ZwSetValueKey(hKey2, &valName2, 0, REG_DWORD, &devCreated, sizeof(devCreated));
                        ULONG symVal = NT_SUCCESS(symStatus) ? 1 : 0;
                        RtlInitUnicodeString(&valName2, L"SymlinkCreated");
                        ZwSetValueKey(hKey2, &valName2, 0, REG_DWORD, &symVal, sizeof(symVal));
                        ZwClose(hKey2);
                    }
                }

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                           "AMDBC250-DREAM-V4.3: IoCreateDevice OK, symlink=0x%08X\n", symStatus));
                DriverObject->MajorFunction[IRP_MJ_CREATE] = DreamV3CreateClose;
                DriverObject->MajorFunction[IRP_MJ_CLOSE] = DreamV3CreateClose;
                DriverObject->MajorFunction[IRP_MJ_DEVICE_CONTROL] = DreamV3DeviceControl;

                /* Allocate PCI device extension for IOCTL handler */
                {
                    g_PciDevExt = (PDREAM_V3_DEVICE_EXTENSION)
                        ExAllocatePool2(POOL_FLAG_NON_PAGED, sizeof(DREAM_V3_DEVICE_EXTENSION), '3vDA');
                    if (g_PciDevExt != NULL) {
                        RtlZeroMemory(g_PciDevExt, sizeof(DREAM_V3_DEVICE_EXTENSION));
                        ExInitializeFastMutex(&g_PciDevExt->DeviceMutex);
                        KeInitializeSpinLock(&g_PciDevExt->FenceLock);
                        InitializeListHead(&g_PciDevExt->AllocationList);
                        KeInitializeEvent(&g_PciDevExt->DeviceRemoved, NotificationEvent, FALSE);
                        /* FIX 2026-09-16 (#1): FenceEvent was never initialized n++
                         * KeSetEvent on it in SUBMIT path = BSOD 0xA.
                         * GfxRing.Lock likewise; SUBMIT takes it now. */
                        KeInitializeEvent(&g_PciDevExt->GlobalFence.FenceEvent, SynchronizationEvent, FALSE);
                        KeInitializeSpinLock(&g_PciDevExt->GfxRing.Lock);

                        g_PciDevExt->VendorId = 0x1002;
                        g_PciDevExt->DeviceId = 0x13FE;
                        g_PciDevExt->VisibleVramBytes = 4ULL * 1024 * 1024 * 1024;
                        g_PciDevExt->TotalVramBytes = 16ULL * 1024 * 1024 * 1024;
                        g_PciDevExt->NumDisplayPipes = 4;
                        g_PciDevExt->NextGpuVa = 0x100000000ULL;

                        g_ControlDevice->DeviceExtension = g_PciDevExt;

                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                                   "AMDBC250-DREAM-V4.3: g_PciDevExt allocated at %p\n", g_PciDevExt));
                    }
                }
            } else {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                           "AMDBC250-DREAM-V4.3: IoCreateDevice FAILED: 0x%08X\n", Status));
                Status = STATUS_SUCCESS; /* Non-fatal */
            }
        }
    }

    /* Create shared memory for Vulkan ICD command submission */
    {
        UNICODE_STRING eventName;
        OBJECT_ATTRIBUTES eventAttr;
        
        /* Create command-ready event (manual reset, initially non-signaled) */
        RtlInitUnicodeString(&eventName, L"\\BaseNamedObjects\\BC250CmdReady");
        InitializeObjectAttributes(&eventAttr, &eventName, OBJ_CASE_INSENSITIVE, NULL, NULL);
        KeInitializeEvent(&g_CmdReadyEvent, SynchronizationEvent, FALSE);
        
        /* Create command-done event */
        RtlInitUnicodeString(&eventName, L"\\BaseNamedObjects\\BC250CmdDone");
        InitializeObjectAttributes(&eventAttr, &eventName, OBJ_CASE_INSENSITIVE, NULL, NULL);
        KeInitializeEvent(&g_CmdDoneEvent, SynchronizationEvent, FALSE);
        
        /* Allocate shared buffer (non-paged pool, accessible from both kernel and user) */
        g_SharedBuffer = ExAllocatePool2(POOL_FLAG_NON_PAGED, g_SharedBufferSize, 'cmhS');
        if (g_SharedBuffer != NULL) {
            RtlZeroMemory(g_SharedBuffer, g_SharedBufferSize);
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: Shared buffer allocated at %p (%llu bytes)\n",
                       g_SharedBuffer, (ULONG64)g_SharedBufferSize));
        }
    }

    return Status;
}

/*===========================================================================
  DxgkDdiAddDevice n++ PnP manager found matching PCI device
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiAddDevice(
    _In_  CONST PDEVICE_OBJECT  PhysicalDeviceObject,
    _Out_ PVOID                 *MiniportDeviceContext
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkDdiAddDevice called\n"));

    /* Allocate device extension */
    DevExt = (PDREAM_V3_DEVICE_EXTENSION)ExAllocatePool2(
        POOL_FLAG_NON_PAGED,
        sizeof(DREAM_V3_DEVICE_EXTENSION),
        DREAM_V3_TAG_DEVICE
        );

    if (DevExt == NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: Failed to allocate device extension\n"));
        return STATUS_NO_MEMORY;
    }

    RtlZeroMemory(DevExt, sizeof(DREAM_V3_DEVICE_EXTENSION));

    /* Initialize synchronization primitives */
    ExInitializeFastMutex(&DevExt->DeviceMutex);
    KeInitializeSpinLock(&DevExt->FenceLock);
    KeInitializeSpinLock(&DevExt->AllocationListLock);
    KeInitializeSpinLock(&g_MdlTableLock);
    InitializeListHead(&DevExt->AllocationList);
    KeInitializeEvent(&DevExt->DeviceRemoved, NotificationEvent, FALSE);
    /* FIX 2026-09-16 (#1): see g_PciDevExt init above. */
    KeInitializeEvent(&DevExt->GlobalFence.FenceEvent, SynchronizationEvent, FALSE);
    KeInitializeSpinLock(&DevExt->GfxRing.Lock);

    DevExt->PhysicalDeviceObject = PhysicalDeviceObject;

    /* GRBM_GFX_INDEX lives at 0x34D0 on BC-250 (empirically verified).
     * Used by all per-SE/SH register selects. */
    DevExt->GrbmGfxIndexOffset = AMDBC250_REG_GRBM_GFX_INDEX;

    /* Initialize hardware quirks from Linux driver knowledge */
    /* BC-250 is UMA: 16GB GDDR6 shared, VRAM split configurable via CMOS UMA_SIZE (BIOS 512M) */
    DevExt->VisibleVramBytes = 0; /* Will be set by DreamV3DetectVram reading CMOS 0x90 UMA_SIZE */
    DevExt->TotalVramBytes = 0;   /* DetectVram will set from FB_LOCATION / CMOS / fallback */
    DevExt->NumDisplayPipes = 4;  /* DCN 2.1: 4 pipes */
    DevExt->CurrentTemperatureC = 0;
    DevExt->NextGpuVa = 0x100000000ULL; /* GPU VA starts at 4GB */

    *MiniportDeviceContext = DevExt;
    g_PciDevExt = DevExt;  /* Store for IOCTL handler */

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: Device extension allocated at %p\n", DevExt));

    return STATUS_SUCCESS;
}

/*===========================================================================
  DxgkDdiStartDevice n++ Start the device
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiStartDevice(
    _In_  PVOID                     MiniportDeviceContext,
    _In_  PDXGK_START_INFO          DxgkStartInfo,
    _In_  PDXGKRNL_INTERFACE        DxgkInterface,
    _Out_ PULONG                    NumberOfVideoPresentSources,
    _Out_ PULONG                    NumberOfChildren
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;
    NTSTATUS Status;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkDdiStartDevice called\n"));

    if (DevExt == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    /* Save DXGKRNL interface and device handle */
    if (DxgkInterface) {
        DevExt->DxgkInterface = *DxgkInterface;
        DevExt->DxgkDeviceHandle = DxgkInterface->DeviceHandle;
    }

    /* Get device information */
    DXGK_DEVICE_INFO DeviceInfo = {0};
    
    Status = DxgkInterface->DxgkCbGetDeviceInformation(
        DevExt->DxgkDeviceHandle,
        &DeviceInfo
        );

    if (!NT_SUCCESS(Status)) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: DxgkCbGetDeviceInformation failed: 0x%08X\n", Status));
        return Status;
    }
    
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: DeviceInfo retrieved\n"));

    /* Get PCI configuration space to read VendorId/DeviceId */
    /* Use fallback values since PCI config access requires bus interface */
    DevExt->VendorId = AMD_VENDOR_ID;
    DevExt->DeviceId = AMDBC250_DEVICE_ID_PRIMARY;
    DevExt->RevisionId = 0x00;
    DevExt->SubsystemVendorId = 0;
    DevExt->SubsystemId = 0;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: PCI %04X:%04X (Rev %02X) n++ Cyan Skillfish\n",
               DevExt->VendorId, DevExt->DeviceId, DevExt->RevisionId));

    /* Verify this is our GPU */
    if (DevExt->VendorId != AMD_VENDOR_ID) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: Invalid vendor: %04X\n", DevExt->VendorId));
        return STATUS_DEVICE_CONFIGURATION_ERROR;
    }

    if (DevExt->DeviceId != AMDBC250_DEVICE_ID_PRIMARY) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                   "AMDBC250-DREAM-V4.3: Unexpected device ID: %04X\n", DevExt->DeviceId));
        /* Continue anyway n++ might be a variant */
    }

    /* Map MMIO BAR - use safe iteration */
    PCM_PARTIAL_RESOURCE_LIST PartialResourceList = 
        &DeviceInfo.TranslatedResourceList->List[0].PartialResourceList;
    
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: PartialResourceList has %lu resources\n",
               PartialResourceList->Count));
    
    BOOLEAN MmioFound = FALSE;
    BOOLEAN FbFound = FALSE;
    for (ULONG i = 0; i < PartialResourceList->Count; i++) {
        PCM_PARTIAL_RESOURCE_DESCRIPTOR desc = &PartialResourceList->PartialDescriptors[i];
        
        if (desc->Type == CmResourceTypeMemory) {
            PHYSICAL_ADDRESS PhysAddr = desc->u.Memory.Start;
            ULONG Size = desc->u.Memory.Length;
            
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: Resource[%lu] Type=Memory, PA=0x%llX, Size=0x%X\n",
                       i, PhysAddr.QuadPart, Size));
            
            /* Heuristic: MMIO register BAR is < 16MB, VRAM framebuffer is >= 16MB */
            if (Size >= 0x1000000 && !FbFound) {
                /* Large region = VRAM framebuffer */
                DevExt->FbPhysicalBase = PhysAddr;
                DevExt->FbSize = Size;
                FbFound = TRUE;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                           "AMDBC250-DREAM-V4.3: Framebuffer (VRAM): PA=0x%llX, Size=0x%X (%lu MB)\n",
                           DevExt->FbPhysicalBase.QuadPart,
                           DevExt->FbSize,
                           DevExt->FbSize / (1024 * 1024)));
            } else if (!MmioFound) {
                /* Small region = MMIO registers */
                DevExt->MmioPhysicalBase = PhysAddr;
                DevExt->MmioSize = Size;
                
                DevExt->MmioVirtualBase = MmMapIoSpace(
                    DevExt->MmioPhysicalBase,
                    DevExt->MmioSize,
                    MmNonCached
                    );

                if (DevExt->MmioVirtualBase == NULL) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                               "AMDBC250-DREAM-V4.3: *** FAILED to map MMIO (PA=0x%llX, Size=0x%X)\n",
                               DevExt->MmioPhysicalBase.QuadPart, DevExt->MmioSize));
                    return STATUS_INSUFFICIENT_RESOURCES;
                }

                MmioFound = TRUE;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                           "AMDBC250-DREAM-V4.3: *** MMIO MAPPED SUCCESS: VA=0x%p, PA=0x%llX, Size=0x%X\n",
                           DevExt->MmioVirtualBase, DevExt->MmioPhysicalBase.QuadPart, DevExt->MmioSize));
            }
        }
    }
    
    if (!MmioFound) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: *** NO MMIO RESOURCE FOUND n++ continuing in software mode ***\n"));
        /* Don't fail n++ PS5 may not expose MMIO resources to PnP.
           The driver still works for D3DKMTEscape queries. */
    }

    /* CRITICAL: Initialize hardware n++ non-fatal if fails (PS5 NBIO may block MMIO) */
    Status = DreamV3HwInitialize(DevExt);
    if (!NT_SUCCESS(Status)) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: Hardware init failed: 0x%08X n++ continuing in software mode\n", Status));
        /* Don't fail n++ continue with software-only mode for Escape queries */
    }

    /* Report display topology */
    *NumberOfVideoPresentSources = DevExt->NumDisplayPipes;
    *NumberOfChildren = DevExt->NumDisplayPipes;

    DevExt->HardwareInitialized = TRUE;
    DevExt->DeviceStarted = TRUE;

    /* Check registry for 40 CU unlock */
    {
        UNICODE_STRING regPath;
        UNICODE_STRING regValueName;
        OBJECT_ATTRIBUTES objAttr;
        HANDLE hKey = NULL;
        UCHAR regBuffer[sizeof(KEY_VALUE_PARTIAL_INFORMATION) + sizeof(ULONG)];
        PKEY_VALUE_PARTIAL_INFORMATION regInfo = (PKEY_VALUE_PARTIAL_INFORMATION)regBuffer;
        ULONG regSize = 0;

        RtlInitUnicodeString(&regPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\AMDBC250DreamV43");
        InitializeObjectAttributes(&objAttr, &regPath, OBJ_CASE_INSENSITIVE, NULL, NULL);

        NTSTATUS regStatus = ZwOpenKey(&hKey, KEY_READ, &objAttr);
        if (NT_SUCCESS(regStatus)) {
            RtlInitUnicodeString(&regValueName, L"Enable40CU");
            regStatus = ZwQueryValueKey(hKey, &regValueName, KeyValuePartialInformation,
                                         regBuffer, sizeof(regBuffer), &regSize);
            ZwClose(hKey);

            if (NT_SUCCESS(regStatus) && regInfo->Type == REG_DWORD &&
                regInfo->DataLength == sizeof(ULONG)) {
                ULONG regValue = *(PULONG)regInfo->Data;
                if (regValue == 1) {
                    /* Enable all WGPs (bits 8-13, verified via write-back) */
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG, 0xFFE00000);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK, 0x00003F00);
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: *** WGP UNLOCK via registry (SPI=0x3F00) ***\n"));
                }
            }
        }
    }

    /* Control device: only exists in WDM IOCTL mode (when DxgkInitialize failed) */
    if (g_ControlDevice != NULL) {
        /* Control device exists from DriverEntry fallback n++ update pointers */
        if (g_ControlDevice->DeviceExtension == NULL) {
            g_ControlDevice->DeviceExtension = DevExt;
        }
        g_PciDevExt = DevExt;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: Control device already exists, pointers updated (WDM mode)\n"));
    } else {
        /* DxgkInitialize succeeded n++ no WDM control device, dxgkrnl owns everything */
        g_PciDevExt = DevExt;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: WDDM mode n++ dxgkrnl owns adapter\n"));
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: StartDevice SUCCESS\n"));

    /* Only re-set MajorFunction in WDM IOCTL mode (when DxgkInitialize failed and
       we have a control device). When DxgkInitialize succeeded, dxgkrnl owns the
       DriverObject and we must NOT touch MajorFunction n++ it causes BSOD. */
    if (g_ControlDevice != NULL) {
        g_DriverObject->MajorFunction[IRP_MJ_CREATE] = DreamV3CreateClose;
        g_DriverObject->MajorFunction[IRP_MJ_CLOSE] = DreamV3CreateClose;
        g_DriverObject->DriverUnload = DreamV3WdmUnload;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: MajorFunction re-set (WDM IOCTL mode)\n"));
    } else {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: MajorFunction NOT re-set (WDDM mode n++ dxgkrnl owns)\n"));
    }
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3:   24 CU RDNA2, 1536 SP\n"));
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3:   VRAM: %llu MB GDDR6\n",
               DevExt->TotalVramBytes / (1024 * 1024)));
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3:   Ray Tracing: Enabled (early gen)\n"));

    return STATUS_SUCCESS;
}

/*===========================================================================
  DxgkDdiStopDevice n++ Stop device
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiStopDevice(
    _In_ PVOID MiniportDeviceContext
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkDdiStopDevice called\n"));

    if (DevExt == NULL) return STATUS_INVALID_PARAMETER;

    if (DevExt->HardwareInitialized) {
        DreamV3HwShutdown(DevExt);
        DevExt->HardwareInitialized = FALSE;
    }

    /* Cleanup PSP (unmap GPU BAR5, free rings) */
    if (DevExt->PspInitialized) {
        Amdbc250PspCleanup();
        Amdbc250PspProxyCleanup();
        DevExt->PspInitialized = FALSE;
    }

    if (DevExt->MmioVirtualBase != NULL) {
        MmUnmapIoSpace(DevExt->MmioVirtualBase, DevExt->MmioSize);
        DevExt->MmioVirtualBase = NULL;
        DevExt->MmioSize = 0;
    }

    /* FIXED: Only unmap FB and Doorbell if they were actually mapped */
    if (DevExt->FbVirtualBase != NULL && DevExt->FbSize > 0) {
        MmUnmapIoSpace(DevExt->FbVirtualBase, DevExt->FbSize);
        DevExt->FbVirtualBase = NULL;
        DevExt->FbSize = 0;
    }

    if (DevExt->DoorbellVirtualBase != NULL && DevExt->DoorbellSize > 0) {
        MmUnmapIoSpace(DevExt->DoorbellVirtualBase, DevExt->DoorbellSize);
        DevExt->DoorbellVirtualBase = NULL;
        DevExt->DoorbellSize = 0;
    }

    DevExt->DeviceStarted = FALSE;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: StopDevice complete\n"));

    return STATUS_SUCCESS;
}

/*===========================================================================
  DxgkDdiRemoveDevice n++ Final cleanup
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiRemoveDevice(
    _In_ PVOID MiniportDeviceContext
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: DxgkDdiRemoveDevice called\n"));

    if (DevExt != NULL) {
        /* A failed StartDevice is followed by RemoveDevice, never StopDevice, so
         * this is the only place that can reclaim what init already allocated
         * (fence page, IH ring, GFX ring). Without it, an init that failed after
         * allocating them leaks the pages AND leaves GlobalFence dangling for a
         * later IOCTL to find. StopDevice clears HardwareInitialized, so the
         * flag is the "StopDevice has not run yet" test. */
        if (DevExt->HardwareInitialized) {
            DreamV3HwShutdown(DevExt);
            DevExt->HardwareInitialized = FALSE;
        }
        KeSetEvent(&DevExt->DeviceRemoved, 0, FALSE);
        ExFreePoolWithTag(DevExt, DREAM_V3_TAG_DEVICE);
        g_PciDevExt = NULL;
    }

    return STATUS_SUCCESS;
}

/*===========================================================================
  DxgkDdiResetDevice n++ TDR recovery
===========================================================================*/

VOID
APIENTRY
DreamV3DdiResetDevice(
    _In_ PVOID MiniportDeviceContext
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
               "AMDBC250-DREAM-V4.3: TDR reset initiated\n"));

    if (DevExt == NULL) return;

    DevExt->GpuResetInProgress = TRUE;
    DevExt->ResetCount++;

    if (DevExt->HardwareInitialized) {
        NTSTATUS Status = DreamV3HwReset(DevExt);
        if (!NT_SUCCESS(Status)) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                       "AMDBC250-DREAM-V4.3: GPU reset FAILED: 0x%08X\n", Status));
        } else {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                       "AMDBC250-DREAM-V4.3: GPU reset SUCCESS\n"));
        }
    }

    DevExt->GpuResetInProgress = FALSE;
}

/* WDM DriverUnload n++ called by PnP when driver is unloaded */
static VOID DreamV3WdmUnload(_In_ PDRIVER_OBJECT DriverObject)
{
    UNREFERENCED_PARAMETER(DriverObject);
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: WDM Unload called\n"));
    
    /* Free GCVM page table pages and ring buffer */
    if (g_ControlDevice != NULL) {
        PDREAM_V3_DEVICE_EXTENSION devExt = (PDREAM_V3_DEVICE_EXTENSION)g_ControlDevice->DeviceExtension;
        if (devExt != NULL) {
            for (int i = 0; i < 3; i++) {
                if (devExt->GcvmPtPages[i] != NULL) {
                    MmFreeContiguousMemory(devExt->GcvmPtPages[i]);
                    devExt->GcvmPtPages[i] = NULL;
                }
            }
            if (devExt->GcvmRingBuf != NULL) {
                MmFreeContiguousMemory(devExt->GcvmRingBuf);
                devExt->GcvmRingBuf = NULL;
            }
            if (devExt->HqdMqdBuf != NULL) {
                MmFreeContiguousMemory(devExt->HqdMqdBuf);
                devExt->HqdMqdBuf = NULL;
            }
            if (devExt->PspRingVa != NULL) {
                MmFreeContiguousMemory(devExt->PspRingVa);
                devExt->PspRingVa = NULL;
                devExt->PspRingCreated = FALSE;
            }
            if (devExt->PspCmdVa != NULL) {
                MmFreeContiguousMemory(devExt->PspCmdVa);
                devExt->PspCmdVa = NULL;
            }
            if (devExt->PspFenceVa != NULL) {
                MmFreeContiguousMemory(devExt->PspFenceVa);
                devExt->PspFenceVa = NULL;
            }
            /* PspTmr is a VRAM region (no host allocation to free). */
            devExt->PspTmrMc.QuadPart = 0;
            devExt->PspTmrPa.QuadPart = 0;
            devExt->PspTmrSize = 0;
        }
    }

    /* Free shared memory */
    if (g_SharedBuffer != NULL) {
        ExFreePoolWithTag(g_SharedBuffer, 'cmhS');
        g_SharedBuffer = NULL;
    }

    /* Cleanup any remaining MDL allocations (prevent memory leak on unload) */
    for (int m = 0; m < 64; m++) {
        if (g_MdlTable[m].Va != NULL && g_MdlTable[m].Mdl != NULL) {
            MmUnmapLockedPages(g_MdlTable[m].Va, g_MdlTable[m].Mdl);
            MmFreePagesFromMdl(g_MdlTable[m].Mdl);
            ExFreePoolWithTag(g_MdlTable[m].Mdl, 'MDL');
            g_MdlTable[m].Va = NULL;
            g_MdlTable[m].Mdl = NULL;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                       "AMDBC250-DREAM-V4.3: Leaked MDL freed on unload: %llu bytes\n",
                       (ULONG64)g_MdlTable[m].Size));
        }
    }
    
    if (g_ControlDevice != NULL) {
        IoDeleteSymbolicLink(&g_SymlinkName);
        IoDeleteDevice(g_ControlDevice);
        g_ControlDevice = NULL;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: Control device deleted by WDM unload\n"));
    }

    /* Free separately-allocated device extension (WDM path only Gï¿½ï¿½ WDDM path frees in RemoveDevice) */
    if (g_PciDevExt != NULL) {
        ExFreePoolWithTag(g_PciDevExt, '3vDA');
        g_PciDevExt = NULL;
    }
}

/*===========================================================================
  DxgkDdiUnload
===========================================================================*/

VOID
APIENTRY
DreamV3DdiUnload(VOID)
{
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: Driver unload\n"));

    /* Mark that unload was called */
    {
        UNICODE_STRING devPath;
        OBJECT_ATTRIBUTES objAttr;
        RtlInitUnicodeString(&devPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
        InitializeObjectAttributes(&objAttr, &devPath, OBJ_CASE_INSENSITIVE, NULL, NULL);
        HANDLE hKey = NULL;
        if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
            UNICODE_STRING valName;
            ULONG val = 1;
            RtlInitUnicodeString(&valName, L"UnloadCalled");
            ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
            ZwClose(hKey);
        }
    }

    /* Cleanup control device */
    if (g_ControlDevice != NULL) {
        IoDeleteSymbolicLink(&g_SymlinkName);
        IoDeleteDevice(g_ControlDevice);
        g_ControlDevice = NULL;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: Control device deleted\n"));
    }
}

/*===========================================================================
  Interrupt Routine (ISR) n++ Runs at DIRQL
===========================================================================*/

BOOLEAN
APIENTRY
DreamV3DdiInterruptRoutine(
    _In_ PVOID  MiniportDeviceContext,
    _In_ ULONG  MessageNumber
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return FALSE;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;
    ULONG IhWptr;
    BOOLEAN OurInterrupt = FALSE;

    UNREFERENCED_PARAMETER(MessageNumber);

    if (DevExt == NULL || !DevExt->IhRing.Initialized) {
        return FALSE;
    }

    /* CRITICAL: Flush HDP before reading ring pointers (Linux quirk) */
    DreamV3HdpFlush(DevExt);

    /* Read IH ring write pointer */
    IhWptr = DreamV3ReadRegister(DevExt, AMDBC250_REG_IH_RB_WPTR) & 0x0001FFFF;

    if (IhWptr != DevExt->IhRing.ReadPointer) {
        DevExt->LastInterruptStatus = IhWptr;
        DevExt->InterruptCount++;
        OurInterrupt = TRUE;

        /* Queue DPC */
        DevExt->DxgkInterface.DxgkCbQueueDpc(DevExt->DxgkDeviceHandle);
    }

    return OurInterrupt;
}

/*===========================================================================
  DPC Routine n++ Deferred interrupt processing
===========================================================================*/

VOID
APIENTRY
DreamV3DdiDpcRoutine(
    _In_ PVOID MiniportDeviceContext
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;
    PULONG IhBase;
    ULONG WPtr, RPtr;
    ULONG Entry[4];
    ULONG ClientId, SrcId;

    if (DevExt == NULL || !DevExt->HardwareInitialized ||
        DevExt->IhRing.VirtualAddress == NULL) {
        return;
    }

    IhBase = (PULONG)DevExt->IhRing.VirtualAddress;
    WPtr = DevExt->LastInterruptStatus;
    RPtr = DevExt->IhRing.ReadPointer;

    /* Process IH entries */
    while (RPtr != WPtr) {
        /* IH entries are 4 DWORDs (16 bytes) */
        ULONG EntryOffset = RPtr / sizeof(ULONG);

        Entry[0] = IhBase[EntryOffset + 0];
        Entry[1] = IhBase[EntryOffset + 1];
        Entry[2] = IhBase[EntryOffset + 2];
        Entry[3] = IhBase[EntryOffset + 3];

        ClientId = (Entry[0] >> 8) & 0xFF;
        SrcId    = Entry[0] & 0xFF;

        switch (ClientId) {
        case IH_CLIENTID_GFX:
            if (SrcId == 0xE0) {
                /* EOP n++ fence completion */
                DXGKARGCB_NOTIFY_INTERRUPT_DATA NotifyData = {0};
                NotifyData.InterruptType = DXGK_INTERRUPT_DMA_COMPLETED;
                NotifyData.DmaCompleted.SubmissionFenceId = (UINT64)Entry[2] | ((UINT64)Entry[3] << 32);
                DevExt->DxgkInterface.DxgkCbNotifyInterrupt(
                    DevExt->DxgkDeviceHandle, &NotifyData);
            }
            break;

        case IH_CLIENTID_DCE:
            /* VSYNC */
            {
                DXGKARGCB_NOTIFY_INTERRUPT_DATA NotifyData = {0};
                NotifyData.InterruptType = DXGK_INTERRUPT_CRTC_VSYNC;
                NotifyData.CrtcVsync.VidPnTargetId = 0;
                DevExt->DxgkInterface.DxgkCbNotifyInterrupt(
                    DevExt->DxgkDeviceHandle, &NotifyData);
            }
            break;

        case IH_CLIENTID_VMC:
            /* VM fault */
            DevExt->ErrorCount++;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                       "AMDBC250-DREAM-V4.3: VM fault in DPC\n"));
            break;
        }

        RPtr += IH_ENTRY_SIZE_BYTES;
        if (RPtr >= DevExt->IhRing.SizeInBytes) {
            RPtr = 0;
        }
    }

    /* Update read pointer */
    DevExt->IhRing.ReadPointer = RPtr;
    DreamV3WriteRegister(DevExt, AMDBC250_REG_IH_RB_RPTR, RPtr);

    DevExt->DxgkInterface.DxgkCbNotifyDpc(DevExt->DxgkDeviceHandle);
}

/*===========================================================================
  QueryAdapterInfo n++ Report GPU capabilities
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiQueryAdapterInfo(
    _In_ CONST HANDLE                   hAdapter,
    _In_ CONST DXGKARG_QUERYADAPTERINFO *pQueryAdapterInfo
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;

    if (DevExt == NULL || pQueryAdapterInfo == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    switch (pQueryAdapterInfo->Type) {

    case DXGKQAITYPE_DRIVERCAPS: {
        DXGK_DRIVERCAPS *pCaps = (DXGK_DRIVERCAPS *)pQueryAdapterInfo->pOutputData;
        RtlZeroMemory(pCaps, sizeof(DXGK_DRIVERCAPS));

        pCaps->WDDMVersion = DXGKDDI_WDDMv2;
        pCaps->SchedulingCaps.MultiEngineAware = TRUE;
        pCaps->MemoryManagementCaps.PagingNode = 0;

        /* Report hardware info to Windows (for dxdiag) */
        /* These will be read by the INF and stored in registry */

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                   "AMDBC250-DREAM-V4.3: DRIVERCAPS reported, VRAM=%llu MB (%llu GB)\n",
                   DevExt->TotalVramBytes / (1024 * 1024),
                   DevExt->TotalVramBytes / (1024 * 1024 * 1024)));
        return STATUS_SUCCESS;
    }

    case DXGKQAITYPE_QUERYSEGMENT: {
        DXGK_QUERYSEGMENTOUT *pSegOut = (DXGK_QUERYSEGMENTOUT *)pQueryAdapterInfo->pOutputData;

        if (pQueryAdapterInfo->pInputData == NULL) {
            pSegOut->NbSegment = 2;
            return STATUS_SUCCESS;
        }

        pSegOut->NbSegment = 2;

        /* Segment 0: GDDR6 VRAM */
        pSegOut->pSegmentDescriptor[0].BaseAddress.QuadPart = 0;
        pSegOut->pSegmentDescriptor[0].Size = DevExt->TotalVramBytes;
        pSegOut->pSegmentDescriptor[0].CommitLimit = DevExt->TotalVramBytes;
        pSegOut->pSegmentDescriptor[0].Flags.CpuVisible = TRUE;
        pSegOut->pSegmentDescriptor[0].Flags.Aperture = TRUE;
        pSegOut->pSegmentDescriptor[0].Flags.CacheCoherent = FALSE;

        /* Segment 1: System memory */
        pSegOut->pSegmentDescriptor[1].BaseAddress.QuadPart = 0;
        pSegOut->pSegmentDescriptor[1].Size = 0x400000000ULL;  /* 16 GB */
        pSegOut->pSegmentDescriptor[1].CommitLimit = 0x400000000ULL;
        pSegOut->pSegmentDescriptor[1].Flags.Aperture = TRUE;
        pSegOut->pSegmentDescriptor[1].Flags.CpuVisible = TRUE;
        pSegOut->pSegmentDescriptor[1].Flags.CacheCoherent = TRUE;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: QUERYSEGMENT reported\n"));
        return STATUS_SUCCESS;
    }

    /* DXGKQAITYPE_CURRENTDISPLAYMODE is deprecated in WDDM 3.x */

    default:
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: QueryAdapterInfo - unhandled type %d\n",
                   pQueryAdapterInfo->Type));
        return STATUS_NOT_SUPPORTED;
    }
}

/*===========================================================================
  CreateDevice n++ Per-process GPU context
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiCreateDevice(
    _In_    CONST HANDLE             hAdapter,
    _Inout_ DXGKARG_CREATEDEVICE     *pCreateDevice
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    PDREAM_V3_GPU_CONTEXT Context;

    if (DevExt == NULL || pCreateDevice == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    Context = (PDREAM_V3_GPU_CONTEXT)ExAllocatePool2(
        POOL_FLAG_NON_PAGED,
        sizeof(DREAM_V3_GPU_CONTEXT),
        DREAM_V3_TAG_CONTEXT
        );

    if (Context == NULL) return STATUS_NO_MEMORY;

    RtlZeroMemory(Context, sizeof(DREAM_V3_GPU_CONTEXT));
    Context->ContextId = DevExt->NumContexts++;
    Context->VmId = AMDBC250_VMID_MIN_USER + Context->ContextId;
    Context->IsValid = TRUE;
    KeInitializeSpinLock(&Context->ContextLock);
    InitializeListHead(&Context->AllocationList);

    pCreateDevice->hDevice = (HANDLE)Context;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: CreateDevice n++ Context %d, VMID %d\n",
               Context->ContextId, Context->VmId));

    return STATUS_SUCCESS;
}

/*===========================================================================
  DestroyDevice
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiDestroyDevice(_In_ CONST HANDLE hDevice)
{
    PDREAM_V3_GPU_CONTEXT Context = (PDREAM_V3_GPU_CONTEXT)hDevice;
    if (Context != NULL) {
        Context->IsValid = FALSE;
        ExFreePoolWithTag(Context, DREAM_V3_TAG_CONTEXT);
    }
    return STATUS_SUCCESS;
}

/*===========================================================================
  CreateAllocation
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiCreateAllocation(
    _In_    CONST HANDLE                    hAdapter,
    _Inout_ DXGKARG_CREATEALLOCATION        *pCreateAllocation
    )
{
    /* Do not advertise legacy contiguous RAM as Windows-owned VRAM. */
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    ULONG i;

    if (DevExt == NULL || pCreateAllocation == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    for (i = 0; i < pCreateAllocation->NumAllocations; i++) {
        DXGK_ALLOCATIONINFO *pAllocInfo = &pCreateAllocation->pAllocationInfo[i];
        PDREAM_V3_ALLOCATION Alloc;
        SIZE_T AllocSize;
        PHYSICAL_ADDRESS LowAddress, HighAddress, SkipBytes;

        Alloc = (PDREAM_V3_ALLOCATION)ExAllocatePool2(
            POOL_FLAG_NON_PAGED,
            sizeof(DREAM_V3_ALLOCATION),
            DREAM_V3_TAG_ALLOCATION
            );

        if (Alloc == NULL) return STATUS_NO_MEMORY;

        RtlZeroMemory(Alloc, sizeof(DREAM_V3_ALLOCATION));
        
        /* Determine allocation size (align to page boundary) */
        AllocSize = (pAllocInfo->Size + PAGE_SIZE - 1) & ~(PAGE_SIZE - 1);
        if (AllocSize < PAGE_SIZE) AllocSize = PAGE_SIZE;
        
        Alloc->SizeInBytes = AllocSize;
        Alloc->Alignment = max(4096, pAllocInfo->Alignment);
        
        /* CRITICAL: Allocate actual physical memory for GPU */
        LowAddress.QuadPart = 0;
        HighAddress.QuadPart = 0xFFFFFFFFFFULL;  /* 40-bit address space */
        SkipBytes.QuadPart = 0;
        
        Alloc->VirtualAddress = MmAllocateContiguousMemorySpecifyCache(
            AllocSize,
            LowAddress,
            HighAddress,
            SkipBytes,
            MmCached
            );
        
        if (Alloc->VirtualAddress == NULL) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                       "AMDBC250-DREAM-V4.3: Allocation failed: %llu bytes\n", AllocSize));
            ExFreePoolWithTag(Alloc, DREAM_V3_TAG_ALLOCATION);
            return STATUS_INSUFFICIENT_RESOURCES;
        }
        
        Alloc->PhysicalAddress = MmGetPhysicalAddress(Alloc->VirtualAddress);
        
        if (Alloc->PhysicalAddress.QuadPart < (LONGLONG)DevExt->TotalVramBytes) {
            Alloc->SegmentId = 0;
        } else {
            Alloc->SegmentId = 1;
        }

        pAllocInfo->hAllocation = (HANDLE)Alloc;
        pAllocInfo->Alignment = Alloc->Alignment;
        pAllocInfo->SupportedReadSegmentSet = (1 << 0) | (1 << 1);
        pAllocInfo->SupportedWriteSegmentSet = (1 << 0) | (1 << 1);
        pAllocInfo->EvictionSegmentSet = (1 << 1);

        ExAcquireFastMutex(&DevExt->DeviceMutex);
        InsertTailList(&DevExt->AllocationList, &Alloc->ListEntry);
        ExReleaseFastMutex(&DevExt->DeviceMutex);
        
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: Alloc: %llu bytes (PA: 0x%llX, Seg %d)\n",
                   AllocSize, Alloc->PhysicalAddress.QuadPart, Alloc->SegmentId));
    }

    return STATUS_SUCCESS;
}

/*===========================================================================
  DestroyAllocation
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiDestroyAllocation(
    _In_ CONST HANDLE                   hAdapter,
    _In_ CONST DXGKARG_DESTROYALLOCATION *pDestroyAllocation
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    ULONG i;

    if (DevExt == NULL || pDestroyAllocation == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    ExAcquireFastMutex(&DevExt->DeviceMutex);
    for (i = 0; i < pDestroyAllocation->NumAllocations; i++) {
        PDREAM_V3_ALLOCATION Alloc =
            (PDREAM_V3_ALLOCATION)pDestroyAllocation->pAllocationList[i];
        if (Alloc != NULL) {
            RemoveEntryList(&Alloc->ListEntry);
            if (Alloc->VirtualAddress != NULL) {
                MmFreeContiguousMemory(Alloc->VirtualAddress);
                Alloc->VirtualAddress = NULL;
            }
            ExFreePoolWithTag(Alloc, DREAM_V3_TAG_ALLOCATION);
        }
    }
    ExReleaseFastMutex(&DevExt->DeviceMutex);

    return STATUS_SUCCESS;
}

/*===========================================================================
  PM4 Packet Building Helpers n++ GFX10 (RDNA2)
===========================================================================*/

/*
 * Write PM4 Type 0 packet (register writes)
 */
static VOID
DreamV3WritePm4Type0(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG BaseRegister,
    _In_ const ULONG* pValues,
    _In_ ULONG Count
    )
{
    BC250_PM4_PLACEMENT placement;
    if (!DevExt || !pValues || !DevExt->GfxRing.VirtualAddress ||
        !Bc250Pm4Plan(DevExt->GfxRing.SizeInBytes,
            DevExt->GfxRing.WritePointer, Count, &placement)) return;
    volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
    ULONG WPtr = DevExt->GfxRing.WritePointer;
    ULONG Header = PM4_TYPE0_HDR(BaseRegister, Count);

    if (Ring == NULL) return;

    /* CRITICAL: Check ring buffer bounds to prevent kernel memory corruption */
    if (placement.Start != WPtr) {
        /* Ring buffer wrap - write NOP packet and reset pointer */
        ULONG SpaceLeft = placement.PaddingBytes;
        ULONG NopCount = SpaceLeft / sizeof(ULONG);
        
        /* Fill remaining space with NOPs */
        for (ULONG i = 0; i < NopCount; i++) {
            Ring[WPtr / sizeof(ULONG)] = PM4_TYPE2_NOP;
            WPtr += sizeof(ULONG);
        }
        WPtr = 0;  /* Wrap to beginning */
    }

    /* Write header */
    Ring[WPtr / sizeof(ULONG)] = Header;
    WPtr += sizeof(ULONG);

    /* Write register values */
    for (ULONG i = 0; i < Count; i++) {
        Ring[WPtr / sizeof(ULONG)] = pValues[i];
        WPtr += sizeof(ULONG);
    }

    DevExt->GfxRing.WritePointer = WPtr;
}

/*
 * Write PM4 Type 3 packet (executive commands)
 */
static VOID
DreamV3WritePm4Type3(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG Opcode,
    _In_ const ULONG* pValues,
    _In_ ULONG Count
    )
{
    BC250_PM4_PLACEMENT placement;
    if (!DevExt || !pValues || !DevExt->GfxRing.VirtualAddress ||
        !Bc250Pm4Plan(DevExt->GfxRing.SizeInBytes,
            DevExt->GfxRing.WritePointer, Count, &placement)) return;
    volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
    ULONG WPtr = DevExt->GfxRing.WritePointer;
    ULONG Header = PM4_TYPE3_HDR(Opcode, Count);

    if (Ring == NULL) return;

    /* CRITICAL: Check ring buffer bounds to prevent kernel memory corruption */
    if (placement.Start != WPtr) {
        /* Ring buffer wrap - fill remaining space with NOPs */
        ULONG SpaceLeft = placement.PaddingBytes;
        ULONG NopCount = SpaceLeft / sizeof(ULONG);
        
        for (ULONG i = 0; i < NopCount; i++) {
            Ring[WPtr / sizeof(ULONG)] = PM4_TYPE2_NOP;
            WPtr += sizeof(ULONG);
        }
        WPtr = 0;  /* Wrap to beginning */
    }

    /* Write header */
    Ring[WPtr / sizeof(ULONG)] = Header;
    WPtr += sizeof(ULONG);

    /* Write packet data */
    for (ULONG i = 0; i < Count; i++) {
        Ring[WPtr / sizeof(ULONG)] = pValues[i];
        WPtr += sizeof(ULONG);
    }

    DevExt->GfxRing.WritePointer = WPtr;
}

/*
 * Write EOP (End of Pipe) packet with fence
 */
static VOID
DreamV3WriteEopFence(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG64 FenceValue
    )
{
    BC250_PM4_PLACEMENT placement;
    if (!DevExt || !DevExt->GfxRing.VirtualAddress ||
        !Bc250Pm4Plan(DevExt->GfxRing.SizeInBytes,
            DevExt->GfxRing.WritePointer, 5U, &placement)) return;
    volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
    ULONG WPtr = DevExt->GfxRing.WritePointer;
    PHYSICAL_ADDRESS FencePA = DevExt->GlobalFence.PhysicalAddress;

    if (Ring == NULL) return;

    /* CRITICAL: Check ring buffer bounds */
    if (placement.Start != WPtr) {
        ULONG SpaceLeft = placement.PaddingBytes;
        ULONG NopCount = SpaceLeft / sizeof(ULONG);
        
        for (ULONG i = 0; i < NopCount; i++) {
            Ring[WPtr / sizeof(ULONG)] = PM4_TYPE2_NOP;
            WPtr += sizeof(ULONG);
        }
        WPtr = 0;
    }

    /* IT_EVENT_WRITE_EOP packet n++ 6 DWORDs total (count=4 in header = 5 payload + 1 header = 6)
     * Format per AMD GPU ISA:
     *   DWORD 0: PM4 header
     *   DWORD 1: Control (EVENT_TYPE | EVENT_INDEX | DATA_SEL | INT_SEL)
     *   DWORD 2: Address low
     *   DWORD 3: Address high
     *   DWORD 4: Data low (fence value low)
     *   DWORD 5: Data high (fence value high)
     */
    ULONG Header = PM4_TYPE3_HDR(IT_EVENT_WRITE_EOP, 5);
    Ring[WPtr / sizeof(ULONG)] = Header;
    WPtr += sizeof(ULONG);
    
    /* Control: EVENT_TYPE=0x47(EOP) | EVENT_INDEX=5 | DATA_SEL=2(write 64-bit fence) | INT_SEL=1(interrupt)
     * GFX10 EVENT_WRITE_EOP bit layout: EVENT_TYPE[7:0] | EVENT_INDEX[11:8] | DATA_SEL[13:12] | INT_SEL[14] */
    Ring[WPtr / sizeof(ULONG)] = (0x47 << 0) | (5 << 8) | (2 << 12) | (1 << 14);
    WPtr += sizeof(ULONG);
    
    /* Address (64-bit physical, DWORD aligned) */
    Ring[WPtr / sizeof(ULONG)] = (ULONG)(FencePA.QuadPart & 0xFFFFFFFC);
    WPtr += sizeof(ULONG);
    Ring[WPtr / sizeof(ULONG)] = (ULONG)((FencePA.QuadPart >> 32) & 0xFFFF);
    WPtr += sizeof(ULONG);
    
    /* Data (64-bit fence value) */
    Ring[WPtr / sizeof(ULONG)] = (ULONG)(FenceValue & 0xFFFFFFFF);
    WPtr += sizeof(ULONG);
    Ring[WPtr / sizeof(ULONG)] = (ULONG)(FenceValue >> 32);
    WPtr += sizeof(ULONG);
    
    DevExt->GfxRing.WritePointer = WPtr;
}

/*
 * Software PM4 executor Gï¿½ï¿½ translate PM4 packets to direct register writes.
 *
 * Handles: IT_NOP, IT_WRITE_DATA, IT_EVENT_WRITE_EOP, IT_RELEASE_MEM,
 *          IT_SET_CONFIG_REG, IT_SET_CONTEXT_REG, IT_SET_SH_REG, PM4_TYPE_0,
 *          and IT_INDIRECT_BUFFER (maps physical address and recurses).
 *
 * This is a FALLBACK path when hardware KIQ ring processing is unavailable
 * (KIQ_SIZE=0 blocks all CP ring processing on BC-250).
 */
/* Bound-check a register write range against the mapped BAR5 size.
 * Returns FALSE if any byte in [Offset, Offset + DwordCount*4) falls
 * outside the mapped MMIO window (writing there would fault/BSOD).
 */
static BOOLEAN
DreamV3SwRegRangeValid(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG Offset,
    _In_ ULONG DwordCount
    )
{
    ULONG64 end;

    if (DevExt->MmioVirtualBase == NULL)
        return FALSE;
    if (DevExt->MmioSize < 4)
        return FALSE;
    end = (ULONG64)Offset + (ULONG64)DwordCount * 4;
    return end <= DevExt->MmioSize;
}

/* Cap on one software-executed DMA_DATA move. The PS5 loader usleeps 100 ms
 * per move of the same magnitude; a ring buffer tops out far below this, so the
 * cap only rejects a malformed length field before it reaches RtlCopyMemory. */
#define AMDBC250_SW_PM4_DMA_MAX_BYTES (1u << 20)

/* One already-mapped, driver-owned window: physical base, kernel VA, length.
 * A flat table rather than an array of ring pointers, because IhRing is
 * DREAM_V3_IH_RING, not DREAM_V3_RING_BUFFER: the three fields read below
 * happen to sit at identical offsets today, so casting the pointer would
 * compile with a C4133 warning and work by accident â€” silently wrong the day
 * either struct is reordered. */
typedef struct _DREAM_V3_DMA_WINDOW {
    PHYSICAL_ADDRESS    PhysicalAddress;
    PVOID               VirtualAddress;
    SIZE_T              SizeInBytes;
} DREAM_V3_DMA_WINDOW, *PDREAM_V3_DMA_WINDOW;

/* Resolve one PM4 DMA_DATA operand (src or dst) to a host pointer, but only
 * when the ENTIRE range lies inside memory this driver already owns and has
 * mapped: a ring buffer (GfxRing / SdmaRing / IhRing) or the global fence page.
 * Returns NULL for everything else.
 *
 * Rejection is the honest answer for GPU addresses: BC-250 has no GART/VM the
 * host can dereference, so a DMA operand naming a GPU VA cannot be serviced on
 * the CPU. Mapping an arbitrary physical address on behalf of a userspace-fed
 * PM4 stream would be an arbitrary kernel read/write primitive, so it is never
 * done here.
 *
 * ComputeRing is deliberately absent: nothing in the repo ever allocates it
 * (grep confirms only the declaration), so it is permanently NULL/0 and could
 * only ever be a dead entry. */
static PVOID
DreamV3SwDmaRangeResolve(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG64 Address,
    _In_ ULONG64 Length
    )
{
    DREAM_V3_DMA_WINDOW windows[4];
    ULONG i;

    if (Length == 0 || Length > AMDBC250_SW_PM4_DMA_MAX_BYTES) {
        return NULL;
    }

    windows[0].PhysicalAddress = DevExt->GfxRing.PhysicalAddress;
    windows[0].VirtualAddress   = DevExt->GfxRing.VirtualAddress;
    windows[0].SizeInBytes      = DevExt->GfxRing.SizeInBytes;
    windows[1].PhysicalAddress = DevExt->SdmaRing.PhysicalAddress;
    windows[1].VirtualAddress   = DevExt->SdmaRing.VirtualAddress;
    windows[1].SizeInBytes      = DevExt->SdmaRing.SizeInBytes;
    windows[2].PhysicalAddress = DevExt->IhRing.PhysicalAddress;
    windows[2].VirtualAddress   = DevExt->IhRing.VirtualAddress;
    windows[2].SizeInBytes      = DevExt->IhRing.SizeInBytes;
    windows[3].PhysicalAddress = DevExt->GlobalFence.PhysicalAddress;
    windows[3].VirtualAddress   = (PVOID)DevExt->GlobalFence.VirtualAddress;
    windows[3].SizeInBytes      = PAGE_SIZE;  /* allocated as exactly one page */

    for (i = 0; i < RTL_NUMBER_OF(windows); i++) {
        PDREAM_V3_DMA_WINDOW win = &windows[i];
        ULONG64 base = win->PhysicalAddress.QuadPart;
        ULONG64 limit;

        if (win->VirtualAddress == NULL || win->SizeInBytes == 0 || base == 0) {
            continue;
        }
        /* Operands name PHYSICAL addresses; map the physical window back to the
         * already-mapped VA by the window's own physical base. The
         * `Address < limit` conjunct is what makes the (Address + Length) sum
         * overflow-safe: reaching it proves Address sits below a driver-owned
         * bound, so the ULONG64 addition cannot wrap. */
        limit = base + (ULONG64)win->SizeInBytes;
        if (Address >= base && Address < limit &&
            (Address + Length) <= limit) {
            return (PUCHAR)win->VirtualAddress + (Address - base);
        }
    }

    return NULL;
}

static NTSTATUS
DreamV3SwPm4Process(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_reads_(CommandCount) const ULONG *Commands,
    _In_ ULONG CommandCount,
    _In_ ULONG64 FenceValue,
    _In_ ULONG Depth
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    ULONG i = 0;

    /* Depth guard Gï¿½ï¿½ prevent stack overflow from nested IT_INDIRECT_BUFFER */
    if (Depth == 0) {
        return STATUS_ALERTED;
    }

    while (i < CommandCount) {
        ULONG header = Commands[i];
        ULONG type = header >> 30;

        switch (type) {
        case 0: {
            /* PM4_TYPE_0: Write consecutive registers */
            ULONG count = ((header >> 16) & 0x7FF) + 1;
            ULONG baseReg = (header & 0xFFFF) << 2;
            i++;
            /* Guard: all registers must fit inside the mapped BAR5 window. */
            if (!DreamV3SwRegRangeValid(DevExt, baseReg, count)) {
                return STATUS_INVALID_PARAMETER;
            }
            for (ULONG j = 0; j < count && i < CommandCount; j++, i++) {
                DreamV3WriteRegister(DevExt, baseReg + j * 4, Commands[i]);
            }
            break;
        }

        case 2:
            /* PM4_TYPE_2: NOP padding */
            i++;
            break;

        case 3: {
            /* PM4_TYPE_3: Executive command
             * Header bits: [31:30]=type, [27:16]=payload_count-1, [15:8]=opcode */
            ULONG count = ((header >> 16) & 0xFFF) + 1;
            ULONG opcode = (header >> 8) & 0xFF;
            i++;

            /* NOP has no meaningful payload Gï¿½ï¿½ skip count validation */
            if (opcode != IT_NOP && i + count > CommandCount) {
                return STATUS_BUFFER_TOO_SMALL;
            }

            switch (opcode) {
            case IT_NOP:
                i += count;
                break;

            case IT_WRITE_DATA: {
                if (count < 3) {
                    i += count;
                    break;
                }
                ULONG control = Commands[i + 0];
                ULONG addrLo  = Commands[i + 1];
                ULONG addrHi  = Commands[i + 2];
                BOOLEAN isReg = ((control >> 28) & 1) != 0;
                ULONG wrOne   = (control >> 25) & 0x1;
                ULONG dataDwCount = count - 3;

                if (isReg || (addrLo < 0x200000)) {
                    /* addrLo is a register/MMIO offset (or below the 2MB
                     * "system memory" boundary). Verify the whole run fits
                     * inside the mapped BAR5 before writing anything. */
                    if (!DreamV3SwRegRangeValid(DevExt, addrLo, dataDwCount)) {
                        return STATUS_INVALID_PARAMETER;
                    }
                    for (ULONG d = 0; d < dataDwCount; d++) {
                        DreamV3WriteRegister(DevExt, addrLo + (wrOne ? 0 : d * 4), Commands[i + 3 + d]);
                    }
                }
                i += count;
                break;
            }

            case IT_EVENT_WRITE_EOP:
            case IT_RELEASE_MEM: {
                if (count >= 5 && FenceValue > 0 && DevExt->GlobalFence.VirtualAddress != NULL) {
                    *DevExt->GlobalFence.VirtualAddress = FenceValue;
                    KeMemoryBarrier();
                    DevExt->GlobalFence.LastSubmittedValue = FenceValue;
                }
                i += count;
                break;
            }

            case IT_SET_CONFIG_REG: {
                /* Config register space: hwOff = mmREGISTER (byte offset from GC block).
                 * On BC-250: BAR5_offset = AMDBC250_GC_BASE + hwOff * 4
                 * Remaining DWORDs = register values (written consecutively). */
                if (count >= 1) {
                    ULONG hwOff = Commands[i];
                    ULONG numRegs = count - 1;
                    ULONG baseReg = AMDBC250_GC_BASE + (hwOff << 2);
                    if (!DreamV3SwRegRangeValid(DevExt, baseReg, numRegs)) {
                        return STATUS_INVALID_PARAMETER;
                    }
                    for (ULONG r = 0; r < numRegs; r++) {
                        DreamV3WriteRegister(DevExt, baseReg + r * 4, Commands[i + 1 + r]);
                    }
                }
                i += count;
                break;
            }

            case IT_SET_CONTEXT_REG: {
                /* Context register space: hwOff = mmREGISTER / 4.
                 * On BC-250: BAR5_offset = AMDBC250_GC_BASE + hwOff * 4 */
                if (count >= 1) {
                    ULONG hwOff = Commands[i];
                    ULONG numRegs = count - 1;
                    ULONG baseReg = AMDBC250_GC_BASE + (hwOff << 2);
                    if (!DreamV3SwRegRangeValid(DevExt, baseReg, numRegs)) {
                        return STATUS_INVALID_PARAMETER;
                    }
                    for (ULONG r = 0; r < numRegs; r++) {
                        DreamV3WriteRegister(DevExt, baseReg + r * 4, Commands[i + 1 + r]);
                    }
                }
                i += count;
                break;
            }

            case IT_SET_SH_REG: {
                /* SH register space: hwOff = mmREGISTER / 4.
                 * On BC-250: BAR5_offset = AMDBC250_GC_BASE + hwOff * 4
                 * (No +0x2C000 Gï¿½ï¿½ BC-250's mmREGISTER already encodes GC block offset.) */
                if (count >= 1) {
                    ULONG hwOff = Commands[i];
                    ULONG numRegs = count - 1;
                    ULONG baseReg = AMDBC250_GC_BASE + (hwOff << 2);
                    if (!DreamV3SwRegRangeValid(DevExt, baseReg, numRegs)) {
                        return STATUS_INVALID_PARAMETER;
                    }
                    for (ULONG r = 0; r < numRegs; r++) {
                        DreamV3WriteRegister(DevExt, baseReg + r * 4, Commands[i + 1 + r]);
                    }
                }
                i += count;
                break;
            }

            case IT_DISPATCH_DIRECT: {
                /* DISPATCH_DIRECT: dim_x, dim_y, dim_z, dispatch_initiator.
                 * COMPUTE registers use GC_BASE + mm*4 (BASE_IDX=0), NOT SEG1.
                 * COMPUTE_DISPATCH_INITIATOR = BAR5 0x80E0 (W1C trigger, VALID consumed).
                 * COMPUTE_DIM_X/Y/Z        = BAR5 0x80E4/0x80E8/0x80EC.
                 *
                 * Select ME=1 (MEC/compute) via GRBM_GFX_INDEX before writes. */
                if (count >= 4) {
                    ULONG dimX = Commands[i + 0];
                    ULONG dimY = Commands[i + 1];
                    ULONG dimZ = Commands[i + 2];
                    ULONG initiator = Commands[i + 3];
                    /* Select ME=1 (MEC/compute engine) */
                    DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                        AMDBC250_GRBM_GFX_INDEX_KIQ_VAL);
                    /* Write dispatch dimensions (read-only shadow on BC-250, but correct registers) */
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DIM_X, dimX);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DIM_Y, dimY);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DIM_Z, dimZ);
                    /* Trigger dispatch with VALID=1 */
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DISPATCH_INITIATOR, initiator);
                    /* Restore broadcast */
                    DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                        AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
                }
                i += count;
                break;
            }

            case IT_DMA_DATA: {
                /* PM4 IT_DMA_DATA (0x50) â€” 6 payload DWORDs:
                 *   [0] control flags, [1] src addr lo, [2] src addr hi,
                 *   [3] dst addr lo, [4] dst addr hi, [5] byte count.
                 * Layout copied verbatim from the PS5 loader's
                 * pm4_build_dma_data (inc/ps5_gpu_patterns.h). */
                if (count < 6) {
                    /* Short packet: skip it like IT_WRITE_DATA does, rather
                     * than voiding the whole submission on one bad packet. */
                    i += count;
                    break;
                }
                {
                    ULONG64 srcPa = (ULONG64)Commands[i + 1] |
                                    ((ULONG64)Commands[i + 2] << 32);
                    ULONG64 dstPa = (ULONG64)Commands[i + 3] |
                                    ((ULONG64)Commands[i + 4] << 32);
                    /* The 21-bit mask applies to the LENGTH field (below), not
                     * to this payload count. */
                    ULONG64 bytes = (ULONG64)(Commands[i + 5] & PM4_DMA_LENGTH_MASK);
                    PVOID src;
                    PVOID dst;

                    if (bytes == 0) {
                        i += count;
                        break; /* legal no-op */
                    }

                    /* The control word (Commands[i + 0]) carries cache and
                     * segment policy that only means something to the hardware
                     * copy engine, so it is intentionally ignored here. Both
                     * operands must name PHYSICAL addresses inside a
                     * driver-owned window; anything else is consumed and
                     * dropped. See DreamV3SwDmaRangeResolve. */
                    src = DreamV3SwDmaRangeResolve(DevExt, srcPa, bytes);
                    if (src == NULL) {
                        i += count;
                        break; /* not ours: consume, do not fault */
                    }
                    dst = DreamV3SwDmaRangeResolve(DevExt, dstPa, bytes);
                    if (dst == NULL) {
                        i += count;
                        break;
                    }

                    /* Real DMA hardware resolves overlapping src/dst; the CPU
                     * copy does not, and RtlCopyMemory on overlap is undefined.
                     * Bounded by the window checks above, so the worst outcome
                     * of mishandling it would be a mangled ring, not a memory
                     * fault â€” but it is a behavioural difference from the GPU,
                     * so reject it explicitly rather than corrupt silently. */
                    if ((PUCHAR)dst < (PUCHAR)src + bytes &&
                        (PUCHAR)src < (PUCHAR)dst + bytes) {
                        i += count;
                        break; /* overlapping move: not serviceable on the CPU */
                    }

                    RtlCopyMemory(dst, src, (SIZE_T)bytes);
                    KeMemoryBarrier();
                }
                i += count;
                break;
            }

            case IT_INDIRECT_BUFFER: {
                /* IB format: DWORD1=addrLo, DWORD2=addrHi, DWORD3=sizeDwords.
                 * Map the physical address and recursively process. */
                if (count >= 3) {
                    PHYSICAL_ADDRESS ibAddr;
                    ULONG ibSizeDwords = Commands[i + 2];
                    ibAddr.LowPart = Commands[i + 0] & 0xFFFFFFFC;
                    ibAddr.HighPart = Commands[i + 1];
                    if (ibSizeDwords > 0 && ibSizeDwords <= 4096) {
                        PVOID ibVa = MmMapIoSpace(ibAddr, ibSizeDwords * sizeof(ULONG),
                                                   MmNonCached);
                        if (ibVa != NULL) {
                            DreamV3SwPm4Process(DevExt, (PULONG)ibVa, ibSizeDwords,
                                                FenceValue, Depth - 1);
                            MmUnmapIoSpace(ibVa, ibSizeDwords * sizeof(ULONG));
                        }
                    }
                }
                i += count;
                break;
            }

            default:
                i += count;
                break;
            }
            break;
        }

        default:
            i++;
            break;
        }
    }

    return STATUS_SUCCESS;
}

/*
 * Submit GFX ring to hardware (doorbell)
 */
static VOID
DreamV3SubmitGfxRing(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return;
    ULONG WPtr = DevExt->GfxRing.WritePointer;
    
    /* Only write to hardware if MMIO is mapped */
    if (DevExt->MmioVirtualBase != NULL && DevExt->HardwareInitialized) {
        /* Write WPTR n++ use HQD/SRBM path if available */
        if (DevExt->UseHqdKiq) {
            DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                AMDBC250_GRBM_GFX_INDEX_KIQ_VAL);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_WPTR_LO, WPtr);
            DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
        } else {
            DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_GFX_RING0_WPTR, WPtr);
        }
        KeStallExecutionProcessor(10);
    }
    
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: GfxRing submitted, WPTR=0x%X hw=%d\n",
               WPtr, DevExt->HardwareInitialized));
}

/*===========================================================================
  SubmitCommand
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiSubmitCommand(
    _In_ CONST HANDLE               hAdapter,
    _In_ CONST DXGKARG_SUBMITCOMMAND *pSubmitCommand
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    KIRQL OldIrql;
    ULONG64 CurrentFence;

    if (DevExt == NULL || pSubmitCommand == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    if (!DevExt->HardwareInitialized) {
        return STATUS_DEVICE_NOT_READY;
    }

    /* CRITICAL: Check thermal throttle before submitting */
    DreamV3CheckThermalThrottle(DevExt);

    /* Acquire ring lock */
    KeAcquireSpinLock(&DevExt->GfxRing.Lock, &OldIrql);

    /* Write IB (Indirect Buffer) packet to ring */
    if (DevExt->GfxRing.VirtualAddress != NULL && pSubmitCommand->DmaBufferSize > 0) {
        volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
        ULONG WPtr = DevExt->GfxRing.WritePointer;
        ULONG RingSize = (ULONG)DevExt->GfxRing.SizeInBytes;
        ULONG WPtrDword = WPtr / sizeof(ULONG);
        ULONG RingDwords = RingSize / sizeof(ULONG);
        
        /* Check if we have enough space for IB packet (4 DWORDs) + EOP (7 DWORDs) */
        ULONG NeededSpace = (4 + 7) * sizeof(ULONG);
        
        if (WPtr + NeededSpace > RingSize) {
            /* Ring wrap - fill with NOPs and reset */
            ULONG SpaceLeft = RingSize - WPtr;
            ULONG NopCount = SpaceLeft / sizeof(ULONG);
            
            for (ULONG i = 0; i < NopCount; i++) {
                Ring[WPtr / sizeof(ULONG)] = PM4_TYPE2_NOP;
                WPtr += sizeof(ULONG);
            }
            WPtr = 0;
            WPtrDword = 0;
        }
        
        /* PM4 INDIRECT_BUFFER packet - points to command buffer */
        Ring[WPtrDword + 0] = PM4_TYPE3_HDR(0x3F, 4);  /* IT_INDIRECT_BUFFER */
        Ring[WPtrDword + 1] = (ULONG)(pSubmitCommand->DmaBufferPhysicalAddress.LowPart & 0xFFFFFFFC);
        Ring[WPtrDword + 2] = (ULONG)(pSubmitCommand->DmaBufferPhysicalAddress.HighPart);
        Ring[WPtrDword + 3] = (pSubmitCommand->DmaBufferSize + 3) / sizeof(ULONG);  /* Round up */
        
        WPtr += 4 * sizeof(ULONG);
        DevExt->GfxRing.WritePointer = WPtr;
        
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: IB submitted - PA: 0x%llX, Size: %u bytes\n",
                   pSubmitCommand->DmaBufferPhysicalAddress.QuadPart,
                   pSubmitCommand->DmaBufferSize));
    }

    /* Update fence (64-bit for GFX10) */
    CurrentFence = InterlockedIncrement64(
        (volatile LONG64*)&DevExt->GlobalFence.LastSubmittedValue);

    /* Write EOP fence packet to ring */
    DreamV3WriteEopFence(DevExt, CurrentFence);

    /* Submit ring to hardware - write WPTR.
     * FIX 2026-09-16 (N1): only on verified-initialized ring (same class
     * as IOCTL SUBMIT fix); otherwise fence bookkeeping only. */
    ULONG WPtrDdi = DevExt->GfxRing.WritePointer;
    if (DevExt->GfxRing.Initialized) {
    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_GFX_RING0_WPTR, WPtrDdi);
    
    /* Doorbell notification (if available) */
    if (DevExt->DoorbellVirtualBase != NULL) {
        PULONG Doorbell = (PULONG)((PUCHAR)DevExt->DoorbellVirtualBase + DevExt->GfxRing.DoorbellOffset);
        *Doorbell = WPtrDdi;
        KeMemoryBarrier();  /* Ensure write is visible */
    }
    } else {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: DdiSubmit fence-only (ring not initialized), wptr=0x%X\n",
                   WPtrDdi));
    }

    KeReleaseSpinLock(&DevExt->GfxRing.Lock, OldIrql);

    DevExt->SubmitCount++;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: SubmitCommand - fence=%llu, wptr=0x%X\n",
               CurrentFence, WPtrDdi));

    return STATUS_SUCCESS;
}

/*===========================================================================
  QueryCurrentFence
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiQueryCurrentFence(
    _In_    CONST HANDLE                hAdapter,
    _Inout_ DXGKARG_QUERYCURRENTFENCE   *pCurrentFence
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;

    if (DevExt == NULL || pCurrentFence == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    pCurrentFence->CurrentFence = (UINT)DevExt->GlobalFence.LastSignaledValue;
    pCurrentFence->NodeOrdinal = 0;  /* GFX engine */
    pCurrentFence->EngineOrdinal = 0;

    return STATUS_SUCCESS;
}

/*===========================================================================
  Present
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiPresent(
    _In_    CONST HANDLE        hContext,
    _Inout_ DXGKARG_PRESENT     *pPresent
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt;
    DXGK_ALLOCATIONLIST *pSrcAlloc = NULL;

    UNREFERENCED_PARAMETER(hContext);

    if (pPresent == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    /* Get device extension */
    if (g_ControlDevice == NULL) { return STATUS_SUCCESS; }
    DevExt = (PDREAM_V3_DEVICE_EXTENSION)g_ControlDevice->DeviceExtension;
    if (DevExt == NULL || !DevExt->HardwareInitialized) {
        return STATUS_SUCCESS;
    }

    /* Get the source allocation from the allocation list */
    if (pPresent->pAllocationList != NULL && pPresent->NumSrcAllocations > 0) {
        pSrcAlloc = &pPresent->pAllocationList[0];
    }

    if (pSrcAlloc != NULL && pSrcAlloc->PhysicalAddress.QuadPart != 0) {
        if (!DreamV3DisplayWritesEnabled()) {
            /* DCN HUBPREQ writes are DISABLED by default Gï¿½ï¿½ they target a LIVE
             * 2560x1440 scanout (0xEB28+) and black-screen/hang the GPU unless
             * a full DCN pipeline is initialized. See DreamV3DisplayWritesEnabled. */
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                "AMDBC250-DREAM-V4.3: Present HUBPREQ writes SKIPPED (DisplayWritesEnabled=0)\n"));
        } else {
            /* Program HUBPREQ primary surface address */
            DreamV3WriteRegister(DevExt,
                AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS,
                (ULONG)(pSrcAlloc->PhysicalAddress.QuadPart & 0xFFFFFFFF));
            DreamV3WriteRegister(DevExt,
                AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH,
                (ULONG)(pSrcAlloc->PhysicalAddress.QuadPart >> 32));

            /* Set surface pitch (default 800*4 = 3200 for 800x600, or use current mode) */
            DreamV3WriteRegister(DevExt,
                AMDBC250_REG_HUBPREQ0_DCSURF_SURFACE_PITCH,
                DevExt->CurrentMode.Width * (DevExt->CurrentMode.BitsPerPixel / 8));

            /* Trigger flip */
            DreamV3WriteRegister(DevExt,
                AMDBC250_REG_HUBPREQ0_DCSURF_FLIP_CONTROL, 0x1);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: Present PA=0x%llX\n", pSrcAlloc->PhysicalAddress.QuadPart));
        }
    }

    return STATUS_SUCCESS;
}

/*===========================================================================
  Render
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiRender(
    _In_    CONST HANDLE    hContext,
    _Inout_ DXGKARG_RENDER  *pRender
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    UNREFERENCED_PARAMETER(hContext);
    UNREFERENCED_PARAMETER(pRender);
    return STATUS_NOT_IMPLEMENTED;
}

/*===========================================================================
  BuildPagingBuffer n++ Memory management (page table updates)

  This function is called by DXGKRNL to update GPU page tables
  for virtual memory management. Critical for D3D12!

  GFX10 supports 4-level page tables:
  - Level 0: PML4 (Page Map Level 4)
  - Level 1: PDPE (Page Directory Pointer Entry)
  - Level 2: PDE (Page Directory Entry)
  - Level 3: PTE (Page Table Entry)

  Page size: 4 KB (standard) or 64 KB (large)
===========================================================================*/

/* DreamV3DdiBuildPagingBuffer moved to amdbc250_dream_vm.c */

/*===========================================================================
  PreemptCommand
===========================================================================*/

NTSTATUS
APIENTRY
DreamV3DdiPreemptCommand(
    _In_ CONST HANDLE               hAdapter,
    _In_ CONST DXGKARG_PREEMPTCOMMAND *pPreemptCommand
    )
{
    UNREFERENCED_PARAMETER(hAdapter);
    UNREFERENCED_PARAMETER(pPreemptCommand);
    return STATUS_NOT_IMPLEMENTED;
}

/*===========================================================================
  VidPN (Video Present Network) Implementation n++ DCN 2.1 Display Engine

  VidPN manages the relationship between:
  - Sources (framebuffers in VRAM)
  - Targets (physical display outputs: HDMI, DP, eDP)
  - Paths (source ? target mappings)

  DCN 2.1 (Display Core Next) supports:
  - 4 display pipes (HUBP + DPP + OTG)
  - HDR10, FreeSync, DSC (Display Stream Compression)
  - Up to 4K@120Hz or 8K@30Hz
===========================================================================*/

/*
 * Helper: Log display mode recommendation
 */
static VOID
DreamV3LogDisplayMode(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG Width,
    _In_ ULONG Height,
    _In_ ULONG RefreshRate
    )
{
    UNREFERENCED_PARAMETER(DevExt);
    
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: Mode %lux%lu @ %luHz\n",
               Width, Height, RefreshRate));
}

NTSTATUS
APIENTRY
DreamV3DdiRecommendFunctionalVidPn(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_RECOMMENDFUNCTIONALVIDPN *pRecommendFunctionalVidPn
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pRecommendFunctionalVidPn == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: RecommendFunctionalVidPn n++ DCN 2.1\n"));

    /*
     * Recommend a functional VidPN by:
     * 1. Creating source modes (what GPU can produce)
     * 2. Creating target modes (what display can show)
     * 3. Creating paths (mapping source ? target)
     * 4. Setting primary surface format
     */

    /* Log recommended modes */
    DreamV3LogDisplayMode(DevExt, 1920, 1080, 60);
    DreamV3LogDisplayMode(DevExt, 1280, 720, 60);
    
    /* In real driver, would use DXGKRNL callbacks to build mode set */
    
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiEnumVidPnCofuncModality(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_ENUMVIDPNCOFUNCMODALITY *pEnumCofuncModality
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pEnumCofuncModality == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: EnumVidPnCofuncModality\n"));

    /*
     * Enumerate cofunctional modality:
     * - When VidPN topology changes
     * - When mode set needs updating
     * - Recommend new modes if needed
     */
    
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiCommitVidPn(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_COMMITVIDPN *pCommitVidPn
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pCommitVidPn == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: CommitVidPn n++ Activating display config\n"));

    /*
     * Commit VidPN makes the recommended configuration active:
     * 1. Program display engine (DCN 2.1)
     * 2. Set framebuffer addresses
     * 3. Configure OTG (Output Timing Generator)
     * 4. Enable display pipes
     */
    
    /* Update current mode from committed VidPN */
    DevExt->CurrentMode.Width = 1920;
    DevExt->CurrentMode.Height = 1080;
    DevExt->CurrentMode.RefreshRate = 60;
    DevExt->CurrentMode.BitsPerPixel = 32;
    DevExt->CurrentMode.Format = D3DDDIFMT_A8R8G8B8;
    
    /* Re-init display with new mode */
    DreamV3HwInitDisplay(DevExt);

    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiSetVidPnSourceAddress(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_SETVIDPNSOURCEADDRESS *pSetVidPnSourceAddress
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    PHYSICAL_ADDRESS SurfAddress;
    ULONG SurfaceOffset;
    ULONG SurfaceOffsetHigh;

    if (DevExt == NULL || pSetVidPnSourceAddress == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: SetVidPnSourceAddress n++ Source %u\n",
               pSetVidPnSourceAddress->VidPnSourceId));

    /* Get framebuffer physical address from primary surface */
    SurfAddress = pSetVidPnSourceAddress->PrimaryAddress;

    if (SurfAddress.QuadPart == 0) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: SetVidPnSourceAddress n++ NULL address (expected for stub)\n"));
        return STATUS_SUCCESS;
    }

    /* Program HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS (DCN 2.1) */
    if (!DreamV3DisplayWritesEnabled()) {
        /* Live-scanout HUBPREQ writes are DISABLED by default Gï¿½ï¿½ see
         * DreamV3DisplayWritesEnabled (writing 0xEB28+ hangs the GPU). */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
            "AMDBC250-DREAM-V4.3: SetVidPnSourceAddress HUBPREQ write SKIPPED (DisplayWritesEnabled=0)\n"));
        return STATUS_SUCCESS;
    }

    SurfaceOffset = (ULONG)(SurfAddress.QuadPart & 0xFFFFFFFF);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS, SurfaceOffset);
    
    SurfaceOffsetHigh = (ULONG)((SurfAddress.QuadPart >> 32) & 0xFFFFFFFF);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH, SurfaceOffsetHigh);

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: Surface at PA: 0x%llX\n", SurfAddress.QuadPart));

    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiSetVidPnSourceVisibility(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_SETVIDPNSOURCEVISIBILITY *pSetVidPnSourceVisibility
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pSetVidPnSourceVisibility == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: SetVidPnSourceVisibility n++ Source %u, Visible=%d\n",
               pSetVidPnSourceVisibility->VidPnSourceId,
               pSetVidPnSourceVisibility->Visible));

    /* Show/hide display output */
    /* OTG0 registers live at 0xD300 + mm*4 (e.g. 0x14004), NOT 0x6000.
     * DDI display path is stubbed on Win11 26100 (WDM fallback). */
    if (DevExt->MmioVirtualBase != NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: SetVidPnSourceVisibility Gï¿½ï¿½ OTG stub (DDI display disabled)\n"));
    }

    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiUpdateActiveVidPnPresentPath(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_UPDATEACTIVEVIDPNPRESENTPATH *pUpdateActiveVidPnPresentPath
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pUpdateActiveVidPnPresentPath == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: UpdateActiveVidPnPresentPath\n"));

    /* Update present path (rotation, scaling, etc.) */
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiRecommendMonitorModes(
    _In_ CONST HANDLE hAdapter,
    _In_ CONST DXGKARG_RECOMMENDMONITORMODES *pRecommendMonitorModes
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pRecommendMonitorModes == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: RecommendMonitorModes\n"));

    /*
     * Recommend monitor modes from EDID:
     * - Parse EDID (Extended Display Identification Data)
     * - Extract supported resolutions/refresh rates
     * - Build mode list
     */
    
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiGetScanLine(
    _In_ CONST HANDLE hAdapter,
    _Inout_ DXGKARG_GETSCANLINE *pGetScanLine
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    
    if (DevExt == NULL || pGetScanLine == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    /* Read current scanline from OTG status */
    /* Real OTG0_OTG_STATUS_POSITION = 0xD300 + 0x1B4A*4 = 0x14028 (verified live OTG). */
    pGetScanLine->ScanLine = 0;
    
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiControlInterrupt(
    _In_ CONST HANDLE               hAdapter,
    _In_ CONST DXGK_INTERRUPT_TYPE  InterruptType,
    _In_ BOOLEAN                    EnableInterrupt
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    UNREFERENCED_PARAMETER(InterruptType);
    UNREFERENCED_PARAMETER(EnableInterrupt);
    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiQueryChildRelations(
    _In_ PVOID MiniportDeviceContext,
    _Inout_ PDXGK_CHILD_DESCRIPTOR ChildRelations,
    _In_ ULONG ChildRelationsSize
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;
    ULONG i;
    ULONG NumChildren;

    UNREFERENCED_PARAMETER(ChildRelationsSize);

    if (DevExt == NULL || ChildRelations == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    /* Report our display outputs:
       BC-250 has DCN 2.1 with up to 4 display pipes.
       We report 1 child (the primary display output). */
    NumChildren = 1;
    if (ChildRelationsSize / sizeof(DXGK_CHILD_DESCRIPTOR) < NumChildren) {
        NumChildren = ChildRelationsSize / sizeof(DXGK_CHILD_DESCRIPTOR);
    }

    for (i = 0; i < NumChildren; i++) {
        RtlZeroMemory(&ChildRelations[i], sizeof(DXGK_CHILD_DESCRIPTOR));
        ChildRelations[i].ChildUid = i;
        ChildRelations[i].ChildDeviceType = TypeVideoOutput;
        ChildRelations[i].ChildCapabilities.HpdAwareness = HpdAwarenessAlwaysConnected;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
        "AMDBC250-DREAM-V4.3: QueryChildRelations - %u children reported\n", NumChildren));

    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiQueryChildStatus(
    _In_ PVOID MiniportDeviceContext,
    _Inout_ PDXGK_CHILD_STATUS ChildStatus,
    _In_ BOOLEAN NonDestructiveOnly
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)MiniportDeviceContext;

    UNREFERENCED_PARAMETER(NonDestructiveOnly);

    if (DevExt == NULL || ChildStatus == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    /* Hotplug detection: report display connected */
    if (ChildStatus->Type == StatusConnection) {
        /* Assume display is connected for all pipes */
        ChildStatus->HotPlug.Connected = TRUE;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
            "AMDBC250-DREAM-V4.3: Child %u connected\n", ChildStatus->ChildUid));
    } else if (ChildStatus->Type == StatusRotation) {
        ChildStatus->Rotation.Angle = 0; /* No rotation */
    }

    return STATUS_SUCCESS;
}

NTSTATUS
APIENTRY
DreamV3DdiQueryDeviceDescriptor(
    _In_ PVOID MiniportDeviceContext,
    _In_ ULONG ChildUid,
    _Inout_ PDXGK_DEVICE_DESCRIPTOR DeviceDescriptor
    )
{
    UNREFERENCED_PARAMETER(MiniportDeviceContext);
    UNREFERENCED_PARAMETER(ChildUid);
    UNREFERENCED_PARAMETER(DeviceDescriptor);
    return STATUS_NOT_SUPPORTED;
}

NTSTATUS
APIENTRY
DreamV3DdiQueryInterface(
    _In_ PVOID MiniportDeviceContext,
    _In_ PQUERY_INTERFACE QueryInterface
    )
{
    UNREFERENCED_PARAMETER(MiniportDeviceContext);
    UNREFERENCED_PARAMETER(QueryInterface);
    return STATUS_NOT_SUPPORTED;
}

/*===========================================================================
  DreamV3DdiEscape n++ UMD?KMD communication via WDDM Escape
  
  This is the WDDM-correct path for user-mode to kernel-mode communication.
  Replaces the MajorFunction[IRP_MJ_DEVICE_CONTROL] that caused bugcheck 0x3B.
  
  UMD calls D3DKMTEscape() which routes through dxgkrnl to this callback.
  We use D3DKMT_ESCAPE_DRIVERPRIVATE with custom command IDs.
  
  Command IDs (in pPrivateDriverData->CommandId):
    0x01 = GET_CAPS        n++ return GPU capabilities
    0x02 = GET_VRAM_INFO   n++ return VRAM layout
    0x03 = READ_MMIO       n++ read GPU register (safe reads only)
    0x04 = GET_BIOS_INFO   n++ return BIOS/firmware info
    0x05 = GET_FW_VERSION  n++ return firmware version strings
===========================================================================*/

/* ===========================================================================
   Mandatory DDI stub implementations
   =========================================================================== */

NTSTATUS APIENTRY DreamV3DdiDispatchIoRequest(PVOID MiniportDeviceContext, ULONG VidPnSourceId, PVIDEO_REQUEST_PACKET RequestPacket) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(VidPnSourceId);
    if (RequestPacket) RequestPacket->StatusBlock->Status = STATUS_NOT_IMPLEMENTED;
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiControlEtwLogging(PVOID MiniportDeviceContext, UINT Enable, UINT VerboseLevel, PVOID Reserved) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Enable);
    UNREFERENCED_PARAMETER(VerboseLevel); UNREFERENCED_PARAMETER(Reserved);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiDescribeAllocation(PVOID MiniportDeviceContext, PVOID DescribeAllocation) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(DescribeAllocation);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiGetStandardAllocationDriverData(PVOID MiniportDeviceContext, PVOID Data) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Data);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiAcquireSwizzlingRange(PVOID MiniportDeviceContext, PVOID Range) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Range);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiReleaseSwizzlingRange(PVOID MiniportDeviceContext, PVOID Range) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Range);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiPatch(PVOID MiniportDeviceContext, PVOID Patch) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Patch);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiSetPalette(PVOID MiniportDeviceContext, PVOID Palette) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Palette);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiSetPointerPosition(PVOID MiniportDeviceContext, PVOID Position) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Position);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiSetPointerShape(PVOID MiniportDeviceContext, PVOID Shape) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Shape);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiResetFromTimeout(PVOID MiniportDeviceContext, PVOID Reset) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Reset);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiRestartFromTimeout(PVOID MiniportDeviceContext) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiCollectDbgInfo(PVOID MiniportDeviceContext, PVOID DbgInfo) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(DbgInfo);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiIsSupportedVidPn(PVOID MiniportDeviceContext, PVOID IsSupported) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(IsSupported);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiRecommendVidPnTopology(PVOID MiniportDeviceContext, PVOID Recommend) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Recommend);
    return STATUS_NOT_IMPLEMENTED;
}

NTSTATUS APIENTRY DreamV3DdiStopCapture(PVOID MiniportDeviceContext, PVOID Stop) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(Stop);
    return STATUS_SUCCESS;
}

NTSTATUS APIENTRY DreamV3DdiCreateOverlay(PVOID MiniportDeviceContext, PVOID CreateOverlay, PVOID OverlayHandle) {
    UNREFERENCED_PARAMETER(MiniportDeviceContext); UNREFERENCED_PARAMETER(CreateOverlay); UNREFERENCED_PARAMETER(OverlayHandle);
    return STATUS_NOT_IMPLEMENTED;
}

typedef struct _DREAM_ESCAPE_HEADER {
    ULONG CommandId;
    NTSTATUS Status;
    ULONG OutputSize;
} DREAM_ESCAPE_HEADER, *PDREAM_ESCAPE_HEADER;

NTSTATUS
APIENTRY
DreamV3DdiEscape(
    _In_ HANDLE                     hAdapter,
    _In_ CONST DXGKARG_ESCAPE*      pEscape
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;

    if (pEscape == NULL || pEscape->pPrivateDriverData == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER)) {
        return STATUS_BUFFER_TOO_SMALL;
    }

    PDREAM_ESCAPE_HEADER Header = (PDREAM_ESCAPE_HEADER)pEscape->pPrivateDriverData;

    switch (Header->CommandId) {
    case 0x01: /* GET_CAPS */
    {
        if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER) + sizeof(ULONG) * 8) {
            Header->Status = STATUS_BUFFER_TOO_SMALL;
            Header->OutputSize = 0;
            return STATUS_SUCCESS;
        }
        PULONG Caps = (PULONG)(Header + 1);
        Caps[0] = 0x1002; /* VendorId */
        Caps[1] = 0x13FE; /* DeviceId */
        Caps[2] = 24; /* NumComputeUnits */
        Caps[3] = 1536; /* NumShaders */
        Caps[4] = 4; /* NumDisplayPipes */
        Caps[5] = 64; /* GPU clock MHz (base) */
        Caps[6] = 600; /* GPU clock MHz (boost) */
        Caps[7] = 0; /* Reserved */
        Header->Status = STATUS_SUCCESS;
        Header->OutputSize = sizeof(ULONG) * 8;
        return STATUS_SUCCESS;
    }

    case 0x02: /* GET_VRAM_INFO */
    {
        if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER) + sizeof(ULONG) * 4) {
            Header->Status = STATUS_BUFFER_TOO_SMALL;
            Header->OutputSize = 0;
            return STATUS_SUCCESS;
        }
        PULONG Info = (PULONG)(Header + 1);
        Info[0] = (ULONG)(DevExt->TotalVramBytes >> 20); /* Total VRAM in MB */
        Info[1] = (ULONG)(DevExt->VisibleVramBytes >> 20); /* Visible VRAM in MB */
        Info[2] = 0xC0000000; /* VRAM physical base (low 32 bits) */
        Info[3] = 0; /* VRAM physical base (high 32 bits) */
        Header->Status = STATUS_SUCCESS;
        Header->OutputSize = sizeof(ULONG) * 4;
        return STATUS_SUCCESS;
    }

    case 0x03: /* READ_MMIO */
    {
        /* Read a GPU register n++ safe reads only (BAR5 writes cause hard freeze) */
        if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER) + sizeof(ULONG) * 2) {
            Header->Status = STATUS_BUFFER_TOO_SMALL;
            Header->OutputSize = 0;
            return STATUS_SUCCESS;
        }
        PULONG Params = (PULONG)(Header + 1);
        ULONG Offset = Params[0]; /* Register offset */
        /* Only allow safe read offsets (BAR5) */
        if (Offset >= 0x100000 && Offset < 0x140000) {
            Params[1] = 0xDEAD0000; /* Refuse unsafe range */
        } else if (Offset < 0x100000) {
            /* Safe to read n++ but we need physical mapping.
               For now return placeholder. */
            Params[1] = 0x00000000;
        } else {
            Params[1] = 0x00000000;
        }
        Header->Status = STATUS_SUCCESS;
        Header->OutputSize = sizeof(ULONG) * 2;
        return STATUS_SUCCESS;
    }

    case 0x04: /* GET_BIOS_INFO */
    {
        if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER) + sizeof(ULONG) * 4) {
            Header->Status = STATUS_BUFFER_TOO_SMALL;
            Header->OutputSize = 0;
            return STATUS_SUCCESS;
        }
        PULONG Bios = (PULONG)(Header + 1);
        Bios[0] = 1; /* BIOS version (stub) */
        Bios[1] = 0; /* UMD version major */
        Bios[2] = 43; /* UMD version minor */
        Bios[3] = 0; /* Reserved */
        Header->Status = STATUS_SUCCESS;
        Header->OutputSize = sizeof(ULONG) * 4;
        return STATUS_SUCCESS;
    }

    case 0x05: /* GET_FW_VERSION */
    {
        /* Return firmware version strings as ASCII in remaining buffer */
        const char *fwVer = "BC250-FW-V43-PS5";
        SIZE_T len = strlen(fwVer) + 1;
        if (pEscape->PrivateDriverDataSize < sizeof(DREAM_ESCAPE_HEADER) + len) {
            Header->Status = STATUS_BUFFER_TOO_SMALL;
            Header->OutputSize = 0;
            return STATUS_SUCCESS;
        }
        RtlCopyMemory(Header + 1, fwVer, len);
        Header->Status = STATUS_SUCCESS;
        Header->OutputSize = (ULONG)len;
        return STATUS_SUCCESS;
    }

    default:
        Header->Status = STATUS_INVALID_PARAMETER;
        Header->OutputSize = 0;
        return STATUS_SUCCESS;
    }
}

/*===========================================================================
  Stub Functions - Not yet implemented but required for linking
===========================================================================*/

#if 0
NTSTATUS
APIENTRY
DreamV3DdiBuildPagingBuffer(
    _In_ CONST HANDLE hAdapter,
    _Inout_ DXGKARG_BUILDPAGINGBUFFER *pBuildPagingBuffer
    )
{
    PDREAM_V3_DEVICE_EXTENSION DevExt = (PDREAM_V3_DEVICE_EXTENSION)hAdapter;
    PULONG DmaBuffer;
    ULONG DmaOffset = 0;

    if (DevExt == NULL || pBuildPagingBuffer == NULL || pBuildPagingBuffer->pDmaBuffer == NULL) {
        return STATUS_INVALID_PARAMETER;
    }

    DmaBuffer = (PULONG)pBuildPagingBuffer->pDmaBuffer;

    /* CRITICAL: This function programs GPU page tables for GPU virtual memory.
     * 
     * DXGKRNL calls this to:
     * - Map/unmap GPU virtual addresses
     * - Update GPU page tables  
     * - Flush GPU TLB
     * - Transfer memory (eviction/restore)
     * - Fill memory regions
     * 
     * For RDNA2/GFX1013, we build PM4/SDMA packets in the DMA buffer.
     */

    switch (pBuildPagingBuffer->Operation) {
    case DXGK_OPERATION_TRANSFER:
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: Transfer: %llu bytes\n",
                   pBuildPagingBuffer->Transfer.TransferSize));
        break;

    case DXGK_OPERATION_FILL:
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: Fill: %llu bytes\n",
                   pBuildPagingBuffer->Fill.FillSize));
        break;

    case 3:  /* SET_PAGE_TABLE_ENTRY */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: Set PTE - VA: 0x%llX -> PA: 0x%llX\n",
                   pBuildPagingBuffer->SetPageTableEntry.VirtualAddress,
                   pBuildPagingBuffer->SetPageTableEntry.PagePhysicalAddress.QuadPart));
        break;

    case 4:  /* FLUSH_TLB */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                   "AMDBC250-DREAM-V4.3: Flush TLB\n"));
        break;

    default:
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: Unknown paging operation %d\n",
                   pBuildPagingBuffer->Operation));
        break;
    }

    return STATUS_SUCCESS;
}
#endif

/* Forward declarations for power management (in power.c) */
NTSTATUS DreamV3DdiSetPowerState(_In_ PVOID, _In_ ULONG, _In_ DEVICE_POWER_STATE, _In_ POWER_ACTION);
NTSTATUS DreamV3DdiNotifyAcpiEvent(_In_ PVOID, _In_ DXGK_EVENT_TYPE, _In_ ULONG, _In_ PVOID, _Out_ PULONG);
NTSTATUS DreamV3CheckThermalThrottle(_In_ PDREAM_V3_DEVICE_EXTENSION DevExt);

/*===========================================================================
  Memory Management Stub Functions
===========================================================================*/

#if 0
NTSTATUS
DreamV3GartInitialize(_In_ PDREAM_V3_DEVICE_EXTENSION DevExt)
{
    /* GART (Graphics Aperture Remapping Table) stub */
    if (DevExt == NULL) return STATUS_INVALID_PARAMETER;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: GART initialized (stub)\n"));

    return STATUS_SUCCESS;
}

NTSTATUS
DreamV3VmInitialize(_In_ PDREAM_V3_DEVICE_EXTENSION DevExt)
{
    /* GPU Virtual Memory stub */
    if (DevExt == NULL) return STATUS_INVALID_PARAMETER;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
               "AMDBC250-DREAM-V4.3: GPUVM initialized (stub)\n"));

    return STATUS_SUCCESS;
}
#endif

/*===========================================================================
  IOCTL Dispatch n++ UMD ? KMD Communication
  
  The UMD opens \\.\AMDBC250DreamV43 and sends IOCTLs.
  This device is created by DreamV3DdiAddDevice via IoCreateDevice.
===========================================================================*/

NTSTATUS
DreamV3CreateClose(
    _In_ PDEVICE_OBJECT DeviceObject,
    _Inout_ PIRP Irp
    )
{
    UNREFERENCED_PARAMETER(DeviceObject);
    Irp->IoStatus.Status = STATUS_SUCCESS;
    Irp->IoStatus.Information = 0;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
    return STATUS_SUCCESS;
}

/* --- Decode the 32-byte raw CMOS block (0x90..0xAF) into the IOCTL struct. --- */
static VOID
DreamV3CmosDecode(
    _Inout_ PAMDBC250_IOCTL_CMOS_ACCESS cm,
    _In_ const UCHAR Raw[0x20]
    )
{
    UINT32 sig = (UINT32)Raw[0] | ((UINT32)Raw[1] << 8) |
                 ((UINT32)Raw[2] << 16) | ((UINT32)Raw[3] << 24);
    UINT16 cksStored = (UINT16)(Raw[4] | (Raw[5] << 8));
    UINT16 cksCalc = 0;
    for (ULONG i = 0x06; i <= 0x1B; i++) cksCalc = (UINT16)(cksCalc + Raw[i]);

    cm->Signature = sig;
    cm->ChecksumStored = cksStored;
    cm->ChecksumCalc = cksCalc;
    RtlCopyMemory(cm->Raw, Raw, 0x20);

    cm->ClockSpeed = (UINT16)(Raw[0x06] | (Raw[0x07] << 8));
    cm->tCL    = Raw[0x08];
    cm->tRAS   = Raw[0x09];
    cm->tRCDRD = Raw[0x0A];
    cm->tRCDWR = Raw[0x0B];
    cm->tRCAb  = Raw[0x0C];
    cm->tRCPb  = Raw[0x0D];
    cm->tRPAb  = Raw[0x0E];
    cm->tRPPb  = Raw[0x0F];
    cm->tRRDS  = Raw[0x10];
    cm->tRRDL  = Raw[0x11];
    cm->tRTP   = Raw[0x12];
    cm->tFAW   = Raw[0x13];
    cm->tREF   = (UINT16)(Raw[0x14] | (Raw[0x15] << 8));
    cm->RFCPb  = (UINT16)(Raw[0x16] | (Raw[0x17] << 8));
    cm->tRFC   = (UINT16)(Raw[0x18] | (Raw[0x19] << 8));
    cm->UmaSizeMb = (UINT16)(Raw[0x1A] | (Raw[0x1B] << 8));
}

/* ============================================================================
 * SMU secure-access unlock helpers.
 *
 * The chain is a port of bc250-smu-unlock (BIOS 3 only, so PMFW 88.6.0
 * offsets apply to this board unchanged). Every routine below operates purely
 * on SMU-LOCAL SRAM plus a 4KB host DMA page; nothing here touches flash,
 * CMOS, the SPI flash or any host-visible register window.
 *
 * STAGING IS DELIBERATE. No helper runs a partial chain: the caller drives
 * one stage per IOCTL and verifies it, so an unexpected result can be
 * abandoned at a stage boundary. A normal reboot restores the SMU regardless,
 * because every byte this code writes lives in volatile SMU SRAM.
 * ============================================================================
 */

/* Allocate the 4KB staging page the transfer engine moves data through.
   MmNonCached matches every other device-visible allocation in this driver
   (firmware staging, KIQ ring, GART, page tables) and is the correct type for
   memory an external DMA engine both reads and writes: no cache maintenance is
   needed and there is no window where the CPU and the SMU disagree about the
   contents. A cached page would require an explicit flush on every transfer in
   both directions, and getting the flush direction or ordering wrong silently
   returns stale bytes rather than failing. */
static
NTSTATUS
SmuUnlockEnsurePage(
    _Inout_ PDREAM_V3_DEVICE_EXTENSION DevExt
    )
{
    PHYSICAL_ADDRESS low, high, skip;
    SIZE_T size = 0x1000;

    if (DevExt->SmuUnlockVa) return STATUS_SUCCESS;

    low.QuadPart = 0;
    /* Pin the allocation below 4GiB. The Q2 mailbox transmits the page address
       as a 32-bit value, so a page above 4GiB could never be named and the
       whitelist could not distinguish it from the driver's own page. */
    high.QuadPart = 0xFFFFFFFFULL;
    skip.QuadPart = 0;

    DevExt->SmuUnlockVa = MmAllocateContiguousMemorySpecifyCache(
        size, low, high, skip, MmNonCached);
    if (!DevExt->SmuUnlockVa) {
        return STATUS_INSUFFICIENT_RESOURCES;
    }
    RtlZeroMemory(DevExt->SmuUnlockVa, size);
    DevExt->SmuUnlockPa = MmGetPhysicalAddress(DevExt->SmuUnlockVa);
    return STATUS_SUCCESS;
}

/* DMA `Words` dwords between SMU SRAM and the staged DMA page.
   PagePa = page physical address, PageVa = page virtual address (kernel VA).
   Dir: ToSram = TRUE  -> page -> SMU (write)
               FALSE -> SMU -> page (read) */
static
NTSTATUS
SmuUnlockDma(
    _In_ PVOID Mmio,
    _In_ PHYSICAL_ADDRESS PagePa,
    _Inout_opt_ PVOID PageVa,
    _In_ ULONG SramOffset,
    _In_ ULONG Words,
    _In_ BOOLEAN ToSram,
    _Out_ PULONG OutStatus
    )
{
    NTSTATUS s;
    ULONG args[AMDBC250_SMU_MAX_ARGS];
    ULONG resp = 0, st = 0;

    /* One request, and the whole range must sit inside the SRAM window -
     * checking only the start offset lets the final word fall past the end. */
    if (Words == 0 || Words > 18) return STATUS_INVALID_PARAMETER;
    if ((SramOffset & 3u) != 0) return STATUS_INVALID_PARAMETER;
    if ((ULONG64)SramOffset + (ULONG64)Words * 4ull > (ULONG64)AMDBC250_SMU_SRAM_LIMIT) {
        return STATUS_INVALID_PARAMETER;
    }
    if (!ToSram && !PageVa) return STATUS_INVALID_PARAMETER;
    if (PagePa.QuadPart == 0 || (PagePa.QuadPart & 0xFFFull) != 0) {
        return STATUS_INVALID_PARAMETER;
    }

    /*
     * Q2 0x0A operand layout, per the reference implementation
     * (bc250_smu/api_q2.py transfer_engine_*):
     *
     *   sram_load : [0x1F, 0, src,   words]
     *   smu2dram  : [0x14, 0, dram_lo, words, 0, 0]
     *   dram2smu  : [0x23, 0, dram_lo, words, 0, key]
     *
     * i.e. arg1 is the address high word (always 0 for us), arg2 carries the
     * SRAM offset or the low 32 bits of the page address, and arg3 is the
     * dword count. The 64-bit address is passed as high+low, not as one
     * 64-bit word.
     */
    RtlZeroMemory(args, sizeof(args));

    /* sub 0x1F: CPU copy SRAM[off .. off+Words) into the staging entry. */
    args[0] = AMDBC250_SMU_Q2_SUB_SRAM_LOAD;
    args[1] = 0;
    args[2] = SramOffset;
    args[3] = Words;
    s = Amdbc250PspSmuQ2Msg(Mmio, AMDBC250_SMU_Q2_XFER, args, &resp, &st);
    if (!NT_SUCCESS(s)) { if (OutStatus) *OutStatus = st; return s; }

    /* sub 0x14: staging entry -> DRAM[page].  sub 0x23: DRAM[page] -> entry. */
    RtlZeroMemory(args, sizeof(args));
    args[0] = ToSram ? AMDBC250_SMU_Q2_SUB_DRAM2SMU
                     : AMDBC250_SMU_Q2_SUB_SMU2DRAM;
    args[1] = (ULONG)(PagePa.QuadPart >> 32);      /* high word, 0 today */
    args[2] = (ULONG)(PagePa.QuadPart & 0xFFFFFFFFu); /* low word */
    args[3] = Words;
    s = Amdbc250PspSmuQ2Msg(Mmio, AMDBC250_SMU_Q2_XFER, args, &resp, &st);
    if (OutStatus) *OutStatus = st;

    /* No cache maintenance: the page is non-cached, so the SMU's DMA and the
       CPU see the same bytes with no flush to get wrong in either direction. */
    return s;
}

/* Read `Words` dwords from SMU-local SRAM into PageVa. */
static
NTSTATUS
SmuUnlockSramRead(
    _In_ PVOID Mmio,
    _In_ PHYSICAL_ADDRESS PagePa,
    _Inout_ PVOID PageVa,
    _In_ ULONG SramOffset,
    _In_ ULONG Words,
    _Out_ PULONG OutStatus
    )
{
    return SmuUnlockDma(Mmio, PagePa, PageVa, SramOffset, Words, FALSE, OutStatus);
}


/* NOTE ON WHERE THE EXPLOIT CHAIN LIVES
 *
 * The multi-stage hijack (ring overflow -> fake transfer table -> clear the
 * secure-access gate byte) is deliberately NOT implemented in this driver.
 *
 * It is a memory-corruption chain whose success depends on reproducing the SMU
 * ring's internal counter layout and subqueue command-type encoding exactly.
 * A transcription error there does not fail cleanly - it corrupts SMU ring
 * state, which is the "SMU wedged, needs an AC power cycle" outcome this work
 * is trying to reach safely. Getting that wrong from memory is a worse risk
 * than not shipping the sequence at all.
 *
 * Instead the kernel exposes two narrow things and nothing more:
 *   - IOCTL_AMDBC250_SMU_MSG_ARGS: a whitelisted 6-argument Q2/Q3 passthrough.
 *     Q2 0x23 passes all four ring-entry words through verbatim and Q2 0x0A
 *     passes the transfer-engine operands through, with per-sub-op validation.
 *   - IOCTL_AMDBC250_SMU_UNLOCK_STEP: the two read-only stages, PROBE and
 *     VERIFY, which are safe to run at any time.
 *
 * The sequencing lives in the user-mode tool (smu-unlock-staged) as one
 * runnable step per subcommand, transcribed stage by stage from the reference
 * implementation so it can be reviewed line by line and abandoned between
 * steps. Keeping the destructive part out of the kernel also keeps this
 * driver's attack surface small, which matters because the control device
 * object is created without a DACL.
 */


NTSTATUS
DreamV3DeviceControl(
    _In_ PDEVICE_OBJECT DeviceObject,
    _Inout_ PIRP Irp
    )
{
    /* Deny before registry markers, context lookup or buffer processing. */
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) {
        Irp->IoStatus.Status = STATUS_NOT_SUPPORTED;
        Irp->IoStatus.Information = 0;
        IoCompleteRequest(Irp, IO_NO_INCREMENT);
        return STATUS_NOT_SUPPORTED;
    }
    /* CRITICAL: Only handle IRPs for our control device.
       This handler is set on g_DriverObject->MajorFunction which covers ALL
       device objects from this driver n++ including the dxgkrnl WDDM adapter.
       dxgkrnl sends its own IRPs (DxgkIrp) to the adapter device object.
       We must NOT try to parse those as DeviceIoControl n++ it causes bugcheck 0x3B. */
    if (DeviceObject != g_ControlDevice) {
        /* Not our control device n++ pass through to next handler */
        Irp->IoStatus.Status = STATUS_NOT_SUPPORTED;
        IoCompleteRequest(Irp, IO_NO_INCREMENT);
        return STATUS_NOT_SUPPORTED;
    }
    /* MARKER: Write once to confirm IOCTL dispatch is called */
    {
        static BOOLEAN once = FALSE;
        if (!once) {
            once = TRUE;
            UNICODE_STRING devPath;
            OBJECT_ATTRIBUTES objAttr;
            RtlInitUnicodeString(&devPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
            InitializeObjectAttributes(&objAttr, &devPath, OBJ_CASE_INSENSITIVE, NULL, NULL);
            HANDLE hKey = NULL;
            if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
                UNICODE_STRING valName;
                ULONG val = 1;
                RtlInitUnicodeString(&valName, L"IoctlDispatchCalled");
                ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
                ZwClose(hKey);
            }
        }
    }

    PIO_STACK_LOCATION irpSp = IoGetCurrentIrpStackLocation(Irp);
    NTSTATUS status = STATUS_SUCCESS;
    ULONG bytesReturned = 0;
    /* WARNING: METHOD_BUFFERED Gï¿½ï¿½ inputBuffer == outputBuffer (same SystemBuffer).
     * Read ALL input fields BEFORE writing to output. Do NOT RtlZeroMemory before reading. */
    PVOID inputBuffer = Irp->AssociatedIrp.SystemBuffer;
    PVOID outputBuffer = Irp->AssociatedIrp.SystemBuffer;
    ULONG inputLen = irpSp->Parameters.DeviceIoControl.InputBufferLength;
    ULONG outputLen = irpSp->Parameters.DeviceIoControl.OutputBufferLength;
    ULONG ioctlCode = irpSp->Parameters.DeviceIoControl.IoControlCode;

    /* METHOD_BUFFERED: SystemBuffer is NULL when both InputBufferLength and
     * OutputBufferLength are 0. Writing through a NULL outputBuffer = BSOD. */
    if (outputBuffer == NULL && outputLen != 0) {
        status = STATUS_INVALID_USER_BUFFER;
        goto Cleanup;
    }
    if (inputBuffer == NULL && inputLen != 0) {
        status = STATUS_INVALID_USER_BUFFER;
        goto Cleanup;
    }

    /* IMMEDIATE MARKER n++ write before anything else */
    {
        static BOOLEAN once = FALSE;
        if (!once) {
            once = TRUE;
            UNICODE_STRING devPath;
            OBJECT_ATTRIBUTES objAttr;
            RtlInitUnicodeString(&devPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
            InitializeObjectAttributes(&objAttr, &devPath, OBJ_CASE_INSENSITIVE, NULL, NULL);
            HANDLE hKey = NULL;
            if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
                UNICODE_STRING valName;
                ULONG val = ioctlCode;
                RtlInitUnicodeString(&valName, L"FirstIoctlCode");
                ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
                ZwClose(hKey);
            }
        }
    }

    /* Use PCI device extension (not control device extension which is empty) */
    PDREAM_V3_DEVICE_EXTENSION DevExt = g_PciDevExt;

    /* Log first IOCTL call details */
    {
        static BOOLEAN logged = FALSE;
        if (!logged) {
            logged = TRUE;
            UNICODE_STRING devPath;
            OBJECT_ATTRIBUTES objAttr;
            RtlInitUnicodeString(&devPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
            InitializeObjectAttributes(&objAttr, &devPath, OBJ_CASE_INSENSITIVE, NULL, NULL);
            HANDLE hKey = NULL;
            if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
                UNICODE_STRING valName;
                RtlInitUnicodeString(&valName, L"IoctlDevExtPtr");
                ULONG val = (ULONG)(UINT_PTR)DevExt;
                ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
                RtlInitUnicodeString(&valName, L"IoctlCode");
                val = ioctlCode;
                ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
                ZwClose(hKey);
            }
        }
    }

    if (DevExt == NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
            "DEVEXT_NULL: DevExt is NULL\n"));
        status = STATUS_DEVICE_NOT_READY;
        goto Cleanup;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
        "IOCTL_CODE=%08X HW_INIT=%d\n", ioctlCode, DevExt->HardwareInitialized));

    /* If hardware not initialized, return safe dummy data */
    if (!DevExt->HardwareInitialized) {
        switch (ioctlCode) {
        case 0x80000800: /* GET_CAPS (legacy 0x200-based) */
        case IOCTL_AMDBC250_GET_CAPS: /* GET_CAPS (header macro 0x9C0) */
            if (outputLen >= sizeof(ULONG) * 7) {
                PULONG d = (PULONG)outputBuffer;
                d[0] = 430;                                  /* Version */
                d[1] = 0x05;                                 /* Caps flags */
                d[2] = AMDBC250_BOOST_CLOCK_MHZ;             /* Max clock MHz */
                d[3] = AMDBC250_MEMORY_CLOCK_MHZ;            /* Memory clock MHz */
                d[4] = AMDBC250_MAX_COMPUTE_UNITS;            /* CUs */
                d[5] = AMDBC250_STREAM_PROCESSORS;            /* SPs */
                d[6] = AMDBC250_RT_ACCELERATORS;              /* RT accelerators */
                bytesReturned = sizeof(ULONG) * 7;
            }
            status = STATUS_SUCCESS;
            goto Cleanup;
        case 0x80000804: /* GET_VRAM_INFO (legacy 0x200-based literal) */
        case IOCTL_AMDBC250_GET_VRAM_INFO: /* GET_VRAM_INFO (header macro) */
            if (outputLen >= sizeof(ULONG64) * 3 + sizeof(ULONG)) {
                PULONG64 d64 = (PULONG64)outputBuffer;
                d64[0] = 16ULL * 1024 * 1024 * 1024;        /* Total bytes (16GB) */
                d64[1] = 4ULL * 1024 * 1024 * 1024;          /* Visible bytes (4GB) */
                d64[2] = 0;                                   /* Used bytes */
                PULONG d32 = (PULONG)(d64 + 3);
                d32[0] = 2;                                   /* Segment count */
                bytesReturned = sizeof(ULONG64) * 3 + sizeof(ULONG);
            }
            status = STATUS_SUCCESS;
            goto Cleanup;
        case 0x80000840: /* ALLOC_VIDMEM (legacy 0x200-based) */
        case IOCTL_AMDBC250_ALLOC_VIDMEM: { /* ALLOC_VIDMEM (header macro 0xA00) */
            if (inputLen >= sizeof(AMDBC250_IOCTL_ALLOC_VIDMEM) && outputLen >= sizeof(AMDBC250_IOCTL_ALLOC_VIDMEM_RESULT)) {
                PAMDBC250_IOCTL_ALLOC_VIDMEM in = (PAMDBC250_IOCTL_ALLOC_VIDMEM)inputBuffer;
                PAMDBC250_IOCTL_ALLOC_VIDMEM_RESULT out = (PAMDBC250_IOCTL_ALLOC_VIDMEM_RESULT)outputBuffer;
                SIZE_T sz = (SIZE_T)in->Size;
                if (sz == 0) sz = 4096;
                status = DreamV3AllocVidMem(sz, &out->PhysicalAddress, &out->GpuVirtualAddress);
                if (NT_SUCCESS(status)) {
                    out->Handle = out->GpuVirtualAddress;
                    bytesReturned = sizeof(*out);
                }
            } else if (inputLen >= sizeof(ULONG) * 3 && outputLen >= sizeof(ULONG64) * 2) {
                PULONG InData = (PULONG)inputBuffer;
                PULONG64 OutData = (PULONG64)outputBuffer;
                status = DreamV3AllocVidMem((SIZE_T)InData[0], &OutData[0], &OutData[1]);
                if (NT_SUCCESS(status)) {
                    bytesReturned = sizeof(ULONG64) * 2;
                }
            } else {
                status = STATUS_BUFFER_TOO_SMALL;
            }
            goto Cleanup;
        }
    /* --- Report BAR addresses from StartDevice resource list --- */
    case 0x80000BB8: { /* IOCTL_AMDBC250_GET_RESOURCE_BARS */
        if (outputLen >= sizeof(AMDBC250_IOCTL_RESOURCE_BARS) && DevExt != NULL) {
            PAMDBC250_IOCTL_RESOURCE_BARS r = (PAMDBC250_IOCTL_RESOURCE_BARS)outputBuffer;
            RtlZeroMemory(r, sizeof(*r));
            r->DeviceStarted = DevExt->DeviceStarted ? 1 : 0;
            r->MmioMapped = (DevExt->MmioVirtualBase != NULL) ? 1 : 0;
            r->MmioSize = (UINT32)DevExt->MmioSize;
            r->MmioPhysicalBase = DevExt->MmioPhysicalBase.QuadPart;
            r->MmioVirtualBase = (UINT64)(UINT_PTR)DevExt->MmioVirtualBase;
            r->FbSize = (UINT32)DevExt->FbSize;
            r->FbPhysicalBase = DevExt->FbPhysicalBase.QuadPart;
            bytesReturned = sizeof(AMDBC250_IOCTL_RESOURCE_BARS);
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: GET_RESOURCE_BARS: started=%u mmio=%d PA=0x%llX sz=0x%X fb=0x%llX sz=0x%X\n",
                r->DeviceStarted, r->MmioMapped, r->MmioPhysicalBase, r->MmioSize,
                r->FbPhysicalBase, r->FbSize));
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        goto Cleanup;
    }

    case 0x80000BBC: { /* IOCTL_AMDBC250_FORCE_ENABLE_MMIO */
        if (inputLen >= sizeof(AMDBC250_IOCTL_FORCE_ENABLE_MMIO) && DevExt != NULL) {
            PAMDBC250_IOCTL_FORCE_ENABLE_MMIO f = (PAMDBC250_IOCTL_FORCE_ENABLE_MMIO)inputBuffer;

            ULONG bus = f->Bus;
            ULONG dev = f->Device;
            ULONG func = f->Function;

            /* Step 1: Read PCI Command register via IO ports (before) */
            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
            KeMemoryBarrier();
            f->CommandBefore = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: Command reg before=0x%08X\n", f->CommandBefore));

            /* Step 2: Try HalSetBusDataByOffset to write Command = 0x0007 (I/O+Mem+BusMaster) */
            {
                ULONG slotNumber = (dev << 0) | (func << 5);
                PCI_COMMON_CONFIG pciCfg;
                RtlZeroMemory(&pciCfg, sizeof(pciCfg));
                pciCfg.Command = 0x0007;

                ULONG bytesWritten = HalSetBusDataByOffset(
                    PCIConfiguration, bus, slotNumber,
                    &pciCfg, 0x04, sizeof(UINT16)); /* Write only offset 4 (Command) */
                f->HalSetBusResult = (bytesWritten == sizeof(UINT16)) ? 1 : 0;

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: HalSetBusData at B%u:D%u:F%u wrote %lu bytes (expected %llu)\n",
                    bus, dev, func, bytesWritten, (ULONG64)sizeof(UINT16)));
            }

            /* Step 3: Try writing via IO ports */
            {
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
                KeMemoryBarrier();
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, 0x0007); /* I/O+Mem+BusMaster */
                KeMemoryBarrier();

                /* Read back to verify */
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
                KeMemoryBarrier();
                f->CommandAfter = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                f->IoPortWriteResult = (f->CommandAfter == 0x0007 || (f->CommandAfter & 0x0007) == 0x0007) ? 1 : 0;

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: IO port write, Command after=0x%08X\n", f->CommandAfter));
            }

            /* Step 4: Map MMIO and test registers */
            PHYSICAL_ADDRESS mmioPa;
            mmioPa.QuadPart = f->MmioPhysicalBase;
            UINT32 mmioSize = f->MmioSize;

            if (mmioPa.QuadPart != 0 && mmioSize != 0) {
                PUCHAR mappedVa = (PUCHAR)MmMapIoSpace(mmioPa, mmioSize, MmNonCached);
                if (mappedVa) {
                    /* Read GPU_ID at offset 0 */
                    f->GpuIdBefore = READ_REGISTER_ULONG((PULONG)(mappedVa));
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                        "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: GPU_ID at PA=0x%llX before=0x%08X\n",
                        mmioPa.QuadPart, f->GpuIdBefore));

                    /* Write scratch value if offset provided */
                    if (f->ScratchOffset != 0 && f->ScratchOffset < mmioSize) {
                        WRITE_REGISTER_ULONG((PULONG)(mappedVa + f->ScratchOffset), f->ScratchWriteVal);
                        KeMemoryBarrier();
                        f->ScratchReadVal = READ_REGISTER_ULONG((PULONG)(mappedVa + f->ScratchOffset));
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                            "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: Scratch at +0x%X wrote 0x%08X read back 0x%08X\n",
                            f->ScratchOffset, f->ScratchWriteVal, f->ScratchReadVal));
                    } else {
                        f->ScratchReadVal = 0;
                    }

                    /* Read GPU_ID again after enabling */
                    f->GpuIdAfter = READ_REGISTER_ULONG((PULONG)(mappedVa));

                    MmUnmapIoSpace(mappedVa, mmioSize);
                } else {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: MmMapIoSpace FAILED\n"));
                }
            }

            bytesReturned = sizeof(AMDBC250_IOCTL_FORCE_ENABLE_MMIO);
            status = STATUS_SUCCESS;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: FORCE_ENABLE_MMIO: Hal=%d IO=%d Cmd=0x%04X->0x%04X GPU_ID=0x%08X->0x%08X Scratch=0x%08X\n",
                f->HalSetBusResult, f->IoPortWriteResult,
                (UINT16)f->CommandBefore, (UINT16)f->CommandAfter,
                f->GpuIdBefore, f->GpuIdAfter, f->ScratchReadVal));
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        goto Cleanup;
    }

    default:
            /* Let unhandled IOCTLs fall through to the main switch below */
            break;
        }
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
               "AMDBC250-DREAM-V4.3: IOCTL 0x%08X received\n", ioctlCode));

    switch (ioctlCode) {

    /* --- Get Caps --- */
    case 0x80000800: /* IOCTL_AMDBC250_GET_CAPS (legacy 0x200-based) */
    case IOCTL_AMDBC250_GET_CAPS: { /* header macro (0x9C0-based) */
        if (outputLen >= sizeof(ULONG) * 7) {
            PULONG Data = (PULONG)outputBuffer;
            Data[0] = AMDBC250_DREAM_V3_VERSION_MAJOR * 100 +
                      AMDBC250_DREAM_V3_VERSION_MINOR * 10 +
                      AMDBC250_DREAM_V3_VERSION_PATCH; /* Version */
            Data[1] = 0x05;  /* Caps: D3D12 + DISPLAY + RT */
            Data[2] = DevExt->GpuClockMhz;  /* MaxClockMhz */
            Data[3] = DevExt->MemoryClockMhz; /* MemoryClockMhz */
            Data[4] = AMDBC250_MAX_COMPUTE_UNITS;
            Data[5] = AMDBC250_STREAM_PROCESSORS;
            Data[6] = AMDBC250_RT_ACCELERATORS;
            bytesReturned = sizeof(ULONG) * 7;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Get VRAM Info --- */
    case 0x80000804: /* IOCTL_AMDBC250_GET_VRAM_INFO (legacy literal) */
    case IOCTL_AMDBC250_GET_VRAM_INFO: { /* header macro (0x270-based) */
        /* BC-250 unified memory (APU): all RAM is GPU-visible */
        DevExt->VisibleVramBytes = DevExt->TotalVramBytes;
        if (outputLen >= sizeof(ULONG64) * 3 + sizeof(ULONG)) {
            PULONG64 Data64 = (PULONG64)outputBuffer;
            PULONG Data32 = (PULONG)(Data64 + 3);
            Data64[0] = DevExt->TotalVramBytes;
            Data64[1] = DevExt->VisibleVramBytes;
            Data64[2] = DevExt->UsedVramBytes;
            *Data32 = 2; /* SegmentCount */
            bytesReturned = sizeof(ULONG64) * 3 + sizeof(ULONG);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Get Temp Info --- */
    case 0x80000808: /* IOCTL_AMDBC250_GET_TEMP_INFO (legacy 0x200-based) */
    case IOCTL_AMDBC250_GET_TEMP_INFO: { /* header macro (0x9C8-based) */
        if (outputLen >= sizeof(ULONG) * 4 + sizeof(BOOLEAN)) {
            PLONG TempData = (PLONG)outputBuffer;
            TempData[0] = DevExt->CurrentTemperatureC; /* Edge */
            TempData[1] = DevExt->CurrentTemperatureC + 12; /* Junction */
            TempData[2] = DevExt->CurrentTemperatureC + 5; /* VRM */
            PULONG UData = (PULONG)(TempData + 3);
            *UData = DevExt->PowerState.CurrentFanSpeedPercent;
            PBOOLEAN BData = (PBOOLEAN)(UData + 1);
            *BData = DevExt->PowerState.ThermalThrottleActive;
            bytesReturned = sizeof(ULONG) * 4 + sizeof(BOOLEAN);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Allocate Video Memory --- */
    case 0x80000840: /* IOCTL_AMDBC250_ALLOC_VIDMEM (legacy 0x200-based) */
    case IOCTL_AMDBC250_ALLOC_VIDMEM: { /* header macro (0xA00-based) */
        /* Mark that we reached this case */
        {
            UNICODE_STRING devPath;
            OBJECT_ATTRIBUTES objAttr;
            RtlInitUnicodeString(&devPath, L"\\Registry\\Machine\\SYSTEM\\CurrentControlSet\\Services\\atikmdag");
            InitializeObjectAttributes(&objAttr, &devPath, OBJ_CASE_INSENSITIVE, NULL, NULL);
            HANDLE hKey = NULL;
            if (NT_SUCCESS(ZwOpenKey(&hKey, KEY_SET_VALUE, &objAttr))) {
                UNICODE_STRING valName;
                ULONG val = ioctlCode;
                RtlInitUnicodeString(&valName, L"LastIoctlCode");
                ZwSetValueKey(hKey, &valName, 0, REG_DWORD, &val, sizeof(val));
                ZwClose(hKey);
            }
        }
        if (inputLen >= sizeof(ULONG) * 3 && outputLen >= sizeof(ULONG64) * 2) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG SizeLo = InData[0];
            SIZE_T AllocSize = (SIZE_T)SizeLo;

            /* Safety: cap at 64KB for testing */
            if (AllocSize > 64 * 1024) AllocSize = 64 * 1024;
            if (AllocSize < 4096) AllocSize = 4096;

            PHYSICAL_ADDRESS highestAddr;
            highestAddr.QuadPart = 0xFFFFFFFFULL;

            PVOID virtualAddr = NULL;
            __try {
                virtualAddr = MmAllocateContiguousMemory(AllocSize, highestAddr);
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: AllocVidMem EXCEPTION 0x%X\n", GetExceptionCode()));
                virtualAddr = NULL;
            }

            if (virtualAddr != NULL) {
                PHYSICAL_ADDRESS physAddr;
                __try {
                    physAddr = MmGetPhysicalAddress(virtualAddr);
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: MmGetPhysicalAddress EXCEPTION\n"));
                    MmFreeContiguousMemory(virtualAddr);
                    virtualAddr = NULL;
                    physAddr.QuadPart = 0;
                }

                if (virtualAddr != NULL) {
                    PULONG64 OutData = (PULONG64)outputBuffer;
                    OutData[0] = physAddr.QuadPart;
                    OutData[1] = (ULONG64)(UINT_PTR)virtualAddr;
                    bytesReturned = sizeof(ULONG64) * 2;

                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                        "AMDBC250-DREAM-V4.3: AllocVidMem OK: %llu bytes, PA=0x%llX VA=%p\n",
                        (ULONG64)AllocSize, physAddr.QuadPart, virtualAddr));
                }
            }

            if (virtualAddr == NULL) {
                status = STATUS_INSUFFICIENT_RESOURCES;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Free Video Memory --- */
    case 0x80000844: { /* IOCTL_AMDBC250_FREE_VIDMEM */
        if (inputLen >= sizeof(ULONG64)) {
            PULONG64 InData = (PULONG64)inputBuffer;
            PVOID handle = (PVOID)(UINT_PTR)InData[0];
            if (handle != NULL) {
                KIRQL oldIrql;
                BOOLEAN found = FALSE;
                KeAcquireSpinLock(&g_MdlTableLock, &oldIrql);
                for (int m = 0; m < 64; m++) {
                    if (g_MdlTable[m].Va == handle) {
                        MmUnmapLockedPages(handle, g_MdlTable[m].Mdl);
                        MmFreePagesFromMdl(g_MdlTable[m].Mdl);
                        ExFreePoolWithTag(g_MdlTable[m].Mdl, 'MDL');
                        g_MdlTable[m].Va = NULL;
                        g_MdlTable[m].Mdl = NULL;
                        g_MdlTable[m].Size = 0;
                        found = TRUE;
                        break;
                    }
                }
                KeReleaseSpinLock(&g_MdlTableLock, oldIrql);

                if (!found) {
                    status = STATUS_NOT_FOUND;
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: FreeVidMem handle not found %p\n", handle));
                } else {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                        "AMDBC250-DREAM-V4.3: FreeVidMem OK (MDL freed)\n"));
                }
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Map Video Memory (CPU access) --- */
    case 0x80000848: { /* IOCTL_AMDBC250_MAP_VIDMEM */
        if (inputLen >= sizeof(ULONG64) * 3 && outputLen >= sizeof(ULONG64) * 2) {
            PULONG64 InData = (PULONG64)inputBuffer;
            PVOID handle = (PVOID)(UINT_PTR)InData[0];
            ULONG64 offset = InData[1];
            ULONG64 size = InData[2];
            UNREFERENCED_PARAMETER(offset);
            UNREFERENCED_PARAMETER(size);

            PULONG64 OutData = (PULONG64)outputBuffer;
            OutData[0] = (ULONG64)(UINT_PTR)handle; /* CPU address */
            OutData[1] = 0; /* Physical (not needed for CPU map) */
            bytesReturned = sizeof(ULONG64) * 2;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Submit Commands --- */
    case 0x80000880: { /* IOCTL_AMDBC250_SUBMIT_COMMANDS */
        /* FIX 2026-09-16 (#1): DevExt NULL guard + GfxRing.Lock +
         * HW kick only on verified-initialized ring. Previously:
         * uninitialized FenceEvent KeSetEvent = BSOD 0xA; unguarded
         * ring write + unconditional SubmitGfxRing on a ring whose
         * BASE never stuck (SOS-locked) = rogue fetch/0xA.
         * With HwInitGfxRing=0 (default) Initialized stays FALSE and
         * this becomes fence-bookkeeping only (IBs owned by the
         * SW PM4 emulator path). */
        if (DevExt != NULL && inputLen >= sizeof(ULONG) * 4) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG fenceValue;
            ULONG ibAddrLo = InData[0];
            ULONG ibAddrHi = InData[1];
            ULONG ibSize = 0;

            /* Dual-format compatibility:
               Old format (Vulkan ICD): {0, 0, fence, 0}  n++ fence at InData[2]
               New format (D3D9):       {PA_lo, PA_hi, size, fence} n++ fence at InData[3] */
            if (ibAddrLo == 0) {
                fenceValue = InData[2];  /* Old format: fence at field 2 */
            } else {
                fenceValue = InData[3];  /* New format: fence at field 3 */
                ibSize = InData[2];      /* IB size in bytes */
            }

            KIRQL subIrql;
            KeAcquireSpinLock(&DevExt->GfxRing.Lock, &subIrql);

            /* If IB provided, write INDIRECT_BUFFER packet into ring.
             * Gate on Initialized: BASE registers are SOS-locked, so a
             * ring that was never verified must never be kicked. */
            if (DevExt->GfxRing.Initialized &&
                ibAddrLo != 0 && ibSize > 0 &&
                DevExt->GfxRing.VirtualAddress != NULL &&
                DevExt->HardwareInitialized) {
                volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
                ULONG WPtr = DevExt->GfxRing.WritePointer;
                ULONG RingSize = (ULONG)DevExt->GfxRing.SizeInBytes;
                ULONG NeededSpace = 4 * sizeof(ULONG);

                /* FIX 2026-09-16 (N2): never write when the ring cannot
                 * hold even one packet (SizeInBytes==0/stale). */
                if (RingSize >= NeededSpace) {

                /* Ring wrap if needed (validated: WPtr <= RingSize or reset) */
                if (WPtr > RingSize) {
                    WPtr = 0;
                }
        if ((ULONG64)WPtr + NeededSpace > RingSize) {
                    WPtr = 0;
                }

                /* Write INDIRECT_BUFFER PM4 packet (4 DWORDs) */
                Ring[WPtr / sizeof(ULONG) + 0] = PM4_TYPE3_HDR(IT_INDIRECT_BUFFER, 3);
                Ring[WPtr / sizeof(ULONG) + 1] = ibAddrLo & 0xFFFFFFFC;
                Ring[WPtr / sizeof(ULONG) + 2] = ibAddrHi;
                Ring[WPtr / sizeof(ULONG) + 3] = (ibSize + 3) / sizeof(ULONG);
                WPtr += 4 * sizeof(ULONG);
                DevExt->GfxRing.WritePointer = WPtr;

                DreamV3WriteEopFence(DevExt, (ULONG64)fenceValue);
                DreamV3SubmitGfxRing(DevExt);
                } /* RingSize >= NeededSpace */
            }

            KeReleaseSpinLock(&DevExt->GfxRing.Lock, subIrql);

            DevExt->GlobalFence.LastSubmittedValue = (ULONG64)fenceValue;
            KeSetEvent(&DevExt->GlobalFence.FenceEvent, 0, FALSE);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: SubmitCommands fence=%u ib=%s %s\n",
                fenceValue, (ibAddrLo != 0) ? "yes" : "no",
                DevExt->GfxRing.Initialized ? "hwkick" : "fence-only"));
        }
        break;
    }

    /* --- Wait Fence --- */
    case 0x80000884: { /* IOCTL_AMDBC250_WAIT_FENCE */
        if (inputLen >= sizeof(ULONG) * 2) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG targetFence = InData[0];
            ULONG timeoutMs = InData[1];
            LARGE_INTEGER timeout;
            NTSTATUS waitStatus;

            /* Check if fence already signaled */
            if (DevExt->GlobalFence.LastSignaledValue >= (ULONG64)targetFence) {
                status = STATUS_SUCCESS;
                break;
            }

            /* Wait on fence event with timeout */
            timeout.QuadPart = (LONGLONG)timeoutMs * -10000; /* Convert ms to 100ns units */
            waitStatus = KeWaitForSingleObject(
                &DevExt->GlobalFence.FenceEvent,
                Executive,
                KernelMode,
                FALSE,
                &timeout
                );

            if (waitStatus == STATUS_TIMEOUT) {
                status = STATUS_TIMEOUT;
            } else {
                status = STATUS_SUCCESS;
            }
        }
        break;
    }

    /* --- Signal Fence --- */
    case 0x80000888: { /* IOCTL_AMDBC250_SIGNAL_FENCE */
        if (inputLen >= sizeof(ULONG)) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG fenceValue = InData[0];
            DevExt->GlobalFence.LastSignaledValue = (ULONG64)fenceValue;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: SignalFence=%u\n", fenceValue));
        }
        break;
    }

    /* --- Reset Device --- */
    case 0x8000088C: { /* IOCTL_AMDBC250_RESET_DEVICE */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
            "AMDBC250-DREAM-V4.3: ResetDevice requested\n"));
        DreamV3HwReset(DevExt);
        break;
    }

    /* --- Set Display Mode --- */
    case 0x800008C0: { /* IOCTL_AMDBC250_SET_DISPLAY_MODE */
        if (inputLen >= sizeof(ULONG) * 4) {
            PULONG InData = (PULONG)inputBuffer;
            DevExt->CurrentMode.Width = InData[0];
            DevExt->CurrentMode.Height = InData[1];
            DevExt->CurrentMode.RefreshRate = InData[2];
            DevExt->CurrentMode.BitsPerPixel = InData[3];

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: SetDisplayMode %ux%u@%uHz\n",
                InData[0], InData[1], InData[2]));

            DreamV3HwInitDisplay(DevExt);
        }
        break;
    }

    /* --- Flip Display --- */
    case 0x800008C4: { /* IOCTL_AMDBC250_FLIP_DISPLAY */
        if (inputLen >= sizeof(ULONG) * 7) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG64 physAddr = ((ULONG64)InData[1] << 32) | InData[0];

            if (physAddr != 0) {
                if (!DreamV3DisplayWritesEnabled()) {
                    /* Live-scanout HUBPREQ writes are DISABLED by default Gï¿½ï¿½ see
                     * DreamV3DisplayWritesEnabled. Writing 0xEB28+ hangs the GPU. */
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: FlipDisplay HUBPREQ write SKIPPED (DisplayWritesEnabled=0)\n"));
                } else {
                    DreamV3WriteRegister(DevExt,
                        AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS,
                        (ULONG)(physAddr & 0xFFFFFFFF));
                    DreamV3WriteRegister(DevExt,
                        AMDBC250_REG_HUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH,
                        (ULONG)(physAddr >> 32));
                }
            }

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: FlipDisplay PA=0x%llX\n", physAddr));
        }
        break;
    }

    /* --- Get Display Info --- */
    case 0x800008C8: { /* IOCTL_AMDBC250_GET_DISPLAY_INFO */
        if (outputLen >= sizeof(ULONG) * 7) {
            PULONG OutData = (PULONG)outputBuffer;
            OutData[0] = DevExt->CurrentMode.Width;
            OutData[1] = DevExt->CurrentMode.Height;
            OutData[2] = DevExt->CurrentMode.RefreshRate;
            OutData[3] = 7680;  /* MaxWidth */
            OutData[4] = 4320;  /* MaxHeight */
            OutData[5] = 0x03;  /* OutputTypes: DP + HDMI */
            OutData[6] = DevExt->NumDisplayPipes;
            bytesReturned = sizeof(ULONG) * 7;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Set Power State --- */
    case 0x80000900: { /* IOCTL_AMDBC250_SET_POWER_STATE */
        if (inputLen >= sizeof(ULONG) * 3) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG powerState = InData[0];
            ULONG gpuClock = InData[1];
            ULONG memClock = InData[2];

            if (gpuClock > 0) DevExt->GpuClockMhz = gpuClock;
            if (memClock > 0) DevExt->MemoryClockMhz = memClock;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: SetPowerState D%u, SCLK=%u, MCLK=%u\n",
                powerState, gpuClock, memClock));
        }
        break;
    }

    /* --- Get Power Telemetry --- */
    case 0x80000904: { /* IOCTL_AMDBC250_GET_POWER_TELEMETRY */
        if (outputLen >= sizeof(ULONG) * 9) {
            PULONG OutData = (PULONG)outputBuffer;
            OutData[0] = 0; /* PowerMilliwatts (stub) */
            OutData[1] = DevExt->PowerState.PowerLimitWatts;
            OutData[2] = DevExt->GpuClockMhz;
            OutData[3] = DevExt->MemoryClockMhz;
            OutData[4] = DevExt->PowerState.CurrentFanSpeedPercent;
            OutData[5] = (ULONG)DevExt->CurrentTemperatureC;
            OutData[6] = (ULONG)(DevExt->CurrentTemperatureC + 12);
            OutData[7] = DevExt->PowerState.ThermalThrottleActive ? 1 : 0;
            OutData[8] = DevExt->ThermalThrottleCount;
            bytesReturned = sizeof(ULONG) * 9;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Real SMU Telemetry (queried live from the SMU mailbox) --- */
    case IOCTL_AMDBC250_GET_SMU_TELEMETRY: {
        if (outputLen < sizeof(AMDBC250_IOCTL_SMU_TELEMETRY)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_SMU_TELEMETRY t = (PAMDBC250_IOCTL_SMU_TELEMETRY)outputBuffer;
        RtlZeroMemory(t, sizeof(*t));

        if (!DevExt || !DevExt->MmioVirtualBase) {
            t->Result = 0;
            t->MsgStatus = 0;
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        PUCHAR mmio = (PUCHAR)DevExt->MmioVirtualBase;

        /* Helper macros Gï¿½ï¿½ one SMU mailbox round-trip each, tracking the worst
         * response status so a single dead message doesn't mask the rest. */
#define SMU_TEL_QUERY(_msg, _arg, _out)                                        \
        do {                                                                   \
            ULONG resp = 0, rstat = 0;                                         \
            NTSTATUS st = Amdbc250PspDirectSmuMsg(mmio, (_msg), (_arg),        \
                                                  &resp, &rstat);              \
            (_out) = resp;                                                     \
            if (NT_SUCCESS(st) && rstat == 1) t->MsgStatus = 1;                \
            else t->MsgStatus = (t->MsgStatus == 1) ? 1 : 0xFF;                \
        } while (0)

        /* Firmware identification */
        SMU_TEL_QUERY(0x02, 0, t->SmuVersion);          /* GetSmuVersion */
        SMU_TEL_QUERY(0x03, 0, t->DriverIfVersion);     /* GetDriverIfVersion */
        /* GFX clocks + voltage + compute state */
        SMU_TEL_QUERY(0x37, 0, t->GfxFreqMhz);          /* GetGfxFrequency (MHz direct) */
        SMU_TEL_QUERY(0x0F, 0, t->QueryGfxclkMhz);      /* QueryGfxclk */
        SMU_TEL_QUERY(0x38, 0, t->GfxVid);              /* GetGfxVid */
        SMU_TEL_QUERY(0x1E, 0, t->ActiveWgps);          /* QueryActiveWgp */
        SMU_TEL_QUERY(0x3D, 0, t->EnabledSmuFeatures);  /* GetEnabledSmuFeatures */

        /* VID -> mV: vid = round((1.55 - mv/1000) / 0.00625), invert it.
         * mV = round((-vid*0.00625 + 1.55) * 1000). */
        if (t->GfxVid <= 255) {
            double mv = (-((double)t->GfxVid) * 0.00625 + 1.55) * 1000.0;
            t->GfxMillivolts = (UINT32)(mv + 0.5);
        } else {
            t->GfxMillivolts = 0;
        }

        /* Raw SMN sensor probes (only valid if not 0xFFFFFFFF). */
        t->SmnEdgeTemp     = Amdbc250PspSmnRead(mmio, 0x03B10000);
        t->SmnJunctionTemp = Amdbc250PspSmnRead(mmio, 0x03B10020);
        t->SmnMemTemp      = Amdbc250PspSmnRead(mmio, 0x03B10028);
        t->SmnFanRpm       = Amdbc250PspSmnRead(mmio, 0x03B10064);
        t->SmnFanPwm       = Amdbc250PspSmnRead(mmio, 0x03B10068);

        t->Result = 1;
        bytesReturned = sizeof(*t);
        break;
    }

    /* --- Safe CPU core unlock (SMU Q3 msg 0x98, whitelisted register) --- */
    case IOCTL_AMDBC250_CORE_UNLOCK: {
        if (outputLen < sizeof(AMDBC250_IOCTL_CORE_UNLOCK)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_CORE_UNLOCK cu = (PAMDBC250_IOCTL_CORE_UNLOCK)outputBuffer;
        RtlZeroMemory(cu, sizeof(*cu));

        if (!DevExt || !DevExt->MmioVirtualBase) {
            cu->SmuStatus = 0;
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        PUCHAR mmio = (PUCHAR)DevExt->MmioVirtualBase;
        NTSTATUS cuStatus = Amdbc250PspCoreUnlock(
            mmio, &cu->CoreMaskBefore, &cu->CoreMaskAfter, &cu->Result);

        if (NT_SUCCESS(cuStatus)) {
            cu->SmuStatus = 1;
        } else if (cuStatus == STATUS_DEVICE_NOT_READY) {
            cu->SmuStatus = 0xFF;  /* SMU not alive */
        } else {
            cu->SmuStatus = 0xFE;  /* refused / did not stick */
        }

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: CORE_UNLOCK before=0x%X after=0x%X result=%u status=0x%X st=0x%08X\n",
            cu->CoreMaskBefore, cu->CoreMaskAfter, cu->Result, cu->SmuStatus, cuStatus));

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*cu);
        break;
    }

    /* --- CMOS (APCB memcfg) access: port of fanoush/bc250_memcfg ---
     * BC-250 BIOS keeps a MemConf_t blob at CMOS offset 0x90 (signature 0x42435041,
     * "APCB") with memory timings + UMA_SIZE (VRAM MB, 16M aligned) at 0xAA.
     * Ports 0x72/0x73 (index/data). Field writes are range-validated here, the
     * Signature + checksum (sum of 0x96..0xAB) are recomputed, and 0x90..0xAB is
     * written back. REBOOT to apply. Read op never writes CMOS. */
    case IOCTL_AMDBC250_CMOS_ACCESS: {
        if (inputLen < sizeof(AMDBC250_IOCTL_CMOS_ACCESS) ||
            outputLen < sizeof(AMDBC250_IOCTL_CMOS_ACCESS)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }
        PAMDBC250_IOCTL_CMOS_ACCESS cm = (PAMDBC250_IOCTL_CMOS_ACCESS)outputBuffer;

        /* METHOD_BUFFERED: read all input fields BEFORE touching output. */
        ULONG op = cm->Operation;
        ULONG field = cm->Field;
        ULONG value = cm->Value;

        /* Field descriptor: {offset, isWord, min, max, aligned16}. */
        typedef struct _CMOS_FIELD_DESC {
            ULONG Offset;
            BOOLEAN IsWord;
            ULONG Min;
            ULONG Max;
            BOOLEAN Align16;
        } CMOS_FIELD_DESC;
        static const CMOS_FIELD_DESC FieldTable[] = {
            { 0x96, TRUE, 0x01C2, 0x06D6, FALSE },  /* ClockSpeed 450-1750 MHz */
            { 0x98, FALSE, 8, 33, FALSE },          /* tCL */
            { 0x99, FALSE, 21, 58, FALSE },         /* tRAS */
            { 0x9A, FALSE, 8, 27, FALSE },          /* tRCDRD */
            { 0x9B, FALSE, 8, 27, FALSE },          /* tRCDWR */
            { 0x9C, FALSE, 40, 90, FALSE },         /* tRCAb */
            { 0x9D, FALSE, 0, 11, FALSE },          /* tRCPb */
            { 0x9E, FALSE, 8, 27, FALSE },          /* tRPAb */
            { 0x9F, FALSE, 0, 11, FALSE },          /* tRPPb */
            { 0xA0, FALSE, 4, 12, FALSE },          /* tRRDS */
            { 0xA1, FALSE, 4, 12, FALSE },          /* tRRDL */
            { 0xA2, FALSE, 0, 14, FALSE },          /* tRTP */
            { 0xA3, FALSE, 4, 34, FALSE },          /* tFAW */
            { 0xA4, TRUE, 0, 0xFFFF, FALSE },       /* tREF */
            { 0xA6, TRUE, 0, 0xFFFF, FALSE },       /* RFCPb */
            { 0xA8, TRUE, 0, 0xFFFF, FALSE },       /* tRFC */
            { 0xAA, TRUE, 256, 0xFFFF, TRUE },      /* UMA_SIZE (>=256, 16M aligned) */
        };

        RtlZeroMemory(cm, sizeof(*cm));
        cm->Operation = op;
        cm->Field = field;
        cm->Value = value;

        if (op != AMDBC250_CMOS_OP_READ && op != AMDBC250_CMOS_OP_SET) {
            cm->Result = 0;
            status = STATUS_INVALID_PARAMETER;
            break;
        }

        UCHAR raw[0x20];
        RtlZeroMemory(raw, sizeof(raw));

        __try {
            /* Read the 32-byte 0x90..0xAF block via CMOS index/data ports. */
            for (ULONG i = 0; i < 0x20; i++) {
                WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0x72, (UCHAR)(0x90 + i));
                KeMemoryBarrier();
                raw[i] = READ_PORT_UCHAR((PUCHAR)(ULONG_PTR)0x73);
            }

            DreamV3CmosDecode(cm, raw);

            /* SET: validate the target field, apply, recompute signature+checksum,
             * write back 0x90..0xAB. */
            if (op == AMDBC250_CMOS_OP_SET) {
                BOOLEAN found = FALSE;
                for (ULONG f = 0; f < sizeof(FieldTable) / sizeof(FieldTable[0]); f++) {
                    if (FieldTable[f].Offset != field) continue;
                    found = TRUE;

                    ULONG newVal = value;
                    if (FieldTable[f].Align16) newVal &= 0xFFF0;
                    if (newVal < FieldTable[f].Min || newVal > FieldTable[f].Max) {
                        cm->Result = 0;
                        break;
                    }

                    /* Read current decoded value for FieldValueBefore. */
                    if (FieldTable[f].IsWord) {
                        cm->FieldValueBefore = (UINT32)(raw[FieldTable[f].Offset - 0x90] |
                            (raw[FieldTable[f].Offset - 0x90 + 1] << 8));
                    } else {
                        cm->FieldValueBefore = raw[FieldTable[f].Offset - 0x90];
                    }

                    /* Apply new value to the raw block. */
                    if (FieldTable[f].IsWord) {
                        raw[FieldTable[f].Offset - 0x90]     = (UCHAR)(newVal & 0xFF);
                        raw[FieldTable[f].Offset - 0x90 + 1] = (UCHAR)((newVal >> 8) & 0xFF);
                    } else {
                        raw[FieldTable[f].Offset - 0x90] = (UCHAR)newVal;
                    }
                    cm->FieldValueAfter = newVal;

                    /* Set APCB signature + recompute checksum (0x96..0xAB). */
                    raw[0] = 0x41; raw[1] = 0x50; raw[2] = 0x43; raw[3] = 0x42; /* "APCB" LE */
                    UINT16 cks = 0;
                    for (ULONG i = 0x06; i <= 0x1B; i++) cks = (UINT16)(cks + raw[i]);
                    raw[4] = (UCHAR)(cks & 0xFF);
                    raw[5] = (UCHAR)((cks >> 8) & 0xFF);

                    /* Write back 0x90..0xAB. */
                    for (ULONG i = 0; i < 0x1C; i++) {
                        WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0x72, (UCHAR)(0x90 + i));
                        KeMemoryBarrier();
                        WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)0x73, raw[i]);
                    }
                    KeMemoryBarrier();

                    /* Re-decode so the returned fields reflect the new value. */
                    DreamV3CmosDecode(cm, raw);

                    cm->FieldValueAfter = newVal;
                    cm->Result = 1;
                    break;
                }
                if (!found) {
                    cm->Result = 0;
                    break;
                }
            } else {
                cm->Result = 1;
            }

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: CMOS_ACCESS op=%u sig=0x%08X cks=%04X/%04X uma=%u\n",
                op, cm->Signature, cm->ChecksumStored, cm->ChecksumCalc, cm->UmaSizeMb));

            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*cm);
        } __except (EXCEPTION_EXECUTE_HANDLER) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: CMOS_ACCESS EXCEPTION 0x%08X\n", GetExceptionCode()));
            cm->Result = 0;
            status = STATUS_IO_DEVICE_ERROR;
        }
        break;
    }

    /* --- SMU CPU message (whitelisted) - safe subset for the CPU OC/undervolt
     * utility. Port of the bc250_smu_oc Linux message map. Queue 0 = GFX
     * pstate/cclk/core-enable mailbox (C2PMSG_66/82/90 = SMN 0x03B10A08/48/68),
     * Queue 3 = CPU voltage/freq mailbox (CMD/RSP/ARG = SMN 0x03B10A20/80/88).
     * Message ID + argument are validated against a fixed whitelist; anything
     * else is refused (no raw passthrough). --- */
    case IOCTL_AMDBC250_SMU_CPU_MSG: {
        if (inputLen < sizeof(AMDBC250_IOCTL_SMU_CPU_MSG) ||
            outputLen < sizeof(AMDBC250_IOCTL_SMU_CPU_MSG)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }
        PAMDBC250_IOCTL_SMU_CPU_MSG sm = (PAMDBC250_IOCTL_SMU_CPU_MSG)outputBuffer;

        /* METHOD_BUFFERED: read input fields before writing output. */
        ULONG q = sm->Queue;
        ULONG msgId = sm->Message;
        ULONG arg = sm->Argument;

        if (q != 0 && q != 3) {
            sm->Result = 0;
            status = STATUS_INVALID_PARAMETER;
            break;
        }

        if (!DevExt || !DevExt->MmioVirtualBase) {
            sm->Result = 0;
            sm->ResponseStatus = 0xFF;
            status = STATUS_DEVICE_NOT_READY;
            break;
        }
        PUCHAR mmio = (PUCHAR)DevExt->MmioVirtualBase;

        RtlZeroMemory(sm, sizeof(*sm));
        sm->Queue = q;
        sm->Message = msgId;
        sm->Argument = arg;

        /* Whitelist: {queue, message, arg type}. The argument is validated per
         * type below against the safe ranges from the bc250_smu_oc Linux tool.
         * NOTE: the SMU VID-curve field itself accepts +/-0x3FFF, but we clamp
         * to the tool's proven-safe +/-1000 (negative shifts into overvoltage;
         * CPU VID > 1.325V bricks the board). */
        typedef enum _SMU_CPU_ARG_TYPE {
            SMU_ARG_NONE = 0,    /* argument must be 0 (query) */
            SMU_ARG_MASK8,       /* 0x01..0xFF (core enable mask; 0 would kill all cores) */
            SMU_ARG_CORE_FREQ,   /* (core_id 0..7)<<20 | freq 3500..4000 MHz */
            SMU_ARG_VID16,       /* signed 16-bit, -1000..+1000 (VID curve scale) */
            SMU_ARG_BOOST,       /* 3500..4000 MHz */
            SMU_ARG_TEMP,        /* 30..100 C */
            SMU_ARG_BOOL,        /* 0 or 1 */
            SMU_ARG_CORE_ID,     /* 0..7 */
            SMU_ARG_MASK32,      /* raw 32-bit mask (feature bits) â€” safe bits only */
            SMU_ARG_SMN_ADDR,    /* known-safe SMN address only (Q3 0x98 ungated write) */
            SMU_ARG_DRIVER_PA,   /* driver-owned DRAM page only (table DMA) */
            SMU_ARG_SRAM_ADDR,   /* DWORD-aligned SMU SRAM offset (lower SRAM only) */
            SMU_ARG_GFX_FREQ,    /* 350..2230 MHz (GPU force freq; PS5 APU ceiling) */
            SMU_ARG_GFX_VID,     /* 0..255 (GPU VID, 96=950mV) */
            SMU_ARG_GFX_QUERY,   /* GPU query (arg must be 0) */
            SMU_ARG_WGP_COUNT,   /* active compute-unit count, 0..18 */
        } SMU_CPU_ARG_TYPE;
        typedef struct _SMU_CPU_MSG_DESC {
            ULONG Queue;
            ULONG Message;
            SMU_CPU_ARG_TYPE ArgType;
        } SMU_CPU_MSG_DESC;

        /* The AMDBC250_SMU_Q0_* IDs in the shared header and the SMU_MSG_* IDs
         * in amdbc250_dream_kmd.h must never drift apart. The shared header
         * spells them that way because user-mode tools cannot include the
         * kernel header. */
        static_assert(AMDBC250_SMU_Q0_QUERY_CORE_PSTATE     == SMU_MSG_QueryCorePstate,     "core pstate id drift");
        static_assert(AMDBC250_SMU_Q0_QUERY_DF_PSTATE       == SMU_MSG_QueryDfPstate,       "df pstate id drift");
        static_assert(AMDBC250_SMU_Q0_QUERY_VDDCR_SOC_CLOCK == SMU_MSG_QueryVddcrSocClock, "soc clock id drift");
        static const SMU_CPU_MSG_DESC Whitelist[] = {
            /* Q0: SMU info queries */
            { 0, AMDBC250_SMU_Q0_GET_SMU_VERSION,       SMU_ARG_NONE },
            { 0, AMDBC250_SMU_Q0_GET_DRIVER_IF_VERSION, SMU_ARG_NONE },
            /* Q0: CPU pstate / cclk / core enable */
            { 0, AMDBC250_SMU_Q0_SET_CORE_ENABLE_MASK, SMU_ARG_MASK8 },
            { 0, AMDBC250_SMU_Q0_SET_SOFT_MIN_CCLK,    SMU_ARG_CORE_FREQ },
            { 0, AMDBC250_SMU_Q0_SET_SOFT_MAX_CCLK,    SMU_ARG_CORE_FREQ },
            { 0, AMDBC250_SMU_Q0_GET_ENABLED_FEATURES, SMU_ARG_NONE },
            /* Q3: CPU voltage / freq */
            { 3, AMDBC250_SMU_Q3_SCALE_F_VID_CURVE,     SMU_ARG_VID16 },
            { 3, AMDBC250_SMU_Q3_GET_CURRENT_CPU_VOLT,  SMU_ARG_NONE },
            { 3, AMDBC250_SMU_Q3_GET_CORE_FREQ,         SMU_ARG_CORE_ID },
            { 3, AMDBC250_SMU_Q3_SET_MAX_CPU_BOOST_CLK, SMU_ARG_BOOST },
            { 3, AMDBC250_SMU_Q3_SET_CPU_MAX_TEMP,      SMU_ARG_TEMP },
            { 3, AMDBC250_SMU_Q3_SET_GPU_MAX_TEMP,      SMU_ARG_TEMP },
            { 3, AMDBC250_SMU_Q3_DISABLE_EXTRA_VOLT,    SMU_ARG_BOOL },
            { 3, AMDBC250_SMU_Q3_ENABLE_FEATURES,       SMU_ARG_MASK32 },
            /* Q3: ungated SMN write (only known-safe addresses) */
            { 3, AMDBC250_SMU_Q3_UNGATED_SMN_WRITE,     SMU_ARG_SMN_ADDR },
            /* Q3: SMU SRAM write pointer + data.
               SEC_SET_WRITE_PTR is restricted to DWORD-aligned SRAM offsets, but
               SEC_WRITE_THROUGH writes to whatever address 0x28 last pointed at.
               The reference marks both of these as gated, and the gate is what
               this chain exists to clear - so this pair must NOT be widened
               here. Typing SEC_WRITE_THROUGH as SMU_ARG_U32 (any 32-bit value)
               combined with SEC_SET_WRITE_PTR's range would let any caller of
               this IOCTL point at the debug-disable byte and zero it, which is
               the entire unlock, reachable without the staged procedure.
               SMU_ARG_NONE keeps the data word at 0, which still exercises the
               pointer path without becoming a general store. SRAM writes belong
               behind the staged IOCTL. */
            { 3, AMDBC250_SMU_Q3_SEC_SET_WRITE_PTR,     SMU_ARG_SRAM_ADDR },
            { 3, AMDBC250_SMU_Q3_SEC_WRITE_THROUGH,     SMU_ARG_NONE },
            /* DMA table transfers omitted: Windows buffer ownership and
             * GPU translation have not been validated. */
            /* Q0: GFX frequency control (governor sequence) */
            { 0, AMDBC250_SMU_Q0_QUERY_GFXCLK,         SMU_ARG_GFX_QUERY },
            /* Q0 0x18 sets the active compute-unit count. The SMU rejects this
               with 0xFF while feature 6 is clear, which is what this board
               returned before; feature 6 is reachable through Q2 0x05. Every
               count in the documented 0..18 range is an idle/active state the
               GPU sits in normally, so all of them are reversible. */
            { 0, AMDBC250_SMU_Q0_REQUEST_ACTIVE_WGP,   SMU_ARG_WGP_COUNT },
            { 0, AMDBC250_SMU_Q0_QUERY_ACTIVE_WGP,      SMU_ARG_GFX_QUERY },
            { 0, AMDBC250_SMU_Q0_GET_GFX_FREQUENCY,     SMU_ARG_GFX_QUERY },
            { 0, AMDBC250_SMU_Q0_GET_GFX_VID,           SMU_ARG_GFX_QUERY },
            { 0, AMDBC250_SMU_Q0_FORCE_GFX_FREQ,        SMU_ARG_GFX_FREQ },
            { 0, AMDBC250_SMU_Q0_UNFORCE_GFX_FREQ,      SMU_ARG_GFX_QUERY },
            { 0, AMDBC250_SMU_Q0_FORCE_GFX_VID,         SMU_ARG_GFX_VID },
            { 0, AMDBC250_SMU_Q0_UNFORCE_GFX_VID,       SMU_ARG_GFX_QUERY },
            /* Q0: read-only telemetry queries (Linux smu_v11_8_ppsmc.h, PMFW 88.6.0).
             * 0x11 is the SoC/DRAM (Vddcr) clock - the "memory clock" field. The
             * community encoding is (index << 16); SMU_ARG_NONE pins it to index 0
             * so this stays a single fixed read rather than an index sweep.
             * 0x13 SoC P-state. 0x0C per-core P-state, arg = core id 0..7.
             * None of these mutate state; they only read a clock or a state word. */
            { 0, AMDBC250_SMU_Q0_QUERY_VDDCR_SOC_CLOCK, SMU_ARG_NONE },
            { 0, AMDBC250_SMU_Q0_QUERY_DF_PSTATE,       SMU_ARG_NONE },
            { 0, AMDBC250_SMU_Q0_QUERY_CORE_PSTATE,     SMU_ARG_CORE_ID },
        };

        /* Find + validate the message against the whitelist. */
        BOOLEAN allowed = FALSE;
        ULONG argSend = arg; /* argument actually forwarded to the SMU */
        for (ULONG w = 0; w < sizeof(Whitelist) / sizeof(Whitelist[0]); w++) {
            if (Whitelist[w].Queue != q || Whitelist[w].Message != msgId) continue;
            ULONG a = arg;
            switch (Whitelist[w].ArgType) {
            case SMU_ARG_NONE:     allowed = (a == 0); break;
            case SMU_ARG_MASK8:    allowed = (a >= 1 && a <= 0xFF); break;
            case SMU_ARG_CORE_FREQ: {
                ULONG freq = a & 0xFFFF;
                ULONG core = (a >> 20) & 0xFF;
                allowed = (core <= 7 && freq >= 3500 && freq <= 5000);
                break;
            }
            case SMU_ARG_VID16: {
                INT32 v = (INT32)(INT16)(a & 0xFFFF);
                allowed = (v >= -1000 && v <= 1000);
                if (allowed) argSend = (ULONG)(INT32)(INT16)v;
                break;
            }
            /* CPU boost ceiling.
             *
             * The bc250_smu_oc community document warns explicitly that a CPU
             * VID above 1.325V risks bricking the board, because the CPU and GPU
             * share one cooler on this chassis. 5000 MHz was previously accepted
             * here with nothing attesting that it is reachable; 4 GHz is the
             * highest frequency anyone reports as stable with an explicit VID
             * setting, so that is the ceiling until higher clocks are actually
             * demonstrated rather than merely permitted. */
            case SMU_ARG_BOOST:    allowed = (a >= 3500 && a <= 4000); break;
            case SMU_ARG_TEMP:     allowed = (a >= 30 && a <= 100); break;
            case SMU_ARG_BOOL:     allowed = (a == 0 || a == 1); break;
            case SMU_ARG_CORE_ID:  allowed = (a <= 7); break;
            case SMU_ARG_MASK32:   allowed = ((a & ~AMDBC250_SAFE_SMU_FEATURE_MASK) == 0); break;
            case SMU_ARG_SMN_ADDR: allowed = (a == AMDBC250_SAFE_SMN_ADDR_CORE_MASK); break;
            case SMU_ARG_DRIVER_PA:
                /* Only the driver's own non-cached staging page. Anything else
                 * would let a caller aim the SMU table-DMA engine at an
                 * arbitrary physical page. */
                allowed = (DevExt->SmuUnlockVa != NULL) &&
                          (a == (ULONG)(DevExt->SmuUnlockPa.QuadPart & 0xFFFFFFFFu)) &&
                          ((a & 0xFFF) == 0);
                break;
            case SMU_ARG_SRAM_ADDR: allowed = ((a & 3) == 0) && (a <= 0x000FFFFF); break; /* DWORD-aligned SMU SRAM */
            /* GPU frequency ceiling.
             *
             * The real PS5 APU, which this chip is cut down from, is documented
             * running its GPU at 2230 MHz under a custom BIOS (PS5-Arch, with
             * a CSICU-style mod), and ps5_control in the same project forces
             * exactly that. So 2230 is a demonstrated silicon limit rather than
             * a guess. The previous ceiling here was 2500 MHz, which nothing has
             * ever reached: four shader arrays behind a mining cooler will drop
             * into thermal throttle or trip the board's own protection long
             * before the silicon gives up, and a user who is offered 2500 will
             * find out which of those happens the expensive way.
             * Lower end stays at the DPM idle floor. */
            case SMU_ARG_GFX_FREQ:  allowed = (a >= 350 && a <= 2230); break;  /* GPU MHz */
            case SMU_ARG_GFX_VID:   allowed = (a <= 255); break;               /* GPU VID */
            case SMU_ARG_GFX_QUERY: allowed = (a == 0); break;                 /* query, arg=0 */
            case SMU_ARG_WGP_COUNT: allowed = (a <= AMDBC250_SMU_WGP_COUNT_MAX); break;
            default:               allowed = FALSE; break;
            }
            break;
        }

        if (!allowed) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                "AMDBC250-DREAM-V4.3: SMU_CPU_MSG refused q=%u msg=0x%X arg=0x%X\n",
                q, msgId, arg));
            sm->Result = 0;
            sm->ResponseStatus = 0xFD; /* rejected */
            status = STATUS_INVALID_PARAMETER;
            break;
        }

        /* Send via the matching mailbox helper. The Q0/Q3 round-trips are 4
         * independent writes over the SHARED NBIO SMN index/data ports, so
         * serialize against concurrent telemetry/unlock callers. */
        ULONG resp = 0, respSt = 0;
        NTSTATUS smuSt;
        ExAcquireFastMutex(&DevExt->DeviceMutex);
        if (q == 0) {
            smuSt = Amdbc250PspDirectSmuMsg(mmio, msgId, argSend, &resp, &respSt);
        } else {
            smuSt = Amdbc250PspSmuQ3Msg(mmio, msgId, argSend, &resp, &respSt);
        }
        ExReleaseFastMutex(&DevExt->DeviceMutex);

        sm->Argument = argSend;
        sm->Response = resp;
        sm->ResponseStatus = respSt;
        sm->Result = (NT_SUCCESS(smuSt)) ? 1 : 0;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: SMU_CPU_MSG q=%u msg=0x%X arg=0x%X resp=0x%X st=%u res=%u (0x%08X)\n",
            q, msgId, argSend, resp, respSt, sm->Result, smuSt));

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*sm);
        break;
    }

    /* ========================================================================
     * SMU multi-argument message (0x80000BF0).
     *
     * The unlock chain needs Q2's two-argument interface and Q3's
     * multi-word debug messages, neither of which fits the single Argument
     * field of IOCTL_AMDBC250_SMU_CPU_MSG. Only the six messages in the table
     * below are reachable, and every argument word is range-checked, so this
     * is not a general-purpose SMU passthrough.
     *
     * The Q3 0x2B/0x2C pair is a secure-SMN write of an arbitrary value to an
     * arbitrary SMN address. That is intentionally NOT whitelisted here: it is
     * strictly more capable than the host 0xB8/0xBC transport and there is no
     * legitimate caller for it yet. Secure-SMN READ (0x2A) is included because
     * reading is how the chain verifies its own progress and how a GC/WGP SMN
     * alias would be discovered. Writing stays behind the staged unlock.
     * ======================================================================== */
    case IOCTL_AMDBC250_SMU_MSG_ARGS: {
        if (inputLen < sizeof(AMDBC250_IOCTL_SMU_MSG_ARGS) ||
            outputLen < sizeof(AMDBC250_IOCTL_SMU_MSG_ARGS)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }
        PAMDBC250_IOCTL_SMU_MSG_ARGS ma =
            (PAMDBC250_IOCTL_SMU_MSG_ARGS)outputBuffer;

        ULONG mq = ma->Queue;
        ULONG mMsg = ma->Message;
        ULONG mCount = ma->ArgCount;
        ULONG mArg[AMDBC250_SMU_MAX_ARGS];

        if (!DevExt || !DevExt->MmioVirtualBase) {
            ma->Result = 0; ma->ResponseStatus = 0xFF;
            status = STATUS_DEVICE_NOT_READY; break;
        }
        /* Only Q2 and Q3 exist here; Q0 keeps its dedicated CPU-message path. */
        if (mq != 2 && mq != 3) {
            ma->Result = 0; ma->ResponseStatus = 0xFD;
            status = STATUS_INVALID_PARAMETER;
            bytesReturned = sizeof(*ma);
            break;
        }
        if (mCount < 1 || mCount > AMDBC250_SMU_MAX_ARGS) {
            ma->Result = 0; ma->ResponseStatus = 0xFD;
            status = STATUS_INVALID_PARAMETER;
            bytesReturned = sizeof(*ma);
            break;
        }
        for (ULONG i = 0; i < AMDBC250_SMU_MAX_ARGS; i++) {
            mArg[i] = (i < mCount) ? ma->Arg[i] : 0;
        }

        RtlZeroMemory(ma, sizeof(*ma));
        ma->Queue = mq; ma->Message = mMsg; ma->ArgCount = mCount;
        for (ULONG i = 0; i < mCount; i++) ma->Arg[i] = mArg[i];

        /*
         * Whitelist. Each entry pins the queue, the message, the required
         * argument count and a per-message argument rule, so this stays a
         * narrow primitive rather than a general SMU passthrough.
         *
         * Q2 0x23 (ring append) is deliberately NOT whitelisted.
         * Its entry layout is {arg0 + base, arg2, arg1, 1}, so arg0 is the
         * destination index and arg2 is the stored value: the message is an
         * arbitrary 16-byte SMU-SRAM write whose destination the caller picks.
         * The subqueue-4 command type also overflows into the adjacent
         * counter block, which is a corruption primitive rather than a write.
         * Bounding the stored value does not bound the destination, so the
         * value check that looks like a safety property is not one. Nothing
         * reachable today needs it, so it stays out until a reviewed stage
         * that uses it exists.
         *
         * Q2 0x0A (transfer engine) uses the reference operand layout
         * [sub, addr_hi, addr_lo, words, 0, key]. For the DRAM-facing sub-ops
         * the address must be the driver's OWN staging page, not a
         * caller-supplied one: accepting any 4KB-aligned value would make this
         * "SMU-initiated DMA to or from any physical page below 4GiB", which
         * is arbitrary kernel memory access from a DACL-less device. This is
         * the same reason the PM4 path refuses to map user-fed physical
         * addresses. The SRAM-facing sub-op is bounded to SRAM with its tail
         * inside the window.
         */
        BOOLEAN mAllowed = FALSE;
        if (mq == 2 && (mMsg == AMDBC250_SMU_Q2_ENABLE_FEATURES ||
                        mMsg == AMDBC250_SMU_Q2_DISABLE_FEATURES)) {
            /* Feature-mask set/clear, restricted to the single GPU compute-unit
               power bit. The SMU takes the mask as ARG0 and an (unused here)
               high word as ARG1, so the whole call shape is pinned: exactly two
               words, ARG1 zero, and ARG0 equal to bit 6 and nothing else. A
               caller cannot reach the other 63 feature bits, which cover thermal
               and current limiting where a wrong value matters. */
            mAllowed = (mCount == 2) &&
                       (mArg[1] == 0) &&
                       (mArg[0] == AMDBC250_SMU_FEATURE_GFX_WGP_POWER);
        } else if (mq == 2 && mMsg == AMDBC250_SMU_Q2_XFER) {
            ULONG sub = mArg[0];
            BOOLEAN isDram = (sub == AMDBC250_SMU_Q2_SUB_SMU2DRAM) ||
                             (sub == AMDBC250_SMU_Q2_SUB_DRAM2SMU);
            BOOLEAN isSram = (sub == AMDBC250_SMU_Q2_SUB_SRAM_LOAD);
            BOOLEAN isCtl  = (sub == AMDBC250_SMU_Q2_SUB_SETUP) ||
                             (sub == AMDBC250_SMU_Q2_SUB_FINALIZE) ||
                             (sub == AMDBC250_SMU_Q2_SUB_TABLE_RESTORE);
            BOOLEAN ok = FALSE;
            if (mCount == 6 && mArg[4] == 0 && mArg[5] <= 0xFFu &&
                mArg[1] == 0) {
                if (isDram) {
                    /* Only the driver's own staging page is a legal target. */
                    ok = (DevExt->SmuUnlockVa != NULL) &&
                         (mArg[2] == (ULONG)(DevExt->SmuUnlockPa.QuadPart &
                                             0xFFFFFFFFu)) &&
                         (mArg[3] >= 1) && (mArg[3] <= 18);
                } else if (isSram) {
                    /* Aligned SRAM offset whose tail stays inside the window. */
                    ok = (mArg[2] <= 0x000FFFFFu) && ((mArg[2] & 3u) == 0) &&
                         (mArg[3] >= 1) && (mArg[3] <= 18) &&
                         ((ULONG64)mArg[2] + (ULONG64)mArg[3] * 4ull) <=
                             (ULONG64)AMDBC250_SMU_SRAM_LIMIT;
                } else if (isCtl) {
                    ok = TRUE;
                }
            }
            mAllowed = ok;
        } else if (mq == 3 && mMsg == AMDBC250_SMU_Q3_RPC_TRIGGER) {
            /* Q3 0x22 rpc trigger: the reference passes the fixed table id 0x7F.
               Reaching the call-anything handler without the handler patch
               installed is harmless, but it is withheld until then because it
               is pure code-execution surface with no diagnostic value. */
            mAllowed = (mCount == 1) && (mArg[0] == 0x7Fu) &&
                       (DevExt->SmuUnlockState >= 4);
        } else if (mq == 3 && mMsg == AMDBC250_SMU_Q3_SEC_SMN_READ32) {
            /* Q3 0x2A secure SMN read of any 32-bit SMN address. This is the
             * new capability and the reason this IOCTL exists, but it is a
             * firmware-privileged read of addresses the host 0xB8/0xBC
             * transport cannot reach, so it carries the same state gate as the
             * rpc trigger. A firmware-side gate is not a substitute for a
             * driver-side one when the driver already tracks the state.
             * NOTE: the reference uses two call forms for 0x2A - with no
             * argument as a gate probe, and with an address as the actual read.
             * Only the addressed form is implemented; the caller has not
             * confirmed the argument form on this board's PMFW. */
            mAllowed = (mCount == 1) && (DevExt->SmuUnlockState >= 4);
        }

        if (!mAllowed) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                "AMDBC250-DREAM-V4.3: SMU_MSG_ARGS refused q=%u msg=0x%X n=%u arg0=0x%X arg1=0x%X\n",
                mq, mMsg, mCount, mArg[0], mArg[1]));
            ma->Result = 0;
            ma->ResponseStatus = 0xFD;
            status = STATUS_INVALID_PARAMETER;
            /* Return the in-struct diagnostics as well: a caller that only
               looks at Result/ResponseStatus should not have to guess why. */
            bytesReturned = sizeof(*ma);
            break;
        }

        {
            PUCHAR mMmio = (PUCHAR)DevExt->MmioVirtualBase;
            ULONG mResp = 0, mSt = 0;
            NTSTATUS mSmuSt;
            ExAcquireFastMutex(&DevExt->DeviceMutex);
            if (mq == 2) {
                mSmuSt = Amdbc250PspSmuQ2Msg(mMmio, mMsg, mArg, &mResp, &mSt);
            } else {
                mSmuSt = Amdbc250PspSmuQ3Msg(mMmio, mMsg, mArg[0], &mResp, &mSt);
            }
            ExReleaseFastMutex(&DevExt->DeviceMutex);

            ma->Response = mResp;
            ma->ResponseStatus = mSt;
            ma->Result = (NT_SUCCESS(mSmuSt)) ? 1 : 0;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: SMU_MSG_ARGS q=%u msg=0x%X n=%u arg0=0x%X arg1=0x%X resp=0x%X st=0x%X res=%u\n",
                mq, mMsg, mCount, mArg[0], mArg[1], mResp, mSt, ma->Result));
        }
        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*ma);
        break;
    }

    /* ========================================================================
     * Staged SMU secure-access unlock (0x80000BF4).
     *
     * One stage per call, each stage verified before the next is attempted, so
     * the caller can abandon the chain at any stage boundary. All mutated state
     * is volatile SMU SRAM: a normal reboot returns the SMU to its boot state
     * regardless of how far the chain got.
     * ======================================================================== */
    case IOCTL_AMDBC250_SMU_UNLOCK_STEP: {
        if (inputLen < sizeof(AMDBC250_IOCTL_SMU_UNLOCK_STEP) ||
            outputLen < sizeof(AMDBC250_IOCTL_SMU_UNLOCK_STEP)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }
        PAMDBC250_IOCTL_SMU_UNLOCK_STEP us =
            (PAMDBC250_IOCTL_SMU_UNLOCK_STEP)outputBuffer;

        ULONG uStep = us->Step;
        ULONG uParam[4];
        for (ULONG i = 0; i < 4; i++) uParam[i] = us->Param[i];

        if (!DevExt || !DevExt->MmioVirtualBase) {
            us->Result = 0; us->ResponseStatus = 0xFF;
            status = STATUS_DEVICE_NOT_READY; break;
        }
        if (uStep > AMDBC250_SMU_UNLOCK_STEP_MAX) {
            us->Result = 0; us->ResponseStatus = 0xFD;
            status = STATUS_INVALID_PARAMETER; break;
        }

        RtlZeroMemory(us, sizeof(*us));
        us->Step = uStep;
        for (ULONG i = 0; i < 4; i++) us->Param[i] = uParam[i];
        us->Detail[3] = DevExt->SmuUnlockState; /* prior state, always reported */

        {
            PUCHAR uMmio = (PUCHAR)DevExt->MmioVirtualBase;
            NTSTATUS uSt = STATUS_SUCCESS;
            ULONG uLast = 0;
            ExAcquireFastMutex(&DevExt->DeviceMutex);

            switch (uStep) {
            case AMDBC250_SMU_UNLOCK_STEP_PROBE: {
                /* Read-only. Confirm the SMU answers, allocate the staging page
                   (host memory only) and read SRAM through the legitimate
                   transfer engine. Nothing here mutates SMU state: the Q2 0x0A
                   reads below use the transfer table the firmware itself
                   installed at boot.

                   Param[0] selects the address, defaulting to the gate byte.
                   Four consecutive dwords come back rather than one, because a
                   single zero cannot be told apart from a read path that
                   always returns zero - which is exactly the mistake that would
                   otherwise make a wrong "already unlocked" conclusion look
                   like a result. */
                ULONG ver = 0, verSt = 0;
                ULONG addr = uParam[0];
                if (addr == 0) addr = AMDBC250_SMU_DBG_DISABLE;

                if (!NT_SUCCESS(Amdbc250PspDirectSmuMsg(uMmio,
                        AMDBC250_SMU_Q0_GET_SMU_VERSION, 0, &ver, &verSt))) {
                    uSt = STATUS_TIMEOUT;
                    break;
                }
                us->Detail[0] = ver;          /* 0x00580600 = 88.6.0 */
                uSt = SmuUnlockEnsurePage(DevExt);
                if (!NT_SUCCESS(uSt)) break;
                us->Detail[1] = (ULONG)DevExt->SmuUnlockPa.QuadPart;
                us->Detail[2] = DevExt->SmuUnlockState;
                us->Detail[3] = addr;

                uSt = SmuUnlockSramRead(uMmio, DevExt->SmuUnlockPa,
                        DevExt->SmuUnlockVa, addr,
                        AMDBC250_SMU_PROBE_WORDS, &uLast);
                if (NT_SUCCESS(uSt)) {
                    RtlCopyMemory(&us->Detail[4], DevExt->SmuUnlockVa,
                                  AMDBC250_SMU_PROBE_WORDS * sizeof(ULONG));
                }
                break;
            }
            case AMDBC250_SMU_UNLOCK_STEP_VERIFY: {
                /* Read-only. Report the gate byte and probe one benign SMN
                   address through the secure window. Before any chain runs the
                   probe answers REJECTED_PREREQ (0xFD); after it runs it must
                   not. Either outcome is reported rather than judged, so this
                   doubles as the diagnostic for "where is the chain right now".
                   The staging page is ensured first so this does not fail with
                   an opaque STATUS_INVALID_PARAMETER on a fresh boot. */
                NTSTATUS pe = SmuUnlockEnsurePage(DevExt);
                if (!NT_SUCCESS(pe)) {
                    uSt = pe;
                    break;
                }
                us->Detail[3] = AMDBC250_SMU_DBG_DISABLE;
                uSt = SmuUnlockSramRead(uMmio, DevExt->SmuUnlockPa,
                        DevExt->SmuUnlockVa, AMDBC250_SMU_DBG_DISABLE,
                        AMDBC250_SMU_PROBE_WORDS, &uLast);
                if (NT_SUCCESS(uSt)) {
                    RtlCopyMemory(&us->Detail[4], DevExt->SmuUnlockVa,
                                  AMDBC250_SMU_PROBE_WORDS * sizeof(ULONG));
                }
                {
                    ULONG probe = 0, probeSt = 0;
                    NTSTATUS ps = Amdbc250PspSmuQ3Msg(uMmio,
                            AMDBC250_SMU_Q3_SEC_SMN_READ32,
                            AMDBC250_SMU_UNLOCK_PROBE_SMN, &probe, &probeSt);
                    us->Detail[6] = probe;
                    us->Detail[7] = probeSt;
                    /* Result reflects only whether the call completed; the
                       caller compares Detail[7] against 0xFD itself. */
                    us->Result = NT_SUCCESS(ps) ? 1 : 0;
                }
                /* Gate byte 0 == secure access enabled. */
                if (NT_SUCCESS(uSt) && us->Detail[4] == 0) {
                    DevExt->SmuUnlockState = 4;
                }
                break;
            }
            default:
                uSt = STATUS_INVALID_PARAMETER;
                break;
            }

            ExReleaseFastMutex(&DevExt->DeviceMutex);
            us->ResponseStatus = uLast;
            us->Result = (NT_SUCCESS(uSt)) ? 1 : 0;
            if (!NT_SUCCESS(uSt)) status = uSt;
        }
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: SMU_UNLOCK step=%u res=%u st=0x%X d0=0x%X d1=0x%X d2=0x%X d3=0x%X\n",
            uStep, us->Result, us->ResponseStatus,
            us->Detail[0], us->Detail[1], us->Detail[2], us->Detail[3]));
        /* Detail[] is reported back even when a stage fails: for METHOD_BUFFERED
           the I/O manager copies IoStatus.Information bytes out regardless of
           the NTSTATUS, and a failed stage's measurements are exactly what the
           caller needs to decide whether to stop. This is deliberate, not an
           oversight of the usual "zero Information on failure" rule. */
        bytesReturned = sizeof(*us);
        break;
    }

    /* --- Allocate DMA Buffer (for command submission) --- */
    case 0x80000930: { /* IOCTL_AMDBC250_ALLOC_DMA_BUFFER */
        if (inputLen >= sizeof(ULONG) && outputLen >= sizeof(ULONG64) * 2) {
            PULONG InData = (PULONG)inputBuffer;
            SIZE_T bufSize = (SIZE_T)InData[0];
            bufSize = (bufSize + 0xFFF) & ~0xFFFULL; /* Align to 4KB */

            PHYSICAL_ADDRESS low, high, skip;
            low.QuadPart = 0;
            high.QuadPart = 0xFFFFFFFFFFULL;
            skip.QuadPart = 0;

            PVOID virtAddr = MmAllocateContiguousMemorySpecifyCache(
                bufSize, low, high, skip, MmCached);

            if (virtAddr != NULL) {
                PHYSICAL_ADDRESS physAddr = MmGetPhysicalAddress(virtAddr);
                PULONG64 OutData = (PULONG64)outputBuffer;
                OutData[0] = physAddr.QuadPart;
                OutData[1] = (ULONG64)(UINT_PTR)virtAddr;
                bytesReturned = sizeof(ULONG64) * 2;

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: AllocDmaBuffer: %llu bytes, PA=0x%llX\n",
                    (ULONG64)bufSize, physAddr.QuadPart));
            } else {
                status = STATUS_INSUFFICIENT_RESOURCES;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Free DMA Buffer --- */
    case 0x80000934: { /* IOCTL_AMDBC250_FREE_DMA_BUFFER */
        if (inputLen >= sizeof(ULONG64)) {
            PULONG64 InData = (PULONG64)inputBuffer;
            PVOID handle = (PVOID)(UINT_PTR)InData[0];
            if (handle != NULL) {
                MmFreeContiguousMemory(handle);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: FreeDmaBuffer OK\n"));
            }
        }
        break;
    }

    /* --- SDMA Copy Buffer --- */
    case 0x80000940: { /* IOCTL_AMDBC250_SDMA_COPY */
        if (inputLen >= sizeof(ULONG) * 4 + sizeof(ULONG64)) {
            PULONG InData32 = (PULONG)inputBuffer;
            ULONG64* InData64 = (ULONG64*)inputBuffer;
            PHYSICAL_ADDRESS src, dst;
            src.QuadPart = InData64[0];
            dst.QuadPart = InData64[1];
            SIZE_T size = (SIZE_T)InData32[4];
            status = DreamV3SdmaCopyBuffer(DevExt, src, dst, size);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- SDMA Fill Buffer --- */
    case 0x80000944: { /* IOCTL_AMDBC250_SDMA_FILL */
        if (inputLen >= sizeof(ULONG) * 4) {
            PULONG InData = (PULONG)inputBuffer;
            PHYSICAL_ADDRESS dst;
            dst.QuadPart = ((ULONG64)InData[1] << 32) | InData[0];
            SIZE_T size = (SIZE_T)InData[2];
            ULONG fillVal = InData[3];
            status = DreamV3SdmaFillBuffer(DevExt, dst, size, fillVal);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- TDR Reset --- */
    case 0x80000950: { /* IOCTL_AMDBC250_TDR_RESET */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
            "AMDBC250-DREAM-V4.3: TDR reset requested via IOCTL\n"));
        status = DreamV3TdrReset(DevExt);
        break;
    }

    /* --- Read EDID --- */
    case 0x80000960: { /* IOCTL_AMDBC250_READ_EDID */
        if (inputLen >= sizeof(ULONG) && outputLen >= 128 + sizeof(ULONG)) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG childUid = InData[0];
            PUCHAR edidBuf = (PUCHAR)outputBuffer;
            ULONG edidSize = 0;
            status = DreamV3ReadEdid(DevExt, childUid, edidBuf, &edidSize);
            bytesReturned = edidSize;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Get Child Relations (monitor enumeration) --- */
    case 0x80000964: { /* IOCTL_AMDBC250_GET_CHILD_RELATIONS */
        if (outputLen >= sizeof(ULONG) * 3) {
            PULONG OutData = (PULONG)outputBuffer;
            ULONG maxW, maxH, maxR;
            DreamV3ParseEdid(DevExt, 0, &maxW, &maxH, &maxR);
            OutData[0] = DevExt->NumDisplayPipes; /* Child count */
            OutData[1] = 0x03; /* Connected: DP + HDMI */
            OutData[2] = maxW; /* Max width */
            bytesReturned = sizeof(ULONG) * 3;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Compile Shader (stub) --- */
    case 0x80000970: { /* IOCTL_AMDBC250_SHADER_COMPILE */
        if (inputLen >= sizeof(ULONG) * 2) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG shaderType = InData[0];
            ULONG shaderSize = InData[1];
            PVOID compiled = NULL;
            ULONG compiledSize = 0;
            DreamV3ShaderCompileStub(DevExt, NULL, (SIZE_T)shaderSize,
                                      shaderType, &compiled, &compiledSize);
            /* Return stub result */
            if (outputLen >= sizeof(ULONG) * 2) {
                PULONG OutData = (PULONG)outputBuffer;
                OutData[0] = compiledSize;
                OutData[1] = compiled != NULL ? 0 : 1; /* 0=success, 1=stub */
                bytesReturned = sizeof(ULONG) * 2;
            }
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Unlock 40 CUs --- */
    case 0x80000980: { /* IOCTL_AMDBC250_UNLOCK_40CU */
        /*
         * BC-250 40 CU Unlock (from duggasco/bc250-40cu-unlock)
         *
         * Two registers must be written:
         * 1. CC_GC_SHADER_ARRAY_CONFIG (BC-250: 0x9C1C): CU enumeration mask
         *    Stock: 0xFFF80000 (24 CUs) -> Unlocked: 0xFFE00000 (40 CUs)
         * 2. SPI_PG_ENABLE_STATIC_WGP_MASK (BC-250: 0x5C3C): WGP dispatch gate
         *    Linux stock: 0x07 (WGP 0-2) -> Unlocked: 0x1F (WGP 0-4)
         *
         * Both registers must be written together.
         * CC alone changes what driver reports but SPI still dispatches to 24 CUs.
         * SPI alone enables hardware dispatch but driver only generates for 24 CUs.
         *
         * NOTE 2026-07-31: SPI_PG_ENABLE_STATIC_WGP_MASK is a PER-BANK register
         * (one instance per SE/SH). The GRBM_GFX_INDEX per-bank select must be
         * written first (SE0/SH0, SE0/SH1, SE1/SH0, SE1/SH1) Gï¿½ï¿½ otherwise host
         * reads/writes land on the wrong instance and appear read-only (0x0).
         * Linux writes these via GRBM select inside gfx_v10_0_get_cu_info().
         * Per-bank selects (GRBM_GFX_INDEX values, no broadcast flags):
         *   SE0/SH0 = 0x00000000
         *   SE0/SH1 = 0x01000000  (instance index 1 at bit 24)
         *   SE1/SH0 = 0x10000000  (SE index 1 at bit 28)
         *   SE1/SH1 = 0x11000000  (SE=1, SH=1)
         */
        if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (inputLen >= sizeof(ULONG)) {
            PULONG InData = (PULONG)inputBuffer;
            ULONG enable = InData[0]; /* 0=disable (stock 24CU), 1=enable (40CU) */

            /* Per-bank GRBM_GFX_INDEX values (gfx10.1 SA/SE layout).
             * gfx10.1: INSTANCE=bits[7:0], SA=bits[15:8], SE=bits[23:16].
             * BC-250 has 2 SE x 2 SA (4 banks). Broadcast bits 29,30,31. */
            static const ULONG BankSelects[4] = {
                0x00000000,  /* SE0/SA0 */
                0x00000100,  /* SE0/SA1 (SA index 1) */
                0x00010000,  /* SE1/SA0 (SE index 1) */
                0x00010100   /* SE1/SA1 */
            };

            /* Readback verification: count banks where the write stuck. */
            ULONG banksVerified = 0;
            for (ULONG b = 0; b < 4; b++) {
                DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset, BankSelects[b]);
                if (enable) {
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG, 0xFFE00000);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK, 0x0000001F);
                } else {
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG, 0xFFF80000);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK, 0x00000007);
                }
                /* Read back and verify the SPI gate state on this bank.
                 * CC_GC_SHADER_ARRAY_CONFIG CU mask is bits [31:19]; compare
                 * that field (0xFFF80000=0x1FFF stock 24CU vs 0xFFE00000=0x1FFE
                 * unlocked 40CU), NOT the whole DWORD Gï¿½ï¿½ a plain 0xFFE00000 mask
                 * is identical for both states. */
                ULONG spiBack = DreamV3ReadRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK);
                ULONG ccBack = DreamV3ReadRegister(DevExt, AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG);
                ULONG wantSpi = enable ? 0x1F : 0x07;
                ULONG wantCcField = enable ? ((0xFFE00000UL >> 19) & 0x1FFF) : ((0xFFF80000UL >> 19) & 0x1FFF);
                if ((spiBack & 0x1F) == wantSpi &&
                    ((ccBack >> 19) & 0x1FFF) == wantCcField) {
                    banksVerified++;
                } else {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: WGP unlock bank %lu did NOT stick: SPI=0x%08X CC=0x%08X\n",
                        b, spiBack, ccBack));
                }
            }
            /* Restore broadcast select */
            DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);

            if (enable) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: *** WGP UNLOCK ENABLED *** "
                    "CC=0xFFE00000 SPI=0x1F (WGP0-4) Gï¿½ï¿½ %lu/4 banks verified\n", banksVerified));
            } else {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: WGP unlock DISABLED (WGP0-2, stock) Gï¿½ï¿½ %lu/4 banks verified\n",
                    banksVerified));
            }
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Get CU Status --- */
    case 0x80000984: { /* IOCTL_AMDBC250_GET_CU_STATUS */
        if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (outputLen >= sizeof(ULONG) * 4) {
            PULONG OutData = (PULONG)outputBuffer;

            /* SPI_PG_ENABLE_STATIC_WGP_MASK is per-bank; select broadcast
             * first so the reported value is deterministic across banks. */
            DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
            /* Read current register values (BC-250 corrected offsets) */
            ULONG ccConfig = DreamV3ReadRegister(DevExt, AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG);
            ULONG spiMask = DreamV3ReadRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK);

            /* Decode CU count from CC_GC_SHADER_ARRAY_CONFIG */
            /* Bits [31:19] = CU mask, count set bits */
            ULONG cuMask = (ccConfig >> 19) & 0x1FFF;
            ULONG cuCount = 0;
            for (ULONG i = 0; i < 13; i++) {
                if (cuMask & (1 << i)) cuCount++;
            }
            cuCount *= 2; /* Each bit = 2 CUs (1 WGP = 2 CUs) */

            /* SPI_PG is a WGP-enable mask in the LOW bits: stock 0x07 = WGP0-2,
             * unlocked 0x1F = WGP0-4 (see UNLOCK_40CU). Count bits 0-4. */
            ULONG wgpCount = 0;
            for (ULONG i = 0; i < 5; i++) {
                if (spiMask & (1 << i)) wgpCount++;
            }

            OutData[0] = cuCount;      /* Active CUs */
            OutData[1] = wgpCount;     /* Active WGPs */
            OutData[2] = ccConfig;     /* CC register value */
            OutData[3] = spiMask;      /* SPI register value */
            bytesReturned = sizeof(ULONG) * 4;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: CU Status: %lu CUs, %lu WGPs, CC=0x%08X, SPI=0x%08X\n",
                cuCount, wgpCount, ccConfig, spiMask));
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Init Hardware (user-mode provides MMIO base) --- */
    case 0x80000B80: { /* IOCTL_AMDBC250_INIT_HARDWARE */
        /* Require the full struct; partial buffers cause OOB reads of FbPhysicalBase/FbSize */
        if (inputLen >= sizeof(AMDBC250_IOCTL_INIT_HARDWARE)) {
            PAMDBC250_IOCTL_INIT_HARDWARE InitHw = (PAMDBC250_IOCTL_INIT_HARDWARE)inputBuffer;

            /* Serialize re-init: guard the whole map/init sequence against
             * concurrent INIT_HARDWARE calls (double MmMapIoSpace = leak/crash). */
            ExAcquireFastMutex(&DevExt->DeviceMutex);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: INIT_HARDWARE requested: MMIO PA=0x%llX, Size=0x%X\n",
                InitHw->MmioPhysicalBase, InitHw->MmioSize));

            /* Full INIT holds no DeviceMutex during DreamV3HwInitialize
             * (deadlock: KiqInit â†’ 0x900 â†’ DeviceMutex). Reject re-entry. */
            if (DevExt->HwInitInProgress) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: INIT_HARDWARE concurrent re-entry â€” STATUS_DEVICE_BUSY\n"));
                status = STATUS_DEVICE_BUSY;
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                break;
            }

            if (DevExt->HardwareInitialized) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: Hardware already initialized, re-mapping with new base\n"));
                /* Unmap old MMIO if mapped */
                if (DevExt->MmioVirtualBase) {
                    MmUnmapIoSpace(DevExt->MmioVirtualBase, DevExt->MmioSize);
                    DevExt->MmioVirtualBase = NULL;
                }
                /* Unmap old FB if mapped */
                if (DevExt->FbVirtualBase) {
                    MmUnmapIoSpace(DevExt->FbVirtualBase, DevExt->FbSize);
                    DevExt->FbVirtualBase = NULL;
                }
                DevExt->HardwareInitialized = FALSE;
            }

            /* Auto-detect BAR5 from PCIe config if caller passed 0.
             * On Win11 26100 the WDM fallback never gets PnP resources, so
             * the user-mode tool may not know the BAR5 PA. Read it from the
             * PCIe config space (BAR5 = BaseAddresses[5]) via HalGetBusData. */
            if (InitHw->MmioPhysicalBase == 0) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: INIT_HARDWARE MmioPhysicalBase==0, auto-detecting BAR5 via PCIe config\n"));
                BOOLEAN foundPci = FALSE;
                UINT32 fBus = 0, fDev = 0, fFunc = 0;
                for (ULONG bus = 0; bus < 256 && !foundPci; bus++) {
                    for (ULONG dev = 0; dev < 32 && !foundPci; dev++) {
                        for (ULONG func = 0; func < 8 && !foundPci; func++) {
                            ULONG slot = (dev << 0) | (func << 5);
                            PCI_COMMON_CONFIG pc;
                            RtlZeroMemory(&pc, sizeof(pc));
                            ULONG br = HalGetBusDataByOffset(
                                PCIConfiguration, bus, slot, &pc, 0,
                                sizeof(PCI_COMMON_HDR_LENGTH));
                            if (br < sizeof(PCI_COMMON_HDR_LENGTH)) {
                                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                                    "AMDBC250-DREAM-V4.3: PCI scan B%u:D%u:F%u br=%u < hdr_len\n",
                                    bus, dev, func, br));
                                continue;
                            }
                            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                                "AMDBC250-DREAM-V4.3: PCI scan B%u:D%u:F%u VID=0x%04X DID=0x%04X\n",
                                bus, dev, func, pc.VendorID, pc.DeviceID));
                            if (pc.VendorID == 0x1002 && pc.DeviceID == 0x13FE) {
                                foundPci = TRUE;
                                fBus = bus; fDev = dev; fFunc = func;
                                /* BAR5 is at offset 0x24 (BaseAddresses[5]) */
                                ULONG bar5 = pc.u.type0.BaseAddresses[5];
                                /* Mask flags (lower 4 bits) */
                                InitHw->MmioPhysicalBase = (ULONGLONG)(bar5 & 0xFFFFFFF0);
                                if (InitHw->MmioSize == 0)
                                    InitHw->MmioSize = 0x80000; /* 512KB default */
                                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                                    "AMDBC250-DREAM-V4.3: BAR5 auto-detected at B%u:D%u:F%u PA=0x%llX (raw BAR5=0x%08X)\n",
                                    fBus, fDev, fFunc, InitHw->MmioPhysicalBase, bar5));
                            }
                        }
                    }
                }
                if (!foundPci) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: INIT_HARDWARE BAR5 auto-detect FAILED (VEN_1002 DEV_13FE not found)\n"));
                    status = STATUS_NO_SUCH_DEVICE;
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    break;
                }
            }

            /* Validate input */
            if (InitHw->MmioPhysicalBase == 0 || InitHw->MmioSize == 0) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: INIT_HARDWARE invalid params\n"));
                status = STATUS_INVALID_PARAMETER;
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                break;
            }

            /* Map MMIO BAR (BAR2 = register space) */
            DevExt->MmioPhysicalBase.QuadPart = InitHw->MmioPhysicalBase;
            DevExt->MmioSize = InitHw->MmioSize;

            DevExt->MmioVirtualBase = MmMapIoSpace(
                DevExt->MmioPhysicalBase,
                DevExt->MmioSize,
                MmNonCached
            );

            if (DevExt->MmioVirtualBase == NULL) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: MmMapIoSpace FAILED for MMIO PA=0x%llX\n",
                    InitHw->MmioPhysicalBase));
                status = STATUS_INSUFFICIENT_RESOURCES;
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                break;
            }

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: MMIO mapped: VA=%p\n", DevExt->MmioVirtualBase));

            /* Publish the BAR5 mapping to the PSP proxy so it can read SOS
             * status (C2PMSG_81) directly without depending on the PSP driver's
             * own BAR5 mapping (which is often NULL on Win11 26100). */
            Amdbc250PspSetGpuBar5Va(DevExt->MmioVirtualBase);

            /* Map VRAM framebuffer BAR (BAR0) if provided (new struct with Fb fields) */
            if (inputLen >= sizeof(AMDBC250_IOCTL_INIT_HARDWARE) &&
                InitHw->FbPhysicalBase != 0 && InitHw->FbSize != 0) {
                if (DevExt->FbVirtualBase) {
                    MmUnmapIoSpace(DevExt->FbVirtualBase, DevExt->FbSize);
                    DevExt->FbVirtualBase = NULL;
                }
                DevExt->FbPhysicalBase.QuadPart = InitHw->FbPhysicalBase;
                DevExt->FbSize = InitHw->FbSize;
                DevExt->FbVirtualBase = MmMapIoSpace(
                    DevExt->FbPhysicalBase,
                    DevExt->FbSize,
                    MmNonCached
                );
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: VRAM mapped: VA=%p, PA=0x%llX, Size=0x%X\n",
                    DevExt->FbVirtualBase, InitHw->FbPhysicalBase, InitHw->FbSize));
            }

            /* If NBIO_MAP flag set, skip GPU alive test but still enable PCI memory space */
            if (InitHw->Flags & AMDBC250_INIT_FLAG_NBIO_MAP) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: NBIO_MAP flag set - skipping GPU alive test + GPU init\n"));
                
                /* Enable PCI memory space for the GPU to respond to MMIO */
                {
                    BOOLEAN foundPci = FALSE;
                    for (ULONG bus = 0; bus < 256 && !foundPci; bus++) {
                        for (ULONG dev = 0; dev < 32 && !foundPci; dev++) {
                            for (ULONG func = 0; func < 8 && !foundPci; func++) {
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0);
                                ULONG id = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                                if ((id & 0xFFFF) == 0x1002 && ((id >> 16) & 0xFFFF) == 0x13FE) {
                                    foundPci = TRUE;
                                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                        0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
                                    KeMemoryBarrier();
                                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, 0x0007);
                                    KeMemoryBarrier();
                                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                                        "AMDBC250-DREAM-V4.3: PCI enable at B%lu:D%lu:F%lu (NBIO_MAP)\n", bus, dev, func));
                                }
                            }
                        }
                    }
                }
                
                /* Verify GPU responds */
                ULONG gpuId = DreamV3ReadRegister(DevExt, 0x0000);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: GPU reg[0x0000] = 0x%08X (NBIO_MAP test)\n", gpuId));
                
                /* 40 CU unlock deferred Gï¿½ï¿½ inaccurate offsets cause hangs */
                
                DevExt->HardwareInitialized = TRUE;
                DevExt->GpuClockMhz = AMDBC250_BOOST_CLOCK_MHZ;
                DevExt->MemoryClockMhz = AMDBC250_MEMORY_CLOCK_MHZ;

                /* NBIO_MAP: NO KiqInit here â€” PSP proxy (0x900/0x901) works
                 * without KIQ. Calling Amdbc250PspKiqInit â†’ PspProxyInit â†’
                 * PSP GET_GPU_INFO â†’ GPU 0x900 re-acquires DeviceMutex â†’
                 * DEADLOCK (non-recursive FastMutex). KIQ only needed for
                 * SEND_PM4/ring â€” init via separate IOCTL later. */
                DevExt->KiqAvailable = FALSE;

                bytesReturned = sizeof(AMDBC250_IOCTL_INIT_HARDWARE);
                status = STATUS_SUCCESS;
                ExReleaseFastMutex(&DevExt->DeviceMutex);

                /* SDMA ring init SKIPPED â€” suspected BSOD 0x1a source.
                 * Register range 0xE000-0xE018 needs probing first. */
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: NBIO_MAP done (no KIQ), SDMA skipped\n"));
                break;
            }

            /* FULL INIT path entered (Flags=0). Sentinel marker 100 = before
             * DreamV3HwInitialize; if a TDR occurs in the PCI scan / GPU-alive
             * test below, Step_HwInit stays 100. */
            DreamV3MarkHwInitStep(100);

            /* Verify GPU is alive n++ read a known register */
            {
                ULONG gpuId = DreamV3ReadRegister(DevExt, 0x0000); /* GPU_ID or scratch */
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: GPU reg[0x0000] = 0x%08X (GPU alive test)\n", gpuId));
            }

            /* Try to enable PCI Memory Space n++ scan for BC-250 via IO ports */
            {
                BOOLEAN foundPci = FALSE;
                for (ULONG bus = 0; bus < 256 && !foundPci; bus++) {
                    for (ULONG dev = 0; dev < 32 && !foundPci; dev++) {
                        for (ULONG func = 0; func < 8 && !foundPci; func++) {
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0);
                            ULONG id = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                            if ((id & 0xFFFF) == 0x1002 && ((id >> 16) & 0xFFFF) == 0x13FE) {
                                foundPci = TRUE;
                                /* Enable I/O + Mem + BusMaster */
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
                                KeMemoryBarrier();
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, 0x0007);
                                KeMemoryBarrier();
                                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                                    "AMDBC250-DREAM-V4.3: PCI enable at B%lu:D%lu:F%lu\n", bus, dev, func));
                            }
                        }
                    }
                }
                if (!foundPci) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: PCI scan did not find BC-250 (continuing)\n"));
                }

                /* Re-read GPU ID after enable */
                ULONG gpuId2 = DreamV3ReadRegister(DevExt, 0x0000);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: GPU reg[0x0000] AFTER PCI enable = 0x%08X\n", gpuId2));
            }

            /* Mark in-progress UNDER mutex, then release: DreamV3HwInitialize
             * calls Amdbc250PspKiqInit â†’ PspProxyInit â†’ PSP GET_GPU_INFO â†’
             * GPU 0x900 re-acquires DeviceMutex (non-recursive) â†’ DEADLOCK. */
            DevExt->HwInitInProgress = TRUE;
            ExReleaseFastMutex(&DevExt->DeviceMutex);

            NTSTATUS hwStatus = DreamV3HwInitialize(DevExt);
            if (!NT_SUCCESS(hwStatus)) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: HwInitialize failed: 0x%08X (continuing anyway)\n", hwStatus));
            }

            /* Re-acquire to publish result under the same serialization. */
            ExAcquireFastMutex(&DevExt->DeviceMutex);
            DevExt->HardwareInitialized = TRUE;
            DevExt->HwInitInProgress = FALSE;
            ExReleaseFastMutex(&DevExt->DeviceMutex);

            if (DevExt->IhRing.Initialized) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: IH ring active, PA=0x%llX\n",
                    DevExt->IhRing.PhysicalAddress.QuadPart));
            }

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: INIT_HARDWARE complete. GFX ring: %s (PA=0x%llX, %lluKB)\n",
                DevExt->GfxRing.Initialized ? "OK" : "FAIL",
                DevExt->GfxRing.PhysicalAddress.QuadPart,
                (ULONG64)DevExt->GfxRing.SizeInBytes / 1024));

            bytesReturned = sizeof(AMDBC250_IOCTL_INIT_HARDWARE);
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Send PM4 commands to GFX ring --- */
    case 0x80000B84: { /* IOCTL_AMDBC250_SEND_PM4 */
        if (inputLen >= sizeof(AMDBC250_IOCTL_SEND_PM4)) {
            PAMDBC250_IOCTL_SEND_PM4 SendPm4 = (PAMDBC250_IOCTL_SEND_PM4)inputBuffer;

            if (!DevExt->HardwareInitialized) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: SEND_PM4 but hardware not initialized\n"));
                status = STATUS_DEVICE_NOT_READY;
                break;
            }

            if (SendPm4->CommandCount == 0 || SendPm4->CommandCount > 64) {
                status = STATUS_INVALID_PARAMETER;
                break;
            }
            /* Commands[64] is inline in the struct, so sizeof(STRUCT) already
             * covers up to 64 DWORDs. The outer check (inputLen >= sizeof)
             * combined with CommandCount <= 64 is sufficient. */

            /* PATH 1: PSP KIQ ring (preferred n++ KIQ_WPTR works via PSP driver) */
            if (Amdbc250PspKiqIsInitialized()) {
                /* Build PM4 buffer: user commands + EOP fence (if requested).
                 * PSP KIQ submit accepts max 64 DWORDs total. */
                ULONG Pm4Buffer[128];
                ULONG Pm4Count = SendPm4->CommandCount;

                /* Only build the EOP fence packet when a fence page actually
                 * exists. GlobalFence.PhysicalAddress used to be embedded here
                 * untested, and before the fence was extracted it could hold a
                 * DANGLING physical address (allocated then freed inside
                 * InitGfxRing) - a DMA-to-freed-page hazard. Now it is either a
                 * live page or 0, but 0 in a DMA descriptor is still a fault
                 * waiting to happen, so gate it. Same test the software
                 * executor uses at the EOP/RELEASE_MEM case. */
                if (SendPm4->FenceValue > 0 &&
                    DevExt->GlobalFence.VirtualAddress != NULL) {
                    if (Pm4Count > 58) Pm4Count = 58;
                }

                RtlCopyMemory(Pm4Buffer, SendPm4->Commands, Pm4Count * sizeof(ULONG));

                if (SendPm4->FenceValue > 0 &&
                    DevExt->GlobalFence.VirtualAddress != NULL) {
                    ULONG idx = Pm4Count;
                    Pm4Buffer[idx++] = PM4_TYPE3_HDR(IT_EVENT_WRITE_EOP, 5);
                    Pm4Buffer[idx++] = (0x47 << 0) | (5 << 8) | (2 << 12) | (1 << 14);
                    Pm4Buffer[idx++] = (ULONG)DevExt->GlobalFence.PhysicalAddress.QuadPart;
                    Pm4Buffer[idx++] = (ULONG)(DevExt->GlobalFence.PhysicalAddress.QuadPart >> 32);
                    Pm4Buffer[idx++] = (ULONG)SendPm4->FenceValue;
                    Pm4Buffer[idx++] = (ULONG)(SendPm4->FenceValue >> 32);
                    Pm4Count = idx;

                    DevExt->GlobalFence.LastSubmittedValue = (ULONG64)SendPm4->FenceValue;
                }

                status = Amdbc250PspKiqSubmit(Pm4Buffer, Pm4Count);
                if (NT_SUCCESS(status)) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                        "AMDBC250-DREAM-V4.3: SEND_PM4 via PSP KIQ: %lu DWORDs, fence=%llu\n",
                        Pm4Count, (ULONG64)SendPm4->FenceValue));
                    break;
                }
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP KIQ submit failed (0x%08X), trying fallback\n", status));
            }

            /* PATH 2: Legacy GfxRing (HQD/KIQ/GFX doorbell) */
            if (DevExt->GfxRing.VirtualAddress != NULL) {
                KIRQL OldIrql;
                KeAcquireSpinLock(&DevExt->GfxRing.Lock, &OldIrql);

                volatile PULONG Ring = (volatile PULONG)DevExt->GfxRing.VirtualAddress;
                ULONG WPtr = DevExt->GfxRing.WritePointer;
                ULONG RingSize = (ULONG)DevExt->GfxRing.SizeInBytes;
                ULONG BytesNeeded = SendPm4->CommandCount * sizeof(ULONG);
                ULONG EopSize = 6 * sizeof(ULONG); /* EOP packet is 6 DWORDs */
                ULONG TotalBytes = BytesNeeded + (SendPm4->FenceValue > 0 ? EopSize : 0);

                /* Ring wrap if needed (including space for EOP) Gï¿½ï¿½ use 64-bit to avoid overflow */
                if ((ULONG64)WPtr + TotalBytes > RingSize) {
                    ULONG NopCount = (RingSize - WPtr) / sizeof(ULONG);
                    for (ULONG i = 0; i < NopCount; i++) {
                        Ring[WPtr / sizeof(ULONG) + i] = PM4_TYPE2_NOP;
                    }
                    WPtr = 0;
                }

                /* Copy PM4 commands into ring */
                ULONG idx = WPtr / sizeof(ULONG);
                RtlCopyMemory((PVOID)&Ring[idx], SendPm4->Commands, BytesNeeded);
                WPtr += BytesNeeded;

                /* CRITICAL: Update WritePointer BEFORE EOP fence so EOP fence
                 * uses the correct ring offset (after commands, not at old WritePointer). */
                DevExt->GfxRing.WritePointer = WPtr;

                /* Write EOP fence BEFORE doorbell
                 * NOTE: Fence PM4 is written to GfxRing buffer but doorbell
                 * below kicks HQD/KIQ ring Gï¿½ï¿½ fence never consumed by HW.
                 * TODO: Move fence to SavedPm4Cmds/KIQ ring instead. */
                if (SendPm4->FenceValue > 0) {
                    DreamV3WriteEopFence(DevExt, (ULONG64)SendPm4->FenceValue);
                    WPtr = DevExt->GfxRing.WritePointer;
                    DevExt->GlobalFence.LastSubmittedValue = (ULONG64)SendPm4->FenceValue;
                }

                DevExt->GfxRing.WritePointer = WPtr;
                KeMemoryBarrier();

                /* Kick doorbell -- write WPTR to MMIO */
                if (DevExt->UseHqdKiq) {
                    DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                        AMDBC250_GRBM_GFX_INDEX_KIQ_VAL);
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_WPTR_LO, WPtr);
                    DreamV3WriteRegister(DevExt, DevExt->GrbmGfxIndexOffset,
                        AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
                } else if (DevExt->UseKiqRing) {
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_KIQ_WPTR, WPtr);
                } else {
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_GFX_RING0_WPTR, WPtr);
                }

                KeReleaseSpinLock(&DevExt->GfxRing.Lock, OldIrql);

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                    "AMDBC250-DREAM-V4.3: SEND_PM4: %lu DWORDs, WPtr=%u, fence=%u\n",
                    SendPm4->CommandCount, WPtr, SendPm4->FenceValue));
                status = STATUS_SUCCESS;
            } else {
                /* PATH 3: Software PM4 fallback (when no KIQ ring available) */
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: SEND_PM4 via software executor\n"));
                status = DreamV3SwPm4Process(DevExt, SendPm4->Commands,
                    SendPm4->CommandCount, (ULONG64)SendPm4->FenceValue, 32);
                if (NT_SUCCESS(status)) {
                    DevExt->GlobalFence.LastSubmittedValue = (ULONG64)SendPm4->FenceValue;
                }
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Read GPU register (via PSP proxy when available) --- */
    case 0x80000B88: { /* IOCTL_AMDBC250_READ_REG */
        if (inputLen >= sizeof(AMDBC250_IOCTL_REG_ACCESS) &&
            outputLen >= sizeof(AMDBC250_IOCTL_REG_ACCESS)) {
            PAMDBC250_IOCTL_REG_ACCESS RegAcc = (PAMDBC250_IOCTL_REG_ACCESS)inputBuffer;

            if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
                status = STATUS_DEVICE_NOT_READY;
                break;
            }

            if (DevExt->MmioSize < 4 || RegAcc->RegisterOffset > DevExt->MmioSize - 4) {
                status = STATUS_INVALID_PARAMETER;
                break;
            }

            ULONG value = DreamV3ReadRegister(DevExt, RegAcc->RegisterOffset);
            RegAcc->Value = value;
            bytesReturned = sizeof(AMDBC250_IOCTL_REG_ACCESS);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: READ_REG[0x%04X] = 0x%08X\n",
                RegAcc->RegisterOffset, value));
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Write GPU register (via PSP proxy when available) --- */
    case 0x80000B8C: { /* IOCTL_AMDBC250_WRITE_REG */
        if (inputLen >= sizeof(AMDBC250_IOCTL_REG_ACCESS)) {
            PAMDBC250_IOCTL_REG_ACCESS RegAcc = (PAMDBC250_IOCTL_REG_ACCESS)inputBuffer;

            if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
                status = STATUS_DEVICE_NOT_READY;
                break;
            }

            if (DevExt->MmioSize < 4 || RegAcc->RegisterOffset > DevExt->MmioSize - 4) {
                status = STATUS_INVALID_PARAMETER;
                break;
            }

            DreamV3WriteRegister(DevExt, RegAcc->RegisterOffset, RegAcc->Value);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: WRITE_REG[0x%04X] = 0x%08X\n",
                RegAcc->RegisterOffset, RegAcc->Value));
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Read raw PCI config space via ECAM (MMCFG) --- */
    case 0x80000BAC: { /* IOCTL_AMDBC250_READ_PCI_CONFIG */
        if (inputLen >= sizeof(AMDBC250_IOCTL_READ_PCI_CONFIG) &&
            outputLen >= sizeof(AMDBC250_IOCTL_READ_PCI_CONFIG)) {
            PAMDBC250_IOCTL_READ_PCI_CONFIG pci = (PAMDBC250_IOCTL_READ_PCI_CONFIG)inputBuffer;

            UCHAR buffer[256];
            RtlZeroMemory(buffer, sizeof(buffer));
            ULONG readBytes = 0;

            /* Try multiple ECAM base addresses */
            PHYSICAL_ADDRESS ecamBases[] = {
                {0xF0000000, 0},
                {0xF8000000, 0},
                {0xE0000000, 0},
                {0xFC000000, 0},
            };

            for (int b = 0; b < 4 && readBytes == 0; b++) {
                PHYSICAL_ADDRESS pa = ecamBases[b];
                ULONG ecamOffset = (pci->Bus << 20) | (pci->Device << 15) | (pci->Function << 12);
                pa.QuadPart += ecamOffset;

                PUCHAR va = (PUCHAR)MmMapIoSpace(pa, 256, MmNonCached);
                if (va) {
                    UINT16 vendor = READ_REGISTER_USHORT((PUSHORT)va);
                    if (vendor != 0xFFFF && vendor != 0x0000) {
                        for (ULONG off = 0; off < 256; off++) {
                            buffer[off] = READ_REGISTER_UCHAR(va + off);
                        }
                        readBytes = 256;
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                            "AMDBC250: PCI ECAM found at base 0x%llX for B%lu:D%lu:F%lu\n",
                            ecamBases[b].QuadPart, pci->Bus, pci->Device, pci->Function));
                    }
                    MmUnmapIoSpace(va, 256);
                }
            }

            if (readBytes > 0) {
                pci->BytesRead = readBytes;
                RtlCopyMemory(pci->ConfigData, buffer, readBytes);
                bytesReturned = sizeof(AMDBC250_IOCTL_READ_PCI_CONFIG);
                status = STATUS_SUCCESS;
            } else {
                /* Fallback: try IO ports (CF8/CFC) */
                for (ULONG off = 0; off < 256; off += 4) {
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                        0x80000000 | (pci->Bus << 16) | (pci->Device << 11) | (pci->Function << 8) | (off & 0xFC));
                    ULONG data = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                    *(PULONG)(buffer + off) = data;
                }
                pci->BytesRead = 256;
                RtlCopyMemory(pci->ConfigData, buffer, 256);
                bytesReturned = sizeof(AMDBC250_IOCTL_READ_PCI_CONFIG);
                status = STATUS_SUCCESS;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Get hardware status --- */
    case 0x80000B90: { /* IOCTL_AMDBC250_GET_HW_STATUS */
        if (outputLen >= sizeof(AMDBC250_IOCTL_HW_STATUS)) {
            PAMDBC250_IOCTL_HW_STATUS HwStatus = (PAMDBC250_IOCTL_HW_STATUS)outputBuffer;
            RtlZeroMemory(HwStatus, sizeof(*HwStatus));

            HwStatus->MmioMapped = (DevExt->MmioVirtualBase != NULL) ? 1 : 0;
            HwStatus->RingsInitialized = DevExt->GfxRing.Initialized ? 1 : 0;
            HwStatus->FenceInitialized = (DevExt->GlobalFence.VirtualAddress != NULL) ? 1 : 0;
            HwStatus->GfxRingPhysAddr = DevExt->GfxRing.PhysicalAddress.QuadPart;
            HwStatus->GfxRingSize = (UINT32)DevExt->GfxRing.SizeInBytes;
            HwStatus->GfxRingWptr = DevExt->GfxRing.WritePointer;
            HwStatus->GfxRingRptr = DevExt->GfxRing.ReadPointer;
            HwStatus->FencePhysAddr = DevExt->GlobalFence.PhysicalAddress.QuadPart;
            if (DevExt->GlobalFence.VirtualAddress != NULL) {
                HwStatus->FenceValue = *DevExt->GlobalFence.VirtualAddress;
            }
            HwStatus->LastSubmittedFence = DevExt->GlobalFence.LastSubmittedValue;
            bytesReturned = sizeof(AMDBC250_IOCTL_HW_STATUS);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: HW Status: MMIO=%s, Rings=%s, Fence=%s, "
                "RingPA=0x%llX, Fence=%llu/%llu\n",
                HwStatus->MmioMapped ? "YES" : "NO",
                HwStatus->RingsInitialized ? "YES" : "NO",
                HwStatus->FenceInitialized ? "YES" : "NO",
                HwStatus->GfxRingPhysAddr,
                HwStatus->FenceValue, HwStatus->LastSubmittedFence));
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    case 0x80000B94: { /* IOCTL_AMDBC250_READ_PCI_BAR */
        if (outputLen >= sizeof(AMDBC250_IOCTL_PCI_CONFIG) && DevExt != NULL) {
            PAMDBC250_IOCTL_PCI_CONFIG PciCfg = (PAMDBC250_IOCTL_PCI_CONFIG)outputBuffer;
            RtlZeroMemory(PciCfg, sizeof(*PciCfg));

            BOOLEAN found = FALSE;
            UINT32 foundBus = 0, foundDev = 0, foundFunc = 0;

            /* Method 1: HalGetBusDataByOffset */
            for (ULONG bus = 0; bus < 256 && !found; bus++) {
                for (ULONG dev = 0; dev < 32 && !found; dev++) {
                    for (ULONG func = 0; func < 8 && !found; func++) {
                        ULONG slotNumber = (dev << 0) | (func << 5);
                        PCI_COMMON_CONFIG pciCfg;
                        RtlZeroMemory(&pciCfg, sizeof(pciCfg));

                        ULONG bytesRead = HalGetBusDataByOffset(
                            PCIConfiguration, bus, slotNumber,
                            &pciCfg, 0, sizeof(PCI_COMMON_HDR_LENGTH));

                        if (bytesRead < sizeof(PCI_COMMON_HDR_LENGTH))
                            continue;

                        if (pciCfg.VendorID == 0x1002 && pciCfg.DeviceID == 0x13FE) {
                            found = TRUE;
                            foundBus = bus; foundDev = dev; foundFunc = func;
                            PciCfg->VendorId = pciCfg.VendorID;
                            PciCfg->DeviceId = pciCfg.DeviceID;
                            PciCfg->Command = pciCfg.Command;
                            PciCfg->Status = pciCfg.Status;
                            PciCfg->RevisionId = pciCfg.RevisionID;
                            PciCfg->ClassCode = ((ULONG)pciCfg.BaseClass << 16) |
                                                 ((ULONG)pciCfg.SubClass << 8) |
                                                 ((ULONG)pciCfg.ProgIf);
                            PciCfg->Bus = bus;
                        }
                    }
                }
            }

            /* Method 2: IO ports (0xCF8/0xCFC) if HAL failed */
            if (!found) {
                for (ULONG bus = 0; bus < 256 && !found; bus++) {
                    for (ULONG dev = 0; dev < 32 && !found; dev++) {
                        for (ULONG func = 0; func < 8 && !found; func++) {
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0);
                            ULONG id = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                            if ((id & 0xFFFF) == 0x1002 && ((id >> 16) & 0xFFFF) == 0x13FE) {
                                found = TRUE;
                                foundBus = bus; foundDev = dev; foundFunc = func;
                                PciCfg->VendorId = (UINT16)(id & 0xFFFF);
                                PciCfg->DeviceId = (UINT16)((id >> 16) & 0xFFFF);
                                PciCfg->Bus = bus;
                                /* Read command/status at offset 4 */
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 4);
                                ULONG cmdSts = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                                PciCfg->Command = (UINT16)(cmdSts & 0xFFFF);
                                PciCfg->Status = (UINT16)((cmdSts >> 16) & 0xFFFF);
                                /* Read revision/class at offset 8 */
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 8);
                                ULONG revCls = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                                PciCfg->RevisionId = revCls & 0xFF;
                                PciCfg->ClassCode = (revCls >> 8) & 0xFFFFFF;
                            }
                        }
                    }
                }
            }

            if (found) {
                PciCfg->Device = foundDev;
                PciCfg->Function = foundFunc;

                /* Read all 6 BARs using whatever method worked */
                for (ULONG bar = 0; bar < 6; bar++) {
                    UINT32 barValue = 0;
                    ULONG barOffset = 0x10 + (bar * 4);

                    /* Try IO ports first (works on all x64 platforms) */
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                        0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                    barValue = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                    /* Fallback: try HalGetBusDataByOffset */
                    if (barValue == 0) {
                        ULONG slot = (foundDev << 0) | (foundFunc << 5);
                        HalGetBusDataByOffset(PCIConfiguration, foundBus, slot,
                            &barValue, barOffset, sizeof(barValue));
                    }

                    if (barValue == 0) {
                        PciCfg->Bars[bar].PhysicalAddress = 0;
                        PciCfg->Bars[bar].Size = 0;
                        continue;
                    }

                    PciCfg->Bars[bar].IsMemoryBar = (barValue & 1) ? 0 : 1;
                    PciCfg->Bars[bar].Is64Bit = 0;

                    if (PciCfg->Bars[bar].IsMemoryBar) {
                        UINT32 baseMask = 0xFFFFFFF0;
                        PciCfg->Bars[bar].PhysicalAddress = barValue & baseMask;

                        if ((barValue & 0x06) == 0x04) {
                            PciCfg->Bars[bar].Is64Bit = 1;
                            if (bar + 1 < 6) {
                                UINT32 barUpper = 0;
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | ((barOffset + 4) & 0xFC));
                                barUpper = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                                PciCfg->Bars[bar].PhysicalAddress |= ((UINT64)barUpper << 32);
                            }
                        }

                        /* Probe BAR size via IO ports */
                        {
                            UINT32 origLow = 0;
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            origLow = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, 0xFFFFFFFF);

                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            UINT32 probeVal = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                            /* Restore original BAR value */
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, origLow);

                            PciCfg->Bars[bar].Size = (UINT32)(~(probeVal & (UINT32)baseMask)) + 1;
                        }

                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                            "AMDBC250-DREAM-V4.3: BAR[%lu] Mem: PA=0x%llX Size=0x%X 64bit=%s\n",
                            bar, PciCfg->Bars[bar].PhysicalAddress,
                            PciCfg->Bars[bar].Size,
                            PciCfg->Bars[bar].Is64Bit ? "YES" : "NO"));
                    } else {
                        PciCfg->Bars[bar].PhysicalAddress = barValue & 0xFFFFFFFC;
                        PciCfg->Bars[bar].Size = 0;
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                            "AMDBC250-DREAM-V4.3: BAR[%lu] I/O: Port=0x%llX\n",
                            bar, PciCfg->Bars[bar].PhysicalAddress));
                    }
                }

                bytesReturned = sizeof(AMDBC250_IOCTL_PCI_CONFIG);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: Found BC-250 at PCI %lu:%lu.%lu via IO ports\n",
                    foundBus, foundDev, foundFunc));
            } else {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: BC-250 not found on PCI bus (HAL or IO ports)\n"));
                status = STATUS_UNSUCCESSFUL;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- PSP status (integrated into dream driver) --- */
    case 0x80000BA4: { /* IOCTL_AMDBC250_PSP_GET_STATUS */
        PAMDBC250_PSP_CONTEXT pspCtx = Amdbc250PspGetContext();
        if (outputLen >= 4 * sizeof(ULONG)) {
            PULONG out = (PULONG)outputBuffer;
            out[0] = pspCtx->Initialized ? 1 : 0;
            out[1] = pspCtx->SosAlive ? 1 : 0;
            out[2] = DevExt ? (DevExt->NbioUnlocked ? 1 : 0) : 0;
            out[3] = Amdbc250PspReadRegister(0x0244);
            bytesReturned = 4 * sizeof(ULONG);
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Write PCI config space (one DWORD via IO ports) --- */
    case 0x80000BB0: { /* IOCTL_AMDBC250_WRITE_PCI_CONFIG */
        if (inputLen >= sizeof(AMDBC250_IOCTL_WRITE_PCI_CONFIG)) {
            PAMDBC250_IOCTL_WRITE_PCI_CONFIG w = (PAMDBC250_IOCTL_WRITE_PCI_CONFIG)inputBuffer;
            if (w->Offset < 256 && (w->Offset & 3) == 0) {
                /* Method 1: IO port config write */
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                    0x80000000 | (w->Bus << 16) | (w->Device << 11) | (w->Function << 8) | w->Offset);
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, w->Value);
                KeMemoryBarrier();

                /* Verify IO port write */
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                    0x80000000 | (w->Bus << 16) | (w->Device << 11) | (w->Function << 8) | w->Offset);
                KeMemoryBarrier();
                ULONG readback = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                if (readback != w->Value) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: IO port write B%u:D%u:F%u+0x%02X = 0x%08X readback 0x%08X (blocked)\n",
                        w->Bus, w->Device, w->Function, w->Offset, w->Value, readback));

                    /* Method 2: ECAM write (memory-mapped config) n++ try all known bases */
                    PHYSICAL_ADDRESS ecamBases[] = {
                        {0xE0000000, 0}, {0xF0000000, 0}, {0xF8000000, 0}, {0xFC000000, 0},
                    };
                    for (int b = 0; b < 4; b++) {
                        PHYSICAL_ADDRESS pa = ecamBases[b];
                        pa.QuadPart += ((ULONG64)w->Bus << 20) | ((ULONG64)w->Device << 15) |
                                       ((ULONG64)w->Function << 12) | w->Offset;
                        PUCHAR va = (PUCHAR)MmMapIoSpace(pa, 256, MmNonCached);
                        if (va) {
                            /* Test if ECAM is alive by reading vendor ID first */
                            UINT16 vid = *(volatile UINT16*)va;
                            if (vid != 0x0000 && vid != 0xFFFF) {
                                /* ECAM is responsive n++ write the value */
                                *(volatile PULONG)(va) = w->Value;
                                KeMemoryBarrier();
                                ULONG ecamReadback = *(volatile PULONG)(va);
                                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                                    "AMDBC250-DREAM-V4.3: ECAM write B%u:D%u:F%u+0x%02X = 0x%08X "
                                    "via base 0x%llX, readback 0x%08X\n",
                                    w->Bus, w->Device, w->Function, w->Offset, w->Value,
                                    ecamBases[b].QuadPart, ecamReadback));
                            }
                            MmUnmapIoSpace(va, 256);
                        }
                    }
                }

                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: PCI config write B%u:D%u:F%u+0x%02X = 0x%08X\n",
                    w->Bus, w->Device, w->Function, w->Offset, w->Value));
                status = STATUS_SUCCESS;
            } else {
                status = STATUS_INVALID_PARAMETER;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Discover PCI device (BC-250) via all available methods --- */
    case 0x80000BB4: { /* IOCTL_AMDBC250_DISCOVER_PCI */
        if (outputLen >= sizeof(AMDBC250_IOCTL_DISCOVER_PCI)) {
            PAMDBC250_IOCTL_DISCOVER_PCI d = (PAMDBC250_IOCTL_DISCOVER_PCI)outputBuffer;
            RtlZeroMemory(d, sizeof(*d));

            BOOLEAN found = FALSE;
            UINT32 foundBus = 0, foundDev = 0, foundFunc = 0;

            /* Try multiple ECAM base addresses */
            PHYSICAL_ADDRESS ecamBases[] = {
                {0xF0000000, 0}, {0xF8000000, 0}, {0xE0000000, 0}, {0xFC000000, 0},
                {0xFE000000, 0}, {0xC0000000, 0}, {0xD0000000, 0}, {0x80000000, 0},
                {0x90000000, 0}, {0xA0000000, 0}, {0xB0000000, 0}, {0x40000000, 0},
                {0x50000000, 0}, {0x60000000, 0}, {0x70000000, 0},
            };

            for (int b = 0; b < sizeof(ecamBases)/sizeof(ecamBases[0]) && !found; b++) {
                for (ULONG bus = 0; bus < 256 && !found; bus++) {
                    for (ULONG dev = 0; dev < 32 && !found; dev++) {
                        for (ULONG func = 0; func < 8 && !found; func++) {
                            PHYSICAL_ADDRESS pa = ecamBases[b];
                            pa.QuadPart += (bus << 20) | (dev << 15) | (func << 12);
                            PUCHAR va = (PUCHAR)MmMapIoSpace(pa, 8, MmNonCached);
                            if (va) {
                                UINT16 vendor = READ_REGISTER_USHORT((PUSHORT)va);
                                if (vendor == 0x1002) {
                                    UINT16 device = READ_REGISTER_USHORT((PUSHORT)(va + 2));
                                    if (device == 0x13FE) {
                                        d->MethodUsed = 1;
                                        found = TRUE;
                                        foundBus = bus; foundDev = dev; foundFunc = func;
                                    }
                                }
                                MmUnmapIoSpace(va, 8);
                            }
                        }
                    }
                }
            }

            /* Fallback: IO ports */
            if (!found) {
                for (ULONG bus = 0; bus < 256 && !found; bus++) {
                    for (ULONG dev = 0; dev < 32 && !found; dev++) {
                        for (ULONG func = 0; func < 8 && !found; func++) {
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0);
                            ULONG id = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                            if ((id & 0xFFFF) == 0x1002 && ((id >> 16) & 0xFFFF) == 0x13FE) {
                                found = TRUE;
                                d->MethodUsed = 2; /* IO ports */
                                foundBus = bus; foundDev = dev; foundFunc = func;
                            }
                        }
                    }
                }
            }

            if (found) {
                d->VendorFound = 1;
                d->FoundBus = foundBus;
                d->FoundDevice = foundDev;
                d->FoundFunction = foundFunc;
                d->PciConfig.VendorId = 0x1002;
                d->PciConfig.DeviceId = 0x13FE;
                d->PciConfig.Bus = foundBus;
                d->PciConfig.Device = foundDev;
                d->PciConfig.Function = foundFunc;

                /* Read BARs via IO ports */
                for (ULONG bar = 0; bar < 6; bar++) {
                    ULONG barOffset = 0x10 + (bar * 4);
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                        0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                    UINT32 barValue = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                    if (barValue == 0) continue;

                    d->PciConfig.Bars[bar].IsMemoryBar = (barValue & 1) ? 0 : 1;
                    d->PciConfig.Bars[bar].Is64Bit = 0;

                    if (d->PciConfig.Bars[bar].IsMemoryBar) {
                        UINT32 baseMask = 0xFFFFFFF0;
                        d->PciConfig.Bars[bar].PhysicalAddress = barValue & baseMask;
                        if ((barValue & 0x06) == 0x04) {
                            d->PciConfig.Bars[bar].Is64Bit = 1;
                            if (bar + 1 < 6) {
                                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                    0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | ((barOffset + 4) & 0xFC));
                                UINT32 upper = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                                d->PciConfig.Bars[bar].PhysicalAddress |= ((UINT64)upper << 32);
                            }
                        }
                        /* Probe size */
                        {
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            UINT32 orig = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, 0xFFFFFFFF);
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            UINT32 probe = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                                0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | (barOffset & 0xFC));
                            WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, orig);
                            d->PciConfig.Bars[bar].Size = (UINT32)(~(probe & (UINT32)baseMask)) + 1;
                        }
                    } else {
                        d->PciConfig.Bars[bar].PhysicalAddress = barValue & 0xFFFFFFFC;
                    }
                }

                /* Read command register */
                WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8,
                    0x80000000 | (foundBus << 16) | (foundDev << 11) | (foundFunc << 8) | 4);
                d->PciConfig.Command = (UINT16)READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);

                bytesReturned = sizeof(AMDBC250_IOCTL_DISCOVER_PCI);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: DISCOVER_PCI found BC-250 at %lu:%lu.%lu (method %lu)\n",
                    foundBus, foundDev, foundFunc, d->MethodUsed));
            } else {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: DISCOVER_PCI: BC-250 not found via any method\n"));
                status = STATUS_UNSUCCESSFUL;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Direct MMIO test: map any physical address and read/write --- */
    case 0x80000BC0: { /* IOCTL_AMDBC250_MMIO_TEST */
        if (inputLen >= sizeof(AMDBC250_IOCTL_MMIO_TEST) &&
            outputLen >= sizeof(AMDBC250_IOCTL_MMIO_TEST)) {
            PAMDBC250_IOCTL_MMIO_TEST m = (PAMDBC250_IOCTL_MMIO_TEST)inputBuffer;

            m->MapResult = 0;
            m->ValueRead = 0;
            m->ValueWrittenBack = 0;

            if (m->PhysicalAddress != 0 && m->Size >= 4 && m->Size <= 0x1000000) {
                PHYSICAL_ADDRESS pa;
                pa.QuadPart = m->PhysicalAddress;

                PUCHAR va = (PUCHAR)MmMapIoSpace(pa, m->Size, MmNonCached);
                if (va) {
                    m->MapResult = 1;

                    __try {
                        /* Read at offset */
                        if (m->OffsetRead + 4 <= m->Size) {
                            m->ValueRead = READ_REGISTER_ULONG((PULONG)(va + m->OffsetRead));
                        }

                        /* Write at offset if requested */
                        if (m->OffsetWrite != 0 && m->OffsetWrite + 4 <= m->Size) {
                            WRITE_REGISTER_ULONG((PULONG)(va + m->OffsetWrite), m->ValueWrite);
                            KeMemoryBarrier();
                            m->ValueWrittenBack = READ_REGISTER_ULONG((PULONG)(va + m->OffsetWrite));
                        }
                    } __except (EXCEPTION_EXECUTE_HANDLER) {
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                            "AMDBC250-DREAM-V4.3: MMIO_TEST EXCEPTION 0x%08X at PA=0x%llX off=0x%X\n",
                            GetExceptionCode(), m->PhysicalAddress, m->OffsetRead));
                        m->ValueRead = 0xFFFFFFFF;
                        m->ValueWrittenBack = 0;
                        m->MapResult = 0;
                    }

                    MmUnmapIoSpace(va, m->Size);
                    status = STATUS_SUCCESS;
                } else {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: MMIO_TEST MmMapIoSpace FAILED PA=0x%llX sz=0x%X\n",
                        m->PhysicalAddress, m->Size));
                    status = STATUS_INSUFFICIENT_RESOURCES;
                }
            } else {
                status = STATUS_INVALID_PARAMETER;
            }
            bytesReturned = sizeof(AMDBC250_IOCTL_MMIO_TEST);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- I/O Port read/write (for PCI I/O BAR like GPU doorbell) --- */
    case 0x80000BC8: { /* IOCTL_AMDBC250_PORT_IO */
        if (inputLen >= sizeof(AMDBC250_IOCTL_PORT_IO) &&
            outputLen >= sizeof(AMDBC250_IOCTL_PORT_IO)) {
            PAMDBC250_IOCTL_PORT_IO p = (PAMDBC250_IOCTL_PORT_IO)inputBuffer;
            p->Result = 0;

            __try {
                switch (p->Width) {
                case 1:
                    if (p->IsWrite) {
                        WRITE_PORT_UCHAR((PUCHAR)(ULONG_PTR)p->Port, (UCHAR)p->Value);
                    } else {
                        p->Value = READ_PORT_UCHAR((PUCHAR)(ULONG_PTR)p->Port);
                    }
                    p->Result = 1;
                    break;
                case 2:
                    if (p->IsWrite) {
                        WRITE_PORT_USHORT((PUSHORT)(ULONG_PTR)p->Port, (USHORT)p->Value);
                    } else {
                        p->Value = READ_PORT_USHORT((PUSHORT)(ULONG_PTR)p->Port);
                    }
                    p->Result = 1;
                    break;
                case 4:
                    if (p->IsWrite) {
                        WRITE_PORT_ULONG((PULONG)(ULONG_PTR)p->Port, p->Value);
                    } else {
                        p->Value = READ_PORT_ULONG((PULONG)(ULONG_PTR)p->Port);
                    }
                    p->Result = 1;
                    break;
                }
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: PORT_IO EXCEPTION 0x%08X port=0x%04X\n",
                    GetExceptionCode(), p->Port));
                p->Result = 0;
            }

            status = STATUS_SUCCESS;
            bytesReturned = sizeof(AMDBC250_IOCTL_PORT_IO);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- SMN access via MMIO index/data ports --- */
    case 0x80000BC4: { /* IOCTL_AMDBC250_SMN_ACCESS */
        if (inputLen >= sizeof(AMDBC250_IOCTL_SMN_ACCESS) &&
            outputLen >= sizeof(AMDBC250_IOCTL_SMN_ACCESS)) {
            PAMDBC250_IOCTL_SMN_ACCESS s = (PAMDBC250_IOCTL_SMN_ACCESS)inputBuffer;

            /* Default SMN ports for Cyan Skillfish (PS5 APU) */
            UINT32 idxPort = s->IndexPort ? s->IndexPort : 0x3B10528;
            UINT32 dataPort = s->DataPort ? s->DataPort : 0x3B10564;
            s->Result = 0;

            __try {
                /* Map the index port MMIO register */
                PHYSICAL_ADDRESS paIdx;
                paIdx.QuadPart = idxPort;
                PUCHAR vaIdx = (PUCHAR)MmMapIoSpace(paIdx, 4, MmNonCached);

                /* Map the data port MMIO register */
                PHYSICAL_ADDRESS paData;
                paData.QuadPart = dataPort;
                PUCHAR vaData = (PUCHAR)MmMapIoSpace(paData, 4, MmNonCached);

                if (vaIdx && vaData) {
                    volatile PULONG pIdx = (volatile PULONG)vaIdx;
                    volatile PULONG pData = (volatile PULONG)vaData;

                    if (s->IsWrite) {
                        /* Write: index ? SMN address, data ? SMN value */
                        WRITE_REGISTER_ULONG(pIdx, s->SmnAddress);
                        KeMemoryBarrier();
                        WRITE_REGISTER_ULONG(pData, s->SmnData);
                        KeMemoryBarrier();
                        s->SmnData = READ_REGISTER_ULONG(pData);
                    } else {
                        /* Read: index ? SMN address, read data */
                        WRITE_REGISTER_ULONG(pIdx, s->SmnAddress);
                        KeMemoryBarrier();
                        s->SmnData = READ_REGISTER_ULONG(pData);
                    }
                    s->Result = 1;
                }

                if (vaIdx) MmUnmapIoSpace(vaIdx, 4);
                if (vaData) MmUnmapIoSpace(vaData, 4);
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: SMN_ACCESS EXCEPTION 0x%08X addr=0x%08X\n",
                    GetExceptionCode(), s->SmnAddress));
                s->Result = 0;
            }

            status = STATUS_SUCCESS;
            bytesReturned = sizeof(AMDBC250_IOCTL_SMN_ACCESS);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- PCI config SMN window 00:00.0 0xB8/0xBC (Linux Bc250PciTransport retest) --- */
    case 0x80000C30: { /* IOCTL_AMDBC250_PCI_SMN_ACCESS = CTL_CODE(0x9C) */
        if (inputLen >= sizeof(AMDBC250_IOCTL_PCI_SMN_ACCESS) &&
            outputLen >= sizeof(AMDBC250_IOCTL_PCI_SMN_ACCESS)) {
            PAMDBC250_IOCTL_PCI_SMN_ACCESS p = (PAMDBC250_IOCTL_PCI_SMN_ACCESS)inputBuffer;
            ULONG bus = p->Bus, dev = p->Device, func = p->Function;
            if (bus > 255) bus = 0; if (dev > 31) dev = 0; if (func > 7) func = 0;
            p->Result = 0; p->Method = 0; p->Bar5SmnData = 0xFFFFFFFF;
            /* Serialise against SMU_CPU_MSG and SMU_MSG_ARGS. Those helpers do
             * four independent writes over the SAME shared NBIO SMN index/data
             * ports (BAR5+0x38/0x3C) that the BAR5 comparison read below also
             * uses. Without this lock, a concurrent SMU round-trip can land
             * between the index write and the data read, so a caller silently
             * reads a different SMN address than the one it asked for. */
            if (DevExt) ExAcquireFastMutex(&DevExt->DeviceMutex);
            __try {
                /* Method 1: CF8/CFC ports (legacy PCI config) */
                ULONG addrB8 = 0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0xB8;
                ULONG addrBC = 0x80000000 | (bus << 16) | (dev << 11) | (func << 8) | 0xBC;
                if (p->IsWrite) {
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrB8); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, p->SmnAddress); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrBC); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, p->SmnData); KeMemoryBarrier();
                    /* readback */
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrB8); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, p->SmnAddress); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrBC); KeMemoryBarrier();
                    p->SmnData = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                    p->Result = 1; p->Method = 1;
                } else {
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrB8); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCFC, p->SmnAddress); KeMemoryBarrier();
                    WRITE_PORT_ULONG((PULONG)(UINT_PTR)0xCF8, addrBC); KeMemoryBarrier();
                    p->SmnData = READ_PORT_ULONG((PULONG)(UINT_PTR)0xCFC);
                    p->Result = 1; p->Method = 1;
                }
                /* Also read same SMN via BAR5+0x38/0x3C for comparison */
                if (DevExt && DevExt->MmioVirtualBase) {
                    volatile PULONG bar5_38 = (volatile PULONG)((PUCHAR)DevExt->MmioVirtualBase + 0x38);
                    volatile PULONG bar5_3C = (volatile PULONG)((PUCHAR)DevExt->MmioVirtualBase + 0x3C);
                    WRITE_REGISTER_ULONG((PULONG)bar5_38, p->SmnAddress); KeMemoryBarrier();
                    (void)READ_REGISTER_ULONG((PULONG)bar5_38);
                    p->Bar5SmnData = READ_REGISTER_ULONG((PULONG)bar5_3C);
                }
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250: PCI_SMN %s B%u:D%u:F%u SMN 0x%08X -> 0x%08X (bar5 0x%08X) via CF8/CFC\n",
                    p->IsWrite?"W":"R", bus, dev, func, p->SmnAddress, p->SmnData, p->Bar5SmnData));
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250: PCI_SMN EXCEPTION 0x%08X addr 0x%08X\n", GetExceptionCode(), p->SmnAddress));
                p->Result = 0;
            }
            if (DevExt) ExReleaseFastMutex(&DevExt->DeviceMutex);
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(AMDBC250_IOCTL_PCI_SMN_ACCESS);
        } else { status = STATUS_BUFFER_TOO_SMALL; }
        break;
    }

    /* --- GPU Info --- */
    case 0x80000C00: { /* IOCTL_AMDBC250_GET_GPU_INFO */
        if (outputLen >= 48) {
            PDREAM_V3_DEVICE_EXTENSION ext = (PDREAM_V3_DEVICE_EXTENSION)g_ControlDevice->DeviceExtension;
            UINT32 *out = (UINT32 *)outputBuffer;
            /* Read GPU_ID from BAR5 offset 0x0000 */
            __try {
                if (ext && ext->MmioVirtualBase) {
                    out[0] = READ_REGISTER_ULONG((PULONG)ext->MmioVirtualBase);  /* GPU_ID */
                } else {
                    out[0] = 0;
                }
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                out[0] = 0;
            }
            out[1] = 0x1002;  /* Vendor ID: AMD */
            out[2] = 0x13FE;  /* Device ID: BC-250 */
            out[3] = 24;      /* Compute Units */
            out[4] = 1536;    /* Stream Processors */
            /* Architecture string: "Cyan Skillfish(GFX10" (20 chars) */
            out[5] = 0x6E617943; /* "Cyan" */
            out[6] = 0x696B5320; /* " Ski" */
            out[7] = 0x666C6C6C; /* "lllf" */
            out[8] = 0x28687369; /* "ish(" */
            out[9] = 0x30315846; /* "FX10" */
            status = STATUS_SUCCESS;
            bytesReturned = 48;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Firewall Status --- */
    case 0x80000C04: { /* IOCTL_AMDBC250_GET_FIREWALL_STATUS */
        if (outputLen >= 12) {
            UINT32 *out = (UINT32 *)outputBuffer;
            out[0] = 6;   /* Allowed blocks: MMHUB, GC, DF, HDP, NBIO, GPU_ID */
            out[1] = 7;   /* Blocked reads: GRBM, CP, CLK, RSMU, UVD, SDMA, RLCG */
            out[2] = 7;   /* Blocked writes: same */
            status = STATUS_SUCCESS;
            bytesReturned = 12;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Register Test (Read + Write + ReadBack) --- */
    case 0x80000C08: { /* IOCTL_AMDBC250_TEST_REGISTER */
        if (inputLen >= 8 && outputLen >= 20) {
            PDREAM_V3_DEVICE_EXTENSION ext = (PDREAM_V3_DEVICE_EXTENSION)g_ControlDevice->DeviceExtension;
            UINT32 *in = (UINT32 *)inputBuffer;
            UINT32 *out = (UINT32 *)outputBuffer;
            UINT32 regAddr = in[0];
            UINT32 writeVal = in[1];

            __try {
                if (ext && ext->MmioVirtualBase && regAddr < ext->MmioSize) {
                    PUCHAR regVa = (PUCHAR)ext->MmioVirtualBase + regAddr;
                    out[0] = READ_REGISTER_ULONG((PULONG)regVa);  /* ReadBefore */
                    WRITE_REGISTER_ULONG((PULONG)regVa, writeVal);
                    KeMemoryBarrier();
                    out[1] = READ_REGISTER_ULONG((PULONG)regVa);  /* ReadAfter */
                    out[2] = (out[1] == writeVal) ? 1 : 0;  /* WriteSuccess */
                } else {
                    out[0] = 0;
                    out[1] = 0;
                    out[2] = 0;
                }
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                out[0] = 0;
                out[1] = 0;
                out[2] = 0;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: TEST_REGISTER EXCEPTION addr=0x%08X\n", regAddr));
            }

            status = STATUS_SUCCESS;
            bytesReturned = 20;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Read Physical Memory (verify write, debug) --- */
    case 0x80000C14: { /* IOCTL_AMDBC250_READ_PHYSICAL_MEM */
        /* Input: {PA_lo (ULONG), PA_hi (ULONG), size (ULONG)}
         * Output: data[0..size-1] */
        if (inputLen >= sizeof(ULONG) * 3 && outputLen >= 1) {
            PULONG InData = (PULONG)inputBuffer;
            PHYSICAL_ADDRESS pa;
            pa.QuadPart = ((ULONG64)InData[1] << 32) | InData[0];
            ULONG size = InData[2];
            if (size > 0 && size <= 4096 && size <= outputLen && pa.QuadPart != 0) {
                __try {
                    PHYSICAL_ADDRESS pagePa;
                    pagePa.QuadPart = pa.QuadPart & ~(ULONG64)0xFFF;
                    ULONG pageOff = (ULONG)(pa.QuadPart & 0xFFF);
                    ULONG mapSize = (pageOff + size + 0xFFF) & ~(ULONG)0xFFF;
                    PUCHAR va = (PUCHAR)MmMapIoSpace(pagePa, mapSize, MmNonCached);
                    if (va) {
                        RtlCopyMemory(outputBuffer, va + pageOff, size);
                        MmUnmapIoSpace(va, mapSize);
                        bytesReturned = size;
                    } else {
                        status = STATUS_INSUFFICIENT_RESOURCES;
                    }
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    status = STATUS_ACCESS_VIOLATION;
                }
            } else {
                status = STATUS_INVALID_PARAMETER;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Write Physical Memory (for shader loading on BC-250) --- */
    case 0x80000C10: { /* IOCTL_AMDBC250_WRITE_PHYSICAL_MEM */
        /* Input: {PA_lo (ULONG), PA_hi (ULONG), size (ULONG), data[0..size-1] (BYTE)}
         * Maps physical address (page-aligned internally), copies data, unmaps. */
        if (inputLen >= (LONG)(sizeof(ULONG) * 3 + 1)) {
            PULONG InData = (PULONG)inputBuffer;
            PHYSICAL_ADDRESS pa;
            pa.QuadPart = ((ULONG64)InData[1] << 32) | InData[0];
            ULONG size = InData[2];
            ULONG inputHdr = sizeof(ULONG) * 3;
            if (size > 0 && size <= 4096 && pa.QuadPart != 0 &&
                inputLen >= inputHdr && (LONG)((inputHdr + size) - inputLen) <= 0) {
                __try {
                    /* MmMapIoSpace requires page-aligned physical address */
                    PHYSICAL_ADDRESS pagePa;
                    pagePa.QuadPart = pa.QuadPart & ~(ULONG64)0xFFF;
                    ULONG pageOff = (ULONG)(pa.QuadPart & 0xFFF);
                    ULONG mapSize = (pageOff + size + 0xFFF) & ~(ULONG)0xFFF;
                    PUCHAR va = (PUCHAR)MmMapIoSpace(pagePa, mapSize, MmNonCached);
                    if (va) {
                        RtlCopyMemory(va + pageOff, (PUCHAR)inputBuffer + inputHdr, size);
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                            "AMDBC250-DREAM-V4.3: WritePhys OK PA=0x%llX sz=%lu off=%lu mapsz=%lu\n",
                            pa.QuadPart, size, pageOff, mapSize));
                    } else {
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                            "AMDBC250-DREAM-V4.3: WritePhys MmMapIoSpace FAILED PA=0x%llX\n",
                            pa.QuadPart));
                        status = STATUS_INSUFFICIENT_RESOURCES;
                    }
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "AMDBC250-DREAM-V4.3: WritePhys EXCEPTION PA=0x%llX\n",
                        pa.QuadPart));
                    status = STATUS_ACCESS_VIOLATION;
                }
            } else {
                status = STATUS_INVALID_PARAMETER;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- NBIO Status (live check) --- */
    case 0x80000C0C: { /* IOCTL_AMDBC250_GET_NBIO_STATUS */
        if (outputLen >= 5 * sizeof(ULONG)) {
            PAMDBC250_PSP_CONTEXT pspCtx = Amdbc250PspGetContext();
            PULONG out = (PULONG)outputBuffer;
            ULONG sol = 0;
            ULONG grbm = 0xFFFFFFFF;
            ULONG cp = 0xFFFFFFFF;
            ULONG clk = 0xFFFFFFFF;

            __try {
                if (pspCtx && pspCtx->MmioBase) {
                    sol = Amdbc250PspReadRegister(0x0244);
                }
                if (DevExt && DevExt->MmioVirtualBase) {
                    /* Try KIQ first - bypasses NBIO firewall */
                    if (Amdbc250PspKiqAvailable()) {
                        grbm = Amdbc250PspKiqReadReg(AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG);
                        cp   = Amdbc250PspKiqReadReg(AMDBC250_REG_GRBM_STATUS);
                        clk  = Amdbc250PspKiqReadReg(0x0D00);
                    } else {
                        grbm = READ_REGISTER_ULONG((PULONG)((PUCHAR)DevExt->MmioVirtualBase + AMDBC250_REG_CC_GC_SHADER_ARRAY_CONFIG));
                        cp = READ_REGISTER_ULONG((PULONG)((PUCHAR)DevExt->MmioVirtualBase + AMDBC250_REG_GRBM_STATUS));
                        clk = READ_REGISTER_ULONG((PULONG)((PUCHAR)DevExt->MmioVirtualBase + 0x0D00));
                    }
                }
            } __except (EXCEPTION_EXECUTE_HANDLER) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: GET_NBIO_STATUS exception\n"));
            }

            /* C2PMSG_81 (0x58244) carries SOS status; on BC-250 bit31 is NOT
             * the alive flag (verified live: 0x002B9309 with ring working), so
             * report "alive" for any non-zero status. */
            if (sol != 0) { out[0] = 1; } else { out[0] = 0; }
            if (grbm != 0xFFFFFFFF && grbm != 0x00000000) {
                out[1] = 0;  /* NBIO unlocked */
                /* Auto-init GFX ring if needed */
                if (DevExt && !DevExt->GfxRing.Initialized) {
                    DreamV3HwInitGfxRing(DevExt);
                }
            } else {
                out[1] = 1;  /* NBIO locked */
            }
            out[2] = sol;
            out[3] = grbm;
            out[4] = cp;
            out[2] = sol;     /* C2PMSG_81 raw value */
            out[3] = grbm;    /* GRBM_STATUS raw value */
            out[4] = cp;      /* CP raw value */
            bytesReturned = 5 * sizeof(ULONG);
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- BAR5 Proxy Read (for PSP driver mailbox access) --- */
    case 0x900: { /* IOCTL_AMDBC250_BAR5_READ_PROXY */
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "BAR5_PROXY_READ: inputLen=%lu outputLen=%lu DevExt=%p Mmio=%p\n",
            inputLen, outputLen, DevExt, DevExt ? DevExt->MmioVirtualBase : NULL));
        if (inputLen >= sizeof(ULONG) && outputLen >= sizeof(ULONG) && DevExt) {
            PULONG inOffset = (PULONG)inputBuffer;
            PULONG outValue = (PULONG)outputBuffer;
            ULONG offset = *inOffset;

            if (DevExt->MmioVirtualBase && offset <= 0x80000 - sizeof(ULONG)) {
                PUCHAR mmioBase = (PUCHAR)DevExt->MmioVirtualBase;
                /* Serialize with GPU-own MMIO (UNLOCK_40CU, SMU, rings). */
                ExAcquireFastMutex(&DevExt->DeviceMutex);
                __try {
                    *outValue = READ_REGISTER_ULONG((PULONG)(mmioBase + offset));
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    *outValue = 0xFFFFFFFF;
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_DEVICE_NOT_READY;
                    break;
                }
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                bytesReturned = sizeof(ULONG);
                status = STATUS_SUCCESS;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                    "AMDBC250-DREAM-V4.3: BAR5_PROXY_READ offset=0x%X value=0x%08X\n",
                    offset, *outValue));
            } else {
                *outValue = 0xFFFFFFFF;
                bytesReturned = sizeof(ULONG);
                status = STATUS_BUFFER_TOO_SMALL;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    case 0x901: { /* IOCTL_AMDBC250_BAR5_WRITE_PROXY */
        if (inputLen >= sizeof(ULONG) * 2 && DevExt && DevExt->MmioVirtualBase) {
            PULONG params = (PULONG)inputBuffer;
            ULONG offset = params[0];
            ULONG value = params[1];

            if (offset <= 0x80000 - sizeof(ULONG)) {
                PUCHAR mmioBase = (PUCHAR)DevExt->MmioVirtualBase;
                ExAcquireFastMutex(&DevExt->DeviceMutex);
                __try {
                    WRITE_REGISTER_ULONG((PULONG)(mmioBase + offset), value);
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_DEVICE_NOT_READY;
                    break;
                }
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                bytesReturned = 0;
                status = STATUS_SUCCESS;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                    "AMDBC250-DREAM-V4.3: BAR5_PROXY_WRITE offset=0x%X value=0x%08X\n",
                    offset, value));
            } else {
                status = STATUS_ARRAY_BOUNDS_EXCEEDED;
            }
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    case IOCTL_AMDBC250_BAR5_READ_PROXY: {
        if (outputLen >= sizeof(AMDBC250_IOCTL_BAR5_READ_PROXY) && DevExt && DevExt->MmioVirtualBase) {
            PAMDBC250_IOCTL_BAR5_READ_PROXY bar5Info = (PAMDBC250_IOCTL_BAR5_READ_PROXY)outputBuffer;
            bar5Info->Bar5VirtualAddress = (UINT64)DevExt->MmioVirtualBase;
            bar5Info->Bar5Size = 0x80000;
            bytesReturned = sizeof(AMDBC250_IOCTL_BAR5_READ_PROXY);
            status = STATUS_SUCCESS;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
                "AMDBC250-DREAM-V4.3: BAR5_PROXY returning VA=0x%llX size=0x%X\n",
                bar5Info->Bar5VirtualAddress, bar5Info->Bar5Size));
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Direct PSP mailbox: load IP firmware via C2PMSG_35/36/37/81 (no PSP driver) --- */
    case IOCTL_AMDBC250_PSP_LOAD_IP_FW: {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW entered, inputLen=%u outputLen=%u\n",
            inputLen, outputLen));

        if (!DevExt || !DevExt->MmioVirtualBase || DevExt->MmioSize < 0x58248) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (inputLen < sizeof(AMDBC250_IOCTL_PSP_LOAD_IP_FW) ||
            outputLen < sizeof(AMDBC250_IOCTL_PSP_LOAD_IP_FW)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_PSP_LOAD_IP_FW req = (PAMDBC250_IOCTL_PSP_LOAD_IP_FW)inputBuffer;
        PAMDBC250_IOCTL_PSP_LOAD_IP_FW resp = (PAMDBC250_IOCTL_PSP_LOAD_IP_FW)outputBuffer;

        ULONG fwType = req->FwType;
        ULONG fwSize = req->FwSize;

        resp->Result = 0;
        resp->C2Pmsg35After = 0;
        resp->C2Pmsg81After = 0;

        /* Validate firmware type. */
        if (fwType < 1 || fwType > 10) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW - invalid type %u\n", fwType));
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        if (fwSize < 64 || fwSize > 4 * 1024 * 1024) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW - invalid size %u\n", fwSize));
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Firmware data follows the header. */
        const UINT8 *fwBlob = (const UINT8 *)(req + 1);
        ULONG blobAvailable = inputLen - sizeof(AMDBC250_IOCTL_PSP_LOAD_IP_FW);
        if (blobAvailable < fwSize) {
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Allocate contiguous physical memory for the firmware. */
        PHYSICAL_ADDRESS low = {0}, high = {0}, boundary = {0};
        high.QuadPart = 0xFFFFFFFFULL;
        PVOID fwVa = MmAllocateContiguousMemorySpecifyCache(
            fwSize, low, high, boundary, MmNonCached);
        if (!fwVa) {
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }
        RtlCopyMemory(fwVa, fwBlob, fwSize);
        PHYSICAL_ADDRESS fwPa = MmGetPhysicalAddress(fwVa);

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW type=%u size=%u PA=0x%llX\n",
            fwType, fwSize, fwPa.QuadPart));

        /* Call the direct mailbox function. */
        NTSTATUS pspStatus = Amdbc250PspDirectLoadIpFw(
            DevExt->MmioVirtualBase, fwType, fwSize, fwPa,
            &resp->C2Pmsg35After, &resp->C2Pmsg81After);

        if (NT_SUCCESS(pspStatus)) {
            resp->Result = 1;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW type=%u OK (C35=0x%08X C81=0x%08X)\n",
                fwType, resp->C2Pmsg35After, resp->C2Pmsg81After));
        } else {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_IP_FW type=%u FAILED (0x%08X)\n",
                fwType, pspStatus));
        }

        MmFreeContiguousMemory(fwVa);

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*resp);
        break;
    }

    /* --- Direct PSP bootloader: load Ta.bin as TOS (TOS test 2026-08-18) --- */
    case IOCTL_AMDBC250_PSP_LOAD_TOS: {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_LOAD_TOS entered, inputLen=%u outputLen=%u\n",
            inputLen, outputLen));

        if (!DevExt || !DevExt->MmioVirtualBase || DevExt->MmioSize < 0x58248) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (inputLen < sizeof(AMDBC250_IOCTL_PSP_LOAD_TOS) ||
            outputLen < sizeof(AMDBC250_IOCTL_PSP_LOAD_TOS)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_PSP_LOAD_TOS req = (PAMDBC250_IOCTL_PSP_LOAD_TOS)inputBuffer;
        PAMDBC250_IOCTL_PSP_LOAD_TOS resp = (PAMDBC250_IOCTL_PSP_LOAD_TOS)outputBuffer;

        ULONG fwSize = req->FwSize;

        resp->Result = 0;
        resp->C2Pmsg64Before = 0;
        resp->C2Pmsg64After = 0;
        resp->C2Pmsg35After = 0;
        resp->C2Pmsg81After = 0;

        if (fwSize < 64 || fwSize > 4 * 1024 * 1024) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_TOS - invalid size %u\n", fwSize));
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Firmware data follows the header. */
        const UINT8 *fwBlob = (const UINT8 *)(req + 1);
        ULONG blobAvailable = inputLen - sizeof(AMDBC250_IOCTL_PSP_LOAD_TOS);
        if (blobAvailable < fwSize) {
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Allocate contiguous physical memory for the firmware. */
        PHYSICAL_ADDRESS low = {0}, high = {0}, boundary = {0};
        high.QuadPart = 0xFFFFFFFFULL;
        PVOID fwVa = MmAllocateContiguousMemorySpecifyCache(
            fwSize, low, high, boundary, MmNonCached);
        if (!fwVa) {
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }
        RtlCopyMemory(fwVa, fwBlob, fwSize);
        PHYSICAL_ADDRESS fwPa = MmGetPhysicalAddress(fwVa);

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_LOAD_TOS size=%u PA=0x%llX\n",
            fwSize, fwPa.QuadPart));

        NTSTATUS pspStatus = Amdbc250PspDirectLoadTos(
            DevExt->MmioVirtualBase, fwSize, fwPa,
            &resp->C2Pmsg64Before, &resp->C2Pmsg64After,
            &resp->C2Pmsg35After, &resp->C2Pmsg81After);

        if (NT_SUCCESS(pspStatus)) {
            resp->Result = 1;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_TOS OK (C64=0x%08X C35=0x%08X C81=0x%08X)\n",
                resp->C2Pmsg64After, resp->C2Pmsg35After, resp->C2Pmsg81After));
        } else {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP_LOAD_TOS FAILED (0x%08X, C64=0x%08X)\n",
                pspStatus, resp->C2Pmsg64After));
        }

        MmFreeContiguousMemory(fwVa);

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*resp);
        break;
    }

    /* --- Direct SMU message via SMN (BAR5+0x38/0x3C, no PSP driver) --- */
    case IOCTL_AMDBC250_PSP_SMU_MSG: {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_SMU_MSG entered\n"));

        if (!DevExt || !DevExt->MmioVirtualBase) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (inputLen < sizeof(AMDBC250_IOCTL_PSP_SMU_MSG) ||
            outputLen < sizeof(AMDBC250_IOCTL_PSP_SMU_MSG)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_PSP_SMU_MSG req = (PAMDBC250_IOCTL_PSP_SMU_MSG)inputBuffer;
        PAMDBC250_IOCTL_PSP_SMU_MSG resp = (PAMDBC250_IOCTL_PSP_SMU_MSG)outputBuffer;

        resp->Result = 0;
        resp->Response = 0;
        resp->ResponseStatus = 0;

        NTSTATUS smuStatus = Amdbc250PspDirectSmuMsg(
            DevExt->MmioVirtualBase, req->Message, req->Argument,
            &resp->Response, &resp->ResponseStatus);

        if (NT_SUCCESS(smuStatus) && resp->ResponseStatus == 1) {
            resp->Result = 1;
        }

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: PSP_SMU_MSG msg=0x%X arg=0x%X resp=0x%X status=%u\n",
            req->Message, req->Argument, resp->Response, resp->ResponseStatus));

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*resp);
        break;
    }

    /* --- GPU-local KIQ test: allocate ring + program HQD + submit PM4, all via BAR5 --- */
    case 0x80000BE4: /* IOCTL_AMDBC250_GPU_IB_TEST = CTL_CODE_AMDBC250(0x89) - force IB mode */
        if (outputLen >= sizeof(AMDBC250_IOCTL_GPU_KIQ_TEST) && DevExt && DevExt->MmioVirtualBase) {
            ((PAMDBC250_IOCTL_GPU_KIQ_TEST)outputBuffer)->UseIB = 1;
        }
        /* fall through */
    case 0x80000BD0: { /* IOCTL_AMDBC250_GPU_KIQ_TEST = CTL_CODE_AMDBC250(0x84) */
        if (outputLen >= sizeof(AMDBC250_IOCTL_GPU_KIQ_TEST) && DevExt && DevExt->MmioVirtualBase) {
            PAMDBC250_IOCTL_GPU_KIQ_TEST kiqTest = (PAMDBC250_IOCTL_GPU_KIQ_TEST)outputBuffer;
            PUCHAR mmio = (PUCHAR)DevExt->MmioVirtualBase;
            ULONG useIb = kiqTest->UseIB;  /* Save input flag before zero */
            RtlZeroMemory(kiqTest, sizeof(*kiqTest));
            kiqTest->MmioMapped = 1;
            kiqTest->UseIB = useIb;

            /* Save live GPU state we are about to perturb, so cleanup can restore it
             * and we don't blank a display-driving GPU.
             * Non-GRBM-indexed regs (GCVM/ME/RLC) read fine in broadcast mode.
             * KIQ_BASE/WPTR are GRBM-indexed: must select KIQ (ME=1) first or
             * they read 0 in broadcast (the live value only appears with ME=1). */
            ULONG savedGcvmCntl  = DreamV3ReadRegister(DevExt, 0x0B460); /* GCVM_CONTEXT0_CNTL */
            ULONG savedGcvmPtLo  = DreamV3ReadRegister(DevExt, 0x6C8C);  /* GCVM_CONTEXT0_PT_BASE_LO */
            ULONG savedGcvmPtHi  = DreamV3ReadRegister(DevExt, 0x6C90);  /* GCVM_CONTEXT0_PT_BASE_HI */
            ULONG savedMeCntl    = DreamV3ReadRegister(DevExt, 0x4A74);  /* ME_CNTL */
            ULONG savedMecCntl   = DreamV3ReadRegister(DevExt, 0x4B14);  /* CP_MEC_CNTL (GC) */
            ULONG savedRlcSched  = DreamV3ReadRegister(DevExt, 0xECA8);  /* RLC_CP_SCHEDULERS */

            ULONG grbmLive = DreamV3ReadRegister(DevExt, 0x34D0);        /* GRBM_INDEX */
            DreamV3WriteRegister(DevExt, 0x34D0, 0x00010000);           /* select KIQ (ME=1) */
            ULONG savedKiQBaseLo = DreamV3ReadRegister(DevExt, 0xE060);  /* KIQ_BASE_LO */
            ULONG savedKiQBaseHi = DreamV3ReadRegister(DevExt, 0xE064);  /* KIQ_BASE_HI */
            ULONG savedKiQWptr   = DreamV3ReadRegister(DevExt, 0xE078);  /* KIQ_WPTR */
            DreamV3WriteRegister(DevExt, 0x34D0, grbmLive);              /* restore live GRBM */

            /* Step 2a: Load CP microcode (ME/PFP/CE/MEC) so MEC0 can run the KIQ.
             * In NBIO_MAP fallback DreamV3HwInitialize() is skipped, so firmware
             * was never loaded -> MEC0 had no microcode and could not fetch/execute.
             * DreamV3LoadAllFirmware() uploads via IC_BASE DMA from bc-250\*.bin. */
            {
                NTSTATUS fwStatus = DreamV3LoadAllFirmware(DevExt);
                kiqTest->FwLoaded = (NT_SUCCESS(fwStatus)) ? 1 : 0;
                kiqTest->MecCntlBefore = savedMecCntl;
                KdPrint((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "GPU_KIQ_TEST: DreamV3LoadAllFirmware -> 0x%08X (FwLoaded=%u) CP_MEC_CNTL=0x%08X\n",
                    fwStatus, kiqTest->FwLoaded, savedMecCntl));
            }

            /* PT page variables (declared here for cleanup access) */
            PVOID ptPml4Va = NULL, ptPdpVa = NULL, ptPdVa = NULL, ptPtVa = NULL;
            PHYSICAL_ADDRESS ptPml4Pa = {0}, ptPdpPa = {0}, ptPdPa = {0}, ptPtPa = {0};

            /* Register access via DreamV3WriteRegister (WRITE_REGISTER_ULONG n++ works on Win11 26100)
             * NOTE: Direct BAR5 volatile pointer writes are silently dropped on Win11 26100!
             * Must use DreamV3WriteRegister/ReadRegister which use WDK WRITE_REGISTER_ULONG macro. */
            #define BAR5_WRITE(off, val) DreamV3WriteRegister(DevExt, (off), (val))
            /* MSVC-compatible read: DreamV3ReadRegister returns value directly */
            #define BAR5_READ(off) DreamV3ReadRegister(DevExt, (off))
            #define GRBM_INDEX      0x34D0
            #define ME_CNTL         0x4A74
            #define HQD_ACTIVE      0x910C
            #define HQD_VMID        0x9110
            #define HQD_PERSISTENT  0x9114
            #define HQD_PQ_BASE     0x9124
            #define HQD_PQ_BASE_HI  0x9128
            #define HQD_PQ_RPTR     0x912C
            #define HQD_PQ_CONTROL  0x914C  /* Linux mmCP_HQD_PQ_CONTROL=0x1FBB (header line 376 typo: 0x9148 is PQ_WPTR_POLL_ADDR_HI) */
            #define HQD_PQ_WPTR_LO  0x91DC
            #define HQD_PQ_WPTR_HI  0x91E0
            #define HQD_PQ_WP_POLL  0x9150  /* CP_HQD_PQ_WPTR_POLL_CNTL */
            #define HQD_PQ_DOORBELL 0x9154  /* CP_HQD_PQ_DOORBELL_CONTROL */
            #define HQD_EOP_BASE    0x90EC
            #define HQD_EOP_BASE_HI 0x90F4
            #define HQD_EOP_CNTL    0x90F8
            #define HQD_RPTR_RPT    0x913C
            #define HQD_RPTR_RPT_HI 0x9140
            #define HQD_WP_POLL_A   0x9144  /* CP_HQD_PQ_WPTR_POLL_ADDR */
            #define HQD_WP_POLL_A_HI 0x9148  /* CP_HQD_PQ_WPTR_POLL_ADDR_HI */
            #define KIQ_BASE_LO     0xE060
            #define KIQ_BASE_HI     0xE064
            #define KIQ_RPTR        0xE06C
            #define KIQ_WPTR        0xE078
            #define RLC_SCHEDULERS  0xECA8  /* empirically verified writable (kiq-rlc-test.c) */
            #define SCRATCH_OFF     0x32D4

            /* Step 1: Read SCRATCH before */
            kiqTest->ScratchBefore = BAR5_READ(SCRATCH_OFF);

            /* Step 2: Allocate 4KB ring buffer (contiguous, non-cached) */
            PVOID ringVa = NULL;
            PHYSICAL_ADDRESS ringPa = {0};
            ULONG64 ringGpuVa = 0;   /* GPU virtual address of ring (CP translates via GPUVM) */
            PVOID doorbellVa = NULL; /* mapped doorbell BAR2 (0xD0000000) for KIQ kick */
            ULONG savedDbRangeLo = 0, savedDbRangeHi = 0, savedDbCtl = 0;
            {
                /* Ring MUST live in real VRAM so FB_LOCATION maps its GPU-VA
                 * (0xF400000000 window) to the right physical page. A system-RAM
                 * ring addressed via a VRAM-window GPU-VA would be mis-translated
                 * by FB_LOCATION to VRAM, not to the ring. Use a LOW VRAM offset
                 * (within the 256MB CPU-visible PCIe BAR0) so MmMapIoSpace
                 * succeeds (allocating at FbSize-0x6000 fails: BAR0 is too small). */
                LARGE_INTEGER vramOff;
                vramOff.QuadPart = 0x100000;   /* 1MB into VRAM, clear of VBIOS/display */
                PHYSICAL_ADDRESS vramBase;
                vramBase.QuadPart = DevExt->FbPhysicalBase.QuadPart + vramOff.QuadPart;
                PVOID vramVa = MmMapIoSpace(vramBase, 0x6000, MmNonCached);
                if (vramVa) {
                    RtlZeroMemory(vramVa, 0x6000);
                    ringVa = vramVa;
                    ringPa = vramBase;
                    /* GPU-VA in the VRAM window so FB_LOCATION translates it.
                     * ringGpuVa = ring_phys + (VRAM_GPU_VA_BASE - FB_phys_base). */
                    ringGpuVa = ringPa.QuadPart +
                        (0xF400000000ULL - DevExt->FbPhysicalBase.QuadPart);
                    kiqTest->RingGpuVa = ringGpuVa;
                    kiqTest->RingAllocated = 1;
                    KdPrint(("GPU_KIQ_TEST: VRAM ring VA=%p PA=0x%llX GpuVa=0x%llX\n",
                        ringVa, ringPa.QuadPart, ringGpuVa));
                }
            }
            /* Allocate the 4 page-table levels in system RAM (<4GB). The MMU
             * reads these via the system aperture (SOS-configured) during the walk. */
            if (ringVa) {
                PHYSICAL_ADDRESS hi4gb;
                hi4gb.QuadPart = 0xFFFFFFFFULL;
                ptPml4Va = MmAllocateContiguousMemory(0x1000, hi4gb);
                ptPdpVa  = MmAllocateContiguousMemory(0x1000, hi4gb);
                ptPdVa   = MmAllocateContiguousMemory(0x1000, hi4gb);
                ptPtVa   = MmAllocateContiguousMemory(0x1000, hi4gb);
                if (ptPml4Va && ptPdpVa && ptPdVa && ptPtVa) {
                    ptPml4Pa = MmGetPhysicalAddress(ptPml4Va);
                    ptPdpPa  = MmGetPhysicalAddress(ptPdpVa);
                    ptPdPa   = MmGetPhysicalAddress(ptPdVa);
                    ptPtPa   = MmGetPhysicalAddress(ptPtVa);
                    KdPrint(("GPU_KIQ_TEST: PT pages: PML4=0x%llX PDP=0x%llX PD=0x%llX PT=0x%llX\n",
                        ptPml4Pa.QuadPart, ptPdpPa.QuadPart, ptPdPa.QuadPart, ptPtPa.QuadPart));
                } else {
                    if (ptPml4Va) MmFreeContiguousMemory(ptPml4Va);
                    if (ptPdpVa)  MmFreeContiguousMemory(ptPdpVa);
                    if (ptPdVa)   MmFreeContiguousMemory(ptPdVa);
                    if (ptPtVa)   MmFreeContiguousMemory(ptPtVa);
                    ptPml4Va = ptPdpVa = ptPdVa = ptPtVa = NULL;
                    MmUnmapIoSpace(ringVa, 0x6000);
                    ringVa = NULL;
                    kiqTest->RingAllocated = 0;
                }
            }

            if (!ringVa) {
                kiqTest->Result = 0xDEAD0001;  /* ring alloc failed */
                status = STATUS_SUCCESS;
                bytesReturned = sizeof(*kiqTest);
                break;
            }

            /* Step 2a2: Map doorbell BAR (GPU PCI BAR2 @ 0xD0000000, 2MB).
             * The KIQ kick is a 64-bit write to the KIQ doorbell in this
             * BAR -- CP_HQD_PQ_WPTR is READ-ONLY, so writing it does NOT
             * kick the ring (this was the second root bug). The NBIO_MAP
             * path only maps BAR5 + VRAM, so map BAR2 here and unmap later. */
            {
                PHYSICAL_ADDRESS dbPa;
                dbPa.QuadPart = 0xD0000000ULL;
                doorbellVa = MmMapIoSpace(dbPa, 0x200000, MmNonCached);
                if (doorbellVa) {
                    KdPrint(("GPU_KIQ_TEST: doorbell BAR mapped VA=%p\n", doorbellVa));
                } else {
                    KdPrint((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                        "GPU_KIQ_TEST: doorbell BAR map FAILED\n"));
                }
            }

            /* Step 2b: Set up GCVM page tables for identity mapping
             * Verified writable registers (BAR5 offsets):
             *   GCVM_CONTEXT0_CNTL   = 0x0B460
             *   GCVM_CONTEXT0_PT_BASE_LO = 0x6C8C  (Linux offset, NOT 0x0B608!)
             *   GCVM_CONTEXT0_PT_BASE_HI = 0x6C90
             *
             * RDNA2 4-level page table: PML4 ? PDP ? PD ? PT
             * Each level: 512 entries n++ 8 bytes = 4KB per page
             * PTE format: (PA & 0xFFFFFFFFF000) | flags
             *   flags: bit0=VALID bit5=READABLE bit6=WRITABLE
             *
             * We create identity mapping (VA=PA) for the ring buffer page.
             */
            #define GCVM_CONTEXT0_CNTL_REG     0x0B460   /* OLD offset n++ verified WRITABLE */
            #define MC_VM_FB_LOCATION_BASE      AMDBC250_REG_MC_VM_FB_LOCATION_BASE  /* 0x9520 from hw.h */
            #define GCVM_CONTEXT0_PT_BASE_LO   0x6C8C    /* Linux offset n++ verified WRITABLE */
            #define GCVM_CONTEXT0_PT_BASE_HI   0x6C90    /* Linux offset n++ verified WRITABLE */
            #define GCVM_L2_CNTL_REG           0x0B360   /* OLD offset n++ verified WRITABLE */

            /* Step 2b: Set up GCVM page tables for identity mapping */
            {
                if (ptPml4Va && ptPdpVa && ptPdVa && ptPtVa) {
                    RtlZeroMemory(ptPml4Va, 0x1000);
                    RtlZeroMemory(ptPdpVa, 0x1000);
                    RtlZeroMemory(ptPdVa, 0x1000);
                    RtlZeroMemory(ptPtVa, 0x1000);

                    KdPrint(("GPU_KIQ_TEST: PT pages: PML4=0x%llX PDP=0x%llX PD=0x%llX PT=0x%llX\n",
                        ptPml4Pa.QuadPart, ptPdpPa.QuadPart, ptPdPa.QuadPart, ptPtPa.QuadPart));

                    /* Index the page table by the GPU VIRTUAL address (ringGpuVa),
                     * but the PTE must point at the ring's PHYSICAL address. */
                    ULONG pml4Idx = (ULONG)((ringGpuVa >> 39) & 0x1FF);
                    ULONG pdpIdx  = (ULONG)((ringGpuVa >> 30) & 0x1FF);
                    ULONG pdIdx   = (ULONG)((ringGpuVa >> 21) & 0x1FF);
                    ULONG ptIdx   = (ULONG)((ringGpuVa >> 12) & 0x1FF);

                    KdPrint(("GPU_KIQ_TEST: ringPhys=0x%llX ringGpuVa=0x%llX -> PML4[%lu] PDP[%lu] PD[%lu] PT[%lu]\n",
                        ringPa.QuadPart, ringGpuVa, pml4Idx, pdpIdx, pdIdx, ptIdx));

                    PULONG64 pml4 = (PULONG64)ptPml4Va;
                    PULONG64 pdp = (PULONG64)ptPdpVa;
                    PULONG64 pd = (PULONG64)ptPdVa;
                    PULONG64 pt = (PULONG64)ptPtVa;

                    /* PDE: VALID(bit0) | SYSTEM(bit1) */
                    pml4[pml4Idx] = (ptPdpPa.QuadPart & 0xFFFFFFFFF000ULL) | 0x03;
                    pdp[pdpIdx] = (ptPdPa.QuadPart & 0xFFFFFFFFF000ULL) | 0x03;
                    pd[pdIdx] = (ptPtPa.QuadPart & 0xFFFFFFFFF000ULL) | 0x03;
                    /* PTE: VALID(bit0) | SYSTEM(bit1) | READABLE(bit5) | WRITABLE(bit6)
                     * Maps GPU VA (ringGpuVa) -> ring PHYSICAL (ringPa). */
                    pt[ptIdx] = (ringPa.QuadPart & 0xFFFFFFFFF000ULL) | 0x63;

                    KdPrint(("GPU_KIQ_TEST: PML4[%lu]=0x%llX PDP[%lu]=0x%llX PD[%lu]=0x%llX PT[%lu]=0x%llX\n",
                        pml4Idx, pml4[pml4Idx], pdpIdx, pdp[pdpIdx], pdIdx, pd[pdIdx], ptIdx, pt[ptIdx]));

                    /* Set GCVM_CONTEXT0_PT_BASE to PML4 physical address */
                    BAR5_WRITE(GCVM_CONTEXT0_PT_BASE_LO, (ULONG)(ptPml4Pa.QuadPart & 0xFFFFFFFF));
                    BAR5_WRITE(GCVM_CONTEXT0_PT_BASE_HI, (ULONG)(ptPml4Pa.QuadPart >> 32));
                    KdPrint(("GPU_KIQ_TEST: GCVM_PT_BASE write=0x%llX readback=0x%08X%08X\n",
                        ptPml4Pa.QuadPart,
                        BAR5_READ(GCVM_CONTEXT0_PT_BASE_HI),
                        BAR5_READ(GCVM_CONTEXT0_PT_BASE_LO)));

                    /* Enable GCVM context 0 Gï¿½ï¿½ MUST be 4-level (PAGE_TABLE_DEPTH=3).
                     * Ring GPU VA is 0xF4FFFA000 (bits[39:30]=0xD); a flat
                     * (depth=0) single-level PT can't walk those top bits -> VM
                     * fault -> ring never fetched. depth field = bits[2:1]=0x06. */
                    ULONG cntlBefore = BAR5_READ(GCVM_CONTEXT0_CNTL_REG);
                    BAR5_WRITE(GCVM_CONTEXT0_CNTL_REG, cntlBefore | 0x07);
                    KdPrint(("GPU_KIQ_TEST: GCVM_CNTL: before=0x%08X after=0x%08X (expect depth=3)\n",
                        cntlBefore, BAR5_READ(GCVM_CONTEXT0_CNTL_REG)));

                    /* CRITICAL: shoot down GCVM TLB for VMID 0 so the new PTEs
                     * for the ring/scratch take effect before the CP fetches.
                     * VMID is encoded as bit position: 1 << vmid. For VMID 0, bit 0. */
                    {
                        BAR5_WRITE(AMDBC250_REG_GCVM_INVALIDATE_ENG0_REQ, 1 << 0);
                        ULONG invT = 1000;
                        while (invT-- > 0) {
                            if (BAR5_READ(AMDBC250_REG_GCVM_INVALIDATE_ENG0_ACK) & 0x1)
                                break;
                            KeStallExecutionProcessor(10);
                        }
                        KdPrint(("GPU_KIQ_TEST: GCVM TLB invalidate VMID0 done\n"));
                    }
                }
            }

            /* Step 3: Halt ME+PFP (preserve other ME_CNTL bits) */
            {
                ULONG meVal = BAR5_READ(ME_CNTL);
                BAR5_WRITE(ME_CNTL, meVal | (1 << 28) | (1 << 30));  /* set ME_HALT | PFP_HALT, keep rest */
            }
            KeStallExecutionProcessor(10);

            /* Step 4: Save GRBM_INDEX and select KIQ engine */
            ULONG savedGrbmIndex = BAR5_READ(GRBM_INDEX);
            BAR5_WRITE(GRBM_INDEX, 0x00010000);  /* ME=1 */

            /* Step 5: Deactivate queue */
            BAR5_WRITE(HQD_ACTIVE, 0);
            KeStallExecutionProcessor(1);

            /* Step 6: Disable WPTR poll + doorbell */
            BAR5_WRITE(HQD_PQ_WP_POLL, 0);
            BAR5_WRITE(HQD_PQ_DOORBELL, 0);

            /* Step 7: Clear EOP */
            BAR5_WRITE(HQD_EOP_BASE, 0);
            BAR5_WRITE(HQD_EOP_BASE_HI, 0);
            BAR5_WRITE(HQD_EOP_CNTL, 0x08000000);

            /* Step 8: Clear RPTR report + WPTR poll */
            BAR5_WRITE(HQD_RPTR_RPT, 0);
            BAR5_WRITE(HQD_RPTR_RPT_HI, 0);
            BAR5_WRITE(HQD_WP_POLL_A, 0);
            BAR5_WRITE(HQD_WP_POLL_A_HI, 0);

            /* Step 9: Set PQ_BASE = ring GPU VIRTUAL address (>>8 form).
             * CP_HQD_PQ_BASE is a VMID0 VA translated by the gfxhub VM.
             * A raw physical write VM-faults (ring never fetched). */
            BAR5_WRITE(HQD_PQ_BASE, (ULONG)(ringGpuVa >> 8));
            BAR5_WRITE(HQD_PQ_BASE_HI, (ULONG)(ringGpuVa >> 40));

            /* Step 9b: Set KIQ_BASE = ring GPU VA (MEC KIQ reads from KIQ_BASE!) */
            BAR5_WRITE(KIQ_BASE_LO, (ULONG)(ringGpuVa >> 8));
            BAR5_WRITE(KIQ_BASE_HI, (ULONG)(ringGpuVa >> 40));

            /* Step 10: PQ_CONTROL = PQ_EN(bit0) | log2(256 dwords)=8 -> (8<<1)|1 = 0x11 */
            BAR5_WRITE(HQD_PQ_CONTROL, 0x11);

            /* Step 11: VMID = 0 */
            BAR5_WRITE(HQD_VMID, 0);

            /* Step 12: PERSISTENT_STATE */
            BAR5_WRITE(HQD_PERSISTENT, 0xE001);

            /* Step 13: RPTR = WPTR = 0 */
            BAR5_WRITE(HQD_PQ_RPTR, 0);
            BAR5_WRITE(HQD_PQ_WPTR_LO, 0);
            BAR5_WRITE(HQD_PQ_WPTR_HI, 0);

            kiqTest->HqdProgrammed = 1;

            /* Step 15: Restore broadcast, then select KIQ for activate */
            BAR5_WRITE(GRBM_INDEX, 0x00010000);  /* ME=1 for KIQ */

            /* Step 16: Activate queue */
            BAR5_WRITE(HQD_ACTIVE, 1);
            KeStallExecutionProcessor(10);

            /* Step 17: Notify RLC scheduler */
            BAR5_WRITE(RLC_SCHEDULERS, 0xA0);  /* ENABLE | ME=1 */

            /* Step 18: Resume CP (clear only halt bits, preserve rest) */
            {
                ULONG meVal = BAR5_READ(ME_CNTL);
                BAR5_WRITE(ME_CNTL, meVal & ~((1 << 28) | (1 << 30)));  /* clear ME_HALT | PFP_HALT */
            }
            /* Step 18b: UNHALT MEC Gï¿½ï¿½ KIQ runs on MEC0; if MEC is left halted
             * (minimal PSP SOS / firmware load may leave it halted) the ring is
             * never fetched even though WPTR advances. This was the missing piece. */
            {
                ULONG mecVal = BAR5_READ(0x4B14);
                if (mecVal != 0) {
                    BAR5_WRITE(0x4B14, 0);  /* clear all MEC halt bits */
                    kiqTest->MecUnhalted = 1;
                    KdPrint((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                        "GPU_KIQ_TEST: CP_MEC_CNTL was 0x%08X -> unhalted\n", mecVal));
                    KeStallExecutionProcessor(100);
                }
            }
            KeStallExecutionProcessor(100);

            /* Step 19: Write PM4 WRITE_DATA + NOPs to SCRATCH into ring */
            {
                volatile PULONG ring = (volatile PULONG)ringVa;
                /* PM4 Type 3: IT_WRITE_DATA (0x37), count=3 -> [header][control][addr][data] = 4 DWORDs
                 * Header = (3<<30) | (0x37<<8) | (3<<16) = 0xC0033700
                 * CONTROL: DST_SEL=0(register) | WR_CONFIRM(bit20) = 0x00100000 */
                ring[0] = 0xC0033700;  /* HEADER: IT_WRITE_DATA, count=3 */
                ring[1] = 0x00100000;  /* CONTROL: DST_SEL=register | WR_CONFIRM */
                ring[2] = 0x000032D4;  /* ADDRESS_LO = SCRATCH */
                ring[3] = 0x5AFEBABE;  /* DATA (SCRATCH top nibble HW-forced to 0x5) */
                ring[4] = 0xC0001000;  /* NOP (count=0) */
                ring[5] = 0xC0001000;  /* NOP */
                ring[6] = 0xC0001000;  /* NOP */
                KeMemoryBarrier();
                kiqTest->Pm4Submitted = 1;

                if (useIb) {
                    /* IB path: write IB registers + RLC trigger (bypasses HQD/KIQ) */
                    /* Write IB registers with broadcast GRBM first */
                    BAR5_WRITE(GRBM_INDEX, AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
                    BAR5_WRITE(0x3BAC, (ULONG)(ringPa.QuadPart & 0xFFFFFFFF));
                    BAR5_WRITE(0x3BB0, (ULONG)(ringPa.QuadPart >> 32));
                    BAR5_WRITE(0x3BC0, 32);  /* 32 dwords */
                    /* Then set ME=1 for RLC scheduler trigger */
                    BAR5_WRITE(GRBM_INDEX, 0x00010000);
                    BAR5_WRITE(0xECA8, 0xA0);  /* RLC_CP_SCHEDULERS Gï¿½ï¿½ correct offset */
                    BAR5_WRITE(GRBM_INDEX, AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);  /* restore broadcast */
                    kiqTest->HqdProgrammed = 2;  /* IB mode */
                } else {
                    /* KIQ/HQD path: KICK via DOORBELL (CP_HQD_PQ_WPTR is
                     * READ-ONLY, so a WPTR-register write does NOT kick the ring).
                     * Program the MEC doorbell range + HQD doorbell control, then
                     * write the 64-bit WPTR to the KIQ doorbell in PCI BAR2. */
                    savedDbRangeLo = BAR5_READ(0x89F0);  /* CP_MEC_DOORBELL_RANGE_LOWER (kiq idx 0) */
                    savedDbRangeHi = BAR5_READ(0x89F4);  /* CP_MEC_DOORBELL_RANGE_UPPER */
                    savedDbCtl    = BAR5_READ(HQD_PQ_DOORBELL);  /* CP_HQD_PQ_DOORBELL_CONTROL (0x9154) */
                    BAR5_WRITE(0x89F0, 0);            /* MEC owns doorbell idx 0 */
                    BAR5_WRITE(0x89F4, 0x2000);     /* range covers KIQ doorbell */
                    BAR5_WRITE(HQD_PQ_DOORBELL, 0x1); /* DOORBELL_ENABLE (bit0) */
                    /* Also poke WPTR regs (RO; diagnostics only) */
                    BAR5_WRITE(HQD_PQ_WPTR_LO, 7);
                    BAR5_WRITE(HQD_PQ_WPTR_HI, 0);
                    BAR5_WRITE(KIQ_WPTR, 7);
                    if (doorbellVa) {
                        /* 64-bit doorbell write: lo@+0, hi@+4, KIQ doorbell idx 0 */
                        *(volatile ULONG64*)((PUCHAR)doorbellVa + 0) = (ULONG64)7;
                        kiqTest->DoorKicked = 1;
                        KdPrint((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                            "GPU_KIQ_TEST: doorbell kick (WPTR=7) @BAR2+0\n"));
                    }
                }
            }

            /* Step 22: Wait for GPU to process */
            {
                LARGE_INTEGER delay;
                delay.QuadPart = -10000LL * 50;  /* 50ms */
                KeDelayExecutionThread(KernelMode, FALSE, &delay);
            }

            /* Step 23: Read ring/engine status back (diagnostic) */
            kiqTest->HqdRptr = BAR5_READ(HQD_PQ_RPTR);       /* HW-consumed ptr (0 if not fetched) */
            kiqTest->KiQ_RP = BAR5_READ(KIQ_RPTR);           /* KIQ ring RPTR */
            kiqTest->GrbmStat = BAR5_READ(0x3260);           /* GRBM_STATUS: CP/ME busy? */
            kiqTest->RingGpuVa = ringGpuVa;               /* ring GPU VA in PQ_BASE */
            kiqTest->FbLocationBase = BAR5_READ(MC_VM_FB_LOCATION_BASE); /* MC_VM_FB_LOCATION_BASE (RO): VRAM GPU-VA base */
            kiqTest->FbOffset = 0;                           /* MC_VM_FB_OFFSET (unread) */
            kiqTest->HqdPqWptrRb = BAR5_READ(HQD_PQ_WPTR_LO); /* CP WPTR view (RO reg) */
            kiqTest->DbLoRb = BAR5_READ(0x89F0);  /* CP_MEC_DOORBELL_RANGE_LOWER readback */
            kiqTest->DbHiRb = BAR5_READ(0x89F4);  /* CP_MEC_DOORBELL_RANGE_UPPER readback */
            kiqTest->DbCtlRb = BAR5_READ(HQD_PQ_DOORBELL); /* CP_HQD_PQ_DOORBELL_CONTROL readback */

            /* Step 24: Read SCRATCH back */
            kiqTest->ScratchAfter = BAR5_READ(SCRATCH_OFF);

            if (useIb) {
                kiqTest->Result = (kiqTest->ScratchAfter == 0x5AFEBABE) ? 1 : 0;
            } else {
                kiqTest->Result = (kiqTest->ScratchAfter == 0x5AFEBABE) ? 1 : 0;
            }

            KdPrint(("GPU_KIQ_TEST(%s): ScratchBefore=0x%08X ScratchAfter=0x%08X Result=0x%08X\n",
                useIb ? "IB" : "KIQ",
                kiqTest->ScratchBefore, kiqTest->ScratchAfter, kiqTest->Result));

            /* Step 22b: Retry kick Gï¿½ï¿½ if MEC was just unhalted (or the engine
             * simply needed a second WPTR kick / more time), re-assert WPTR and
             * wait again. Capture retry diagnostics into the *_2 fields. */
            if (kiqTest->ScratchAfter != 0x5AFEBABE) {
                if (!useIb) {
                    BAR5_WRITE(GRBM_INDEX, 0x00010000);  /* ME=1 */
                    BAR5_WRITE(HQD_PQ_WPTR_LO, 7);
                    BAR5_WRITE(HQD_PQ_WPTR_HI, 0);
                    BAR5_WRITE(KIQ_WPTR, 7);
                }
                {
                    LARGE_INTEGER delay;
                    delay.QuadPart = -10000LL * 100;  /* 100ms */
                    KeDelayExecutionThread(KernelMode, FALSE, &delay);
                }
                kiqTest->HqdRptr2 = BAR5_READ(HQD_PQ_RPTR);
                kiqTest->KiQ_RP2  = BAR5_READ(KIQ_RPTR);
                kiqTest->GrbmStat2 = BAR5_READ(0x3260);
                kiqTest->ScratchAfter2 = BAR5_READ(SCRATCH_OFF);
                KdPrint((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "GPU_KIQ_TEST retry: HqdRptr=0x%08X KiQ_RP=0x%08X Grbm=0x%08X Scratch=0x%08X\n",
                    kiqTest->HqdRptr2, kiqTest->KiQ_RP2, kiqTest->GrbmStat2, kiqTest->ScratchAfter2));
            }

            /* Cleanup: restore live state BEFORE freeing our buffers, so a
             * (possibly display-driving) GPU keeps working after the test. */
            BAR5_WRITE(GRBM_INDEX, 0x00010000);  /* select KIQ (ME=1) */
            if (!useIb) BAR5_WRITE(HQD_ACTIVE, 0);
            if (useIb) {
                BAR5_WRITE(0x3BAC, 0);  /* clear IB_BASE_LO */
                BAR5_WRITE(0x3BB0, 0);  /* clear IB_BASE_HI */
                BAR5_WRITE(0x3BC0, 0);  /* clear IB_BUFSZ */
            }
            /* Restore KIQ ring pointers to the live ring FIRST (GRBM still KIQ-select) */
            BAR5_WRITE(KIQ_WPTR, savedKiQWptr);
            BAR5_WRITE(KIQ_BASE_LO, savedKiQBaseLo);
            BAR5_WRITE(KIQ_BASE_HI, savedKiQBaseHi);

            /* Restore GCVM context 0 mapping to original */
            BAR5_WRITE(GCVM_CONTEXT0_PT_BASE_LO, savedGcvmPtLo);
            BAR5_WRITE(GCVM_CONTEXT0_PT_BASE_HI, savedGcvmPtHi);
            BAR5_WRITE(GCVM_CONTEXT0_CNTL_REG, savedGcvmCntl);

            /* Restore engine halt state + RLC scheduler, then GRBM (do NOT force-halt) */
            BAR5_WRITE(ME_CNTL, savedMeCntl);
            BAR5_WRITE(0x4B14, savedMecCntl);   /* restore CP_MEC_CNTL */
            BAR5_WRITE(RLC_SCHEDULERS, savedRlcSched);
            BAR5_WRITE(GRBM_INDEX, savedGrbmIndex);

            /* Restore doorbell range + HQD doorbell control (saved before kick) */
            BAR5_WRITE(0x89F0, savedDbRangeLo);  /* CP_MEC_DOORBELL_RANGE_LOWER */
            BAR5_WRITE(0x89F4, savedDbRangeHi);  /* CP_MEC_DOORBELL_RANGE_UPPER */
            BAR5_WRITE(HQD_PQ_DOORBELL, savedDbCtl); /* CP_HQD_PQ_DOORBELL_CONTROL */

            /* Now safe to free our test resources (GPU no longer points at them) */
            /* Ring is VRAM (MmMapIoSpace); PT pages are system RAM (MmFreeContiguousMemory) */
            if (ptPml4Va) MmFreeContiguousMemory(ptPml4Va);
            if (ptPdpVa)  MmFreeContiguousMemory(ptPdpVa);
            if (ptPdVa)   MmFreeContiguousMemory(ptPdVa);
            if (ptPtVa)   MmFreeContiguousMemory(ptPtVa);
            if (ringVa) MmUnmapIoSpace(ringVa, 0x6000);
            /* Unmap the doorbell BAR2 we mapped for the KIQ kick */
            if (doorbellVa) MmUnmapIoSpace(doorbellVa, 0x200000);

            #undef BAR5_WRITE
            #undef BAR5_READ
            #undef GRBM_INDEX
            #undef ME_CNTL
            #undef HQD_ACTIVE
            #undef HQD_VMID
            #undef HQD_PERSISTENT
            #undef HQD_PQ_BASE
            #undef HQD_PQ_BASE_HI
            #undef HQD_PQ_RPTR
            #undef HQD_PQ_CONTROL
            #undef HQD_PQ_WPTR_LO
            #undef HQD_PQ_WPTR_HI
            #undef HQD_PQ_WP_POLL
            #undef HQD_PQ_DOORBELL
            #undef HQD_EOP_BASE
            #undef HQD_EOP_BASE_HI
            #undef HQD_EOP_CNTL
            #undef HQD_RPTR_RPT
            #undef HQD_RPTR_RPT_HI
            #undef HQD_WP_POLL_A
            #undef HQD_WP_POLL_A_HI
            #undef KIQ_BASE_LO
            #undef KIQ_BASE_HI
            #undef KIQ_RPTR
            #undef KIQ_WPTR
            #undef RLC_SCHEDULERS
            #undef SCRATCH_OFF
            #undef GCVM_CONTEXT0_CNTL_REG
            #undef GCVM_CONTEXT0_PT_BASE_LO
            #undef GCVM_CONTEXT0_PT_BASE_HI
            #undef GCVM_L2_CNTL_REG

            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*kiqTest);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Direct CP firmware load via MMIO (bypasses PSP entirely) --- */
    case IOCTL_AMDBC250_LOAD_CP_FW: {
        PDREAM_V3_DEVICE_EXTENSION ext = (PDREAM_V3_DEVICE_EXTENSION)g_ControlDevice->DeviceExtension;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: LOAD_CP_FW entered, inputLen=%u outputLen=%u\n",
            inputLen, outputLen));

        if (!ext || !ext->MmioVirtualBase) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - no BAR5 mapping\n"));
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        if (inputLen < sizeof(AMDBC250_IOCTL_LOAD_CP_FW)) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - input too small (%u < %u)\n",
                inputLen, (UINT32)sizeof(AMDBC250_IOCTL_LOAD_CP_FW)));
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        if (outputLen < sizeof(AMDBC250_IOCTL_LOAD_CP_FW)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }

        PAMDBC250_IOCTL_LOAD_CP_FW req = (PAMDBC250_IOCTL_LOAD_CP_FW)inputBuffer;
        PAMDBC250_IOCTL_LOAD_CP_FW resp = (PAMDBC250_IOCTL_LOAD_CP_FW)outputBuffer;

        UINT32 fwType = req->FwType;
        UINT32 fwSize = req->FwSize;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: LOAD_CP_FW type=%u size=%u\n", fwType, fwSize));

        resp->Result = 0;
        resp->UcodeVersion = 0;

        if (fwType < 1 || fwType > 4) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - invalid type %u (1=ME, 2=PFP, 3=CE, 4=MEC)\n", fwType));
            resp->Result = 0xDEAD0010;  /* invalid type */
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        if (fwSize < 64 || fwSize > 4 * 1024 * 1024) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - invalid size %u\n", fwSize));
            resp->Result = 0xDEAD0011;  /* invalid size */
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Firmware data follows immediately after the struct header */
        const UINT8 *fwBlob = (const UINT8 *)(req + 1);
        UINT32 blobAvailable = inputLen - sizeof(AMDBC250_IOCTL_LOAD_CP_FW);

        if (blobAvailable < fwSize) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - blob truncated (%u < %u)\n",
                blobAvailable, fwSize));
            resp->Result = 0xDEAD0012;  /* blob truncated */
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Parse firmware header.
         * Cyan Skillfish firmware layout (44-byte header):
         *   [0] total_size, [1] header_size_bytes, [2] version_major, [3] version_minor
         *   [4] ucode_version, [5] ucode_size_bytes, [6] ucode_offset_bytes
         *   [7] checksum/hash, [8] data_offset, [9] jt_offset(DWORDs), [10] jt_size(DWORDs)
         */
        if (fwSize < 44) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - firmware too small for header (%u)\n", fwSize));
            resp->Result = 0xDEAD0013;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        const UINT32 *hdr = (const UINT32 *)fwBlob;
        UINT32 totalSize    = hdr[0];
        UINT32 hdrSizeBytes = hdr[1];
        UINT32 ucodeVersion = hdr[4];
        UINT32 ucodeSize    = hdr[5];
        UINT32 ucodeOffset  = hdr[6];
        UINT32 jtOffsetDw   = hdr[9];  /* DWORD offset from ucode start */
        UINT32 jtSizeDw     = hdr[10]; /* size in DWORDs */

        resp->UcodeVersion = ucodeVersion;

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: LOAD_CP_FW header: total=%u hdrSize=%u ver=%u ucodeSize=%u ucodeOff=%u jtOffDw=%u jtSizeDw=%u\n",
            totalSize, hdrSizeBytes, ucodeVersion, ucodeSize, ucodeOffset, jtOffsetDw, jtSizeDw));

        /* Validate header fields Gï¿½ï¿½ avoid integer overflow */
        if (ucodeSize == 0 || ucodeOffset < hdrSizeBytes || 
            ucodeSize > fwSize || ucodeOffset > fwSize - ucodeSize) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - invalid header fields\n"));
            resp->Result = 0xDEAD0014;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        /* Allocate contiguous physical memory for the full firmware blob */
        PHYSICAL_ADDRESS low = {0}, high = {0}, boundary = {0};
        high.QuadPart = 0xFFFFFFFFULL;  /* below 4GB */
        PVOID fwVa = MmAllocateContiguousMemorySpecifyCache(
            fwSize, low, high, boundary, MmNonCached);

        if (!fwVa) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - alloc %u bytes failed\n", fwSize));
            resp->Result = 0xDEAD0015;  /* alloc failed */
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            break;
        }

        RtlCopyMemory(fwVa, fwBlob, fwSize);

        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: LOAD_CP_FW firmware buffer=%p size=%u\n",
            fwVa, fwSize));

        /* Load firmware via the PSP secure mailbox (LOAD_IP_FW) instead of
         * the host IC_BASE DMA + CP unhalt path.
         *
         * On BC-250 the host cannot un-halt a CP engine after loading microcode
         * Gï¿½ï¿½ doing so lets the GPU run the firmware and perform a rogue host DMA
         * write that corrupts system memory (0x1A MEMORY_MANAGEMENT). The PSP
         * driver hands the blob to the SOS, which loads it through the secure
         * mailbox (GFX_CMD_ID_LOAD_IP_FW), exactly like Linux does for this ASIC.
         * The host must NOT touch CP_ME_CNTL or IC_BASE. */

        resp->Result = 0;

        /* Ensure PSP proxy is open (initializes SOS context). */
        if (!NT_SUCCESS(Amdbc250PspKiqInit())) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - PSP proxy init failed\n"));
            resp->Result = 0xDEAD0020;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            if (fwVa) MmFreeContiguousMemory(fwVa);
            break;
        }

        if (!Amdbc250PspGetContext() || !Amdbc250PspGetContext()->SosAlive) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - SOS not alive\n"));
            resp->Result = 0xDEAD0021;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            if (fwVa) MmFreeContiguousMemory(fwVa);
            break;
        }

        /* Copy blob into the shared PSP firmware buffer and load via mailbox. */
        NTSTATUS pspStatus = Amdbc250PspAllocateFirmwareBuffer(fwSize);
        if (!NT_SUCCESS(pspStatus)) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - alloc PSP buf failed (0x%08X)\n", pspStatus));
            resp->Result = 0xDEAD0022;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            if (fwVa) MmFreeContiguousMemory(fwVa);
            break;
        }
        pspStatus = Amdbc250PspCopyFirmwareData((PUCHAR)fwVa, fwSize);
        if (!NT_SUCCESS(pspStatus)) {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW - copy to PSP buf failed (0x%08X)\n", pspStatus));
            resp->Result = 0xDEAD0023;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
            if (fwVa) MmFreeContiguousMemory(fwVa);
            break;
        }

        PHYSICAL_ADDRESS pspFwPa = Amdbc250PspFirmwarePa();
        NTSTATUS loadStatus = Amdbc250PspKiqLoadFirmware(fwType, fwSize, pspFwPa);

        if (NT_SUCCESS(loadStatus)) {
            resp->Result = 1;  /* success */
            resp->UcodeVersion = ucodeVersion;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW type=%u loaded via PSP OK (ucode 0x%08X)\n",
                fwType, ucodeVersion));
        } else {
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                "AMDBC250-DREAM-V4.3: LOAD_CP_FW type=%u PSP load failed (0x%08X)\n",
                fwType, loadStatus));
            resp->Result = 0xDEAD0024;
        }

        /* Free the contiguous firmware buffer */
        if (fwVa) {
            MmFreeContiguousMemory(fwVa);
        }

        status = STATUS_SUCCESS;
        bytesReturned = sizeof(*resp);
        break;
    }

    /* --- Register state dump (read-only, safe n++ no state modification) --- */
    case IOCTL_AMDBC250_REG_DUMP: {
        if (outputLen >= sizeof(AMDBC250_IOCTL_REG_DUMP) && DevExt && DevExt->MmioVirtualBase) {
            PAMDBC250_IOCTL_REG_DUMP dump = (PAMDBC250_IOCTL_REG_DUMP)outputBuffer;
            RtlZeroMemory(dump, sizeof(*dump));

            #define DUMP_REG32(off) DreamV3ReadRegister(DevExt, (off))

            /* GC registers (verified BAR5 byte offsets) */
            dump->GpuId               = DUMP_REG32(0x0000);  /* GPU_ID at BAR5 offset 0 */
            dump->GrbmStatus          = DUMP_REG32(0x3260);
            dump->GrbmStatusSe0       = DUMP_REG32(0x3268);
            dump->GrbmStatusSe1       = DUMP_REG32(0x326C);
            dump->CcShaderArrayConfig = DUMP_REG32(0x3264);
            dump->Scratch             = DUMP_REG32(0x32D4);
            dump->SpiWgpMask          = DUMP_REG32(0x34FC);
            dump->GrbmGfxIndex        = DUMP_REG32(0x34D0);

            /* CP registers n++ BOTH sets of offsets to compare:
             * The fresh boot dump used Navi10+GC_BASE and got 0xFFFFFFFF for CP.
             * The GPU_KIQ_TEST uses raw BAR5 offsets that work.
             * Let's dump BOTH and see. */
            dump->MeCntl              = DUMP_REG32(0x4A74);  /* GPU_KIQ_TEST offset */
            dump->PfpCntl             = DUMP_REG32(0x4A78);
            dump->CeCntl              = DUMP_REG32(0x4A7C);

            /* KIQ ring registers (GPU_KIQ_TEST verified offsets) */
            dump->KiqBaseLo           = DUMP_REG32(0xE060);
            dump->KiqBaseHi           = DUMP_REG32(0xE064);
            dump->KiqCntl             = DUMP_REG32(0xE068);
            dump->KiqRptr             = DUMP_REG32(0xE06C);
            dump->KiqWptr             = DUMP_REG32(0xE078);

            /* HQD registers (corrected BASE_IDX=0 addresses) */
            dump->HqdActiveKiq        = DUMP_REG32(0x910C);
            dump->HqdPqBaseKiq        = DUMP_REG32(0x9124);
            dump->HqdPqBaseHiKiq      = DUMP_REG32(0x9128);
            dump->HqdPqRptrKiq        = DUMP_REG32(0x912C);
            dump->HqdPqWptrLoKiq      = DUMP_REG32(0x91DC);
            dump->HqdVmidKiq          = DUMP_REG32(0x9110);
            /* NOTE: These read at the SAME offsets as KIQ above because
             * GRBM_GFX_INDEX is not changed to select ME=0 (GFX) vs ME=1 (KIQ).
             * Without ME selection, these return the current (KIQ) values.
             * To read actual compute HQD, write GRBM_GFX_INDEX=0 first. */
            dump->HqdActiveCmp        = DUMP_REG32(0x910C);
            dump->HqdPqBaseCmp        = DUMP_REG32(0x9124);
            dump->HqdPqBaseHiCmp      = DUMP_REG32(0x9128);
            dump->HqdPqRptrCmp        = DUMP_REG32(0x912C);
            dump->HqdPqWptrCmp        = DUMP_REG32(0x91DC);
            dump->HqdVmidCmp          = DUMP_REG32(0x9110);
            dump->HqdAqCntlCmp        = DUMP_REG32(0x9148);

            /* GCVM registers */
            dump->GcvmL2Cntl          = DUMP_REG32(0x0B360);
            dump->GcvmContext0Cntl    = DUMP_REG32(0x0B460);
            dump->GcvmPtBaseLo        = DUMP_REG32(0x6C8C);  /* correct writable PT_BASE */
            dump->GcvmPtBaseHi        = DUMP_REG32(0x6C90);

            /* BIOS Context0 TLB entries (0x0B408-0x0B454, 20 DWORDs) */
            {
                int i;
                for (i = 0; i < 20; i++) {
                    dump->Ctx0[i] = DUMP_REG32(0x0B408 + i * 4);
                }
            }

            /* RLC/SDMA */
            dump->RlcCntl             = DUMP_REG32(0xECA8);
            dump->Sdma0Cntl           = DUMP_REG32(AMDBC250_REG_SDMA0_CNTL);

            /* CP GFX ring0 probe at BAR5 0xDA60 range
             * CpRb0BaseProbe[0-3] = RING0_BASE_LO/HI/CNTL/RPTR at 0xDA60-0xDA6C
             * CpRb1BaseProbe[0-3] = RING0_WPTR+fields at 0xDA70-0xDA7C (NOT ring1!) */
            dump->CpRb0BaseProbe[0]   = DUMP_REG32(0xDA60);
            dump->CpRb0BaseProbe[1]   = DUMP_REG32(0xDA64);
            dump->CpRb0BaseProbe[2]   = DUMP_REG32(0xDA68);
            dump->CpRb0BaseProbe[3]   = DUMP_REG32(0xDA6C);
            dump->CpRb1BaseProbe[0]   = DUMP_REG32(0xDA70);
            dump->CpRb1BaseProbe[1]   = DUMP_REG32(0xDA74);
            dump->CpRb1BaseProbe[2]   = DUMP_REG32(0xDA78);
            dump->CpRb1BaseProbe[3]   = DUMP_REG32(0xDA7C);

            dump->Result = 1;
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*dump);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- Clean KIQ NOP test: submit PM4 NOP+WRITE_REG without destroying BIOS state --- */
    case IOCTL_AMDBC250_KIQ_NOP_TEST: {
        if (outputLen >= sizeof(AMDBC250_IOCTL_KIQ_NOP_TEST) && DevExt && DevExt->MmioVirtualBase) {
            PAMDBC250_IOCTL_KIQ_NOP_TEST kt = (PAMDBC250_IOCTL_KIQ_NOP_TEST)outputBuffer;
            RtlZeroMemory(kt, sizeof(*kt));

            #define KIQ_SCRATCH_OFF     0x32D4
            #define KIQ_ME_CNTL_OFF     0x4A74
            #define KIQ_BASE_LO_OFF     0xE060
            #define KIQ_BASE_HI_OFF     0xE064
            #define KIQ_RPTR_OFF        0xE06C
            #define KIQ_WPTR_OFF        0xE078
            /* 0x0B460 = empirically-verified alive GCVM_CONTEXT0_CNTL (see hw.h) */
            #define KIQ_GCVM_CTX0_CNTL  AMDBC250_REG_GCVM_CONTEXT0_CNTL

            /* Step 0: Save BIOS state (use DreamV3ReadRegister Gï¿½ï¿½ no volatile pointer!) */
            kt->ScratchBefore           = DreamV3ReadRegister(DevExt, KIQ_SCRATCH_OFF);
            kt->KiqRptrBefore           = DreamV3ReadRegister(DevExt, KIQ_RPTR_OFF);
            kt->MeCntlBefore            = DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF);
            kt->GcvmContext0CntlBefore  = DreamV3ReadRegister(DevExt, KIQ_GCVM_CTX0_CNTL);

            KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST enter: SCRATCH=0x%08X KIQ_RPTR=0x%08X KIQ_WPTR=0x%08X\n",
                kt->ScratchBefore, kt->KiqRptrBefore, DreamV3ReadRegister(DevExt, KIQ_WPTR_OFF)));

            /* Step 1: Allocate 4KB ring buffer below 4GB */
            PVOID ringVa = NULL;
            PHYSICAL_ADDRESS ringPa = {0};
            {
                PHYSICAL_ADDRESS low = {0}, high = {0}, boundary = {0};
                high.QuadPart = 0xFFFFFFFFULL;
                ringVa = MmAllocateContiguousMemorySpecifyCache(
                    0x1000, low, high, boundary, MmNonCached);
                if (!ringVa) {
                    kt->Result = 0;
                    status = STATUS_SUCCESS;
                    bytesReturned = sizeof(*kt);
                    break;
                }
                RtlZeroMemory(ringVa, 0x1000);
                ringPa = MmGetPhysicalAddress(ringVa);
            }
            kt->RingPaLo = (ULONG)(ringPa.QuadPart & 0xFFFFFFFF);
            kt->RingPaHi = (ULONG)(ringPa.QuadPart >> 32);

            KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST ring PA=0x%llX\n", ringPa.QuadPart));

            /* Step 2: Read current KIQ_BASE Gï¿½ï¿½ if non-zero, BIOS configured KIQ */
            {
                ULONG kBaseLo = DreamV3ReadRegister(DevExt, KIQ_BASE_LO_OFF);
                ULONG kBaseHi = DreamV3ReadRegister(DevExt, KIQ_BASE_HI_OFF);
                KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST KIQ_BASE before: 0x%08X%08X\n", kBaseHi, kBaseLo));
                if (kBaseLo != 0 || kBaseHi != 0) {
                    KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST WARNING: KIQ_BASE already set by BIOS!\n"));
                }
            }

            /* Step 3: Halt ME+PFP */
            DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF,
                DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF) | (1 << 28) | (1 << 30));
            KeStallExecutionProcessor(10);

            /* Step 4: Program KIQ ring base */
            DreamV3WriteRegister(DevExt, KIQ_BASE_LO_OFF, (ULONG)(ringPa.QuadPart & 0xFFFFFFFF));
            DreamV3WriteRegister(DevExt, KIQ_BASE_HI_OFF, (ULONG)(ringPa.QuadPart >> 32));

            /* Step 5: Reset RPTR and WPTR */
            DreamV3WriteRegister(DevExt, KIQ_RPTR_OFF, 0);
            DreamV3WriteRegister(DevExt, KIQ_WPTR_OFF, 0);
            KeStallExecutionProcessor(1);

            /* Step 6: Write PM4 packets to ring */
            __try {
                volatile PULONG ring = (volatile PULONG)ringVa;
                ring[0] = 0xC0033700;   /* IT_WRITE_DATA count=3 */
                ring[1] = 0x00100000;   /* CONTROL: DST_SEL=register, WR_CONFIRM */
                ring[2] = 0x000032D4;   /* SCRATCH register offset */
                ring[3] = 0x00000000;   /* ADDRESS_HI */
                ring[4] = 0xCAFEBABE;   /* value to write */
                ring[5] = 0xC0001000;   /* NOP */
            } __except(EXCEPTION_EXECUTE_HANDLER) {
                KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST ring access exception\n"));
                kt->Result = 0xDEADCAFE;
                DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF,
                    DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF) | (1 << 28) | (1 << 30));
                KeStallExecutionProcessor(10);
                DreamV3WriteRegister(DevExt, KIQ_BASE_LO_OFF, 0);
                DreamV3WriteRegister(DevExt, KIQ_BASE_HI_OFF, 0);
                DreamV3WriteRegister(DevExt, KIQ_RPTR_OFF, 0);
                DreamV3WriteRegister(DevExt, KIQ_WPTR_OFF, 0);
                DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF, kt->MeCntlBefore);
                MmFreeContiguousMemory(ringVa);
                status = STATUS_SUCCESS;
                bytesReturned = sizeof(*kt);
                break;
            }
            KeMemoryBarrier();

            /* Step 7: Set WPTR = 6 DWORDs */
            DreamV3WriteRegister(DevExt, KIQ_WPTR_OFF, 6);
            kt->KiqWptrSet = 6;

            /* Step 8: Resume ME+PFP (clear halt bits) */
            DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF,
                DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF) & ~((1 << 28) | (1 << 30)));

            /* Step 9: Wait for processing */
            KeStallExecutionProcessor(10000);  /* 10ms */

            /* Step 10: Read results */
            kt->KiqRptrAfter          = DreamV3ReadRegister(DevExt, KIQ_RPTR_OFF);
            kt->ScratchAfter          = DreamV3ReadRegister(DevExt, KIQ_SCRATCH_OFF);
            kt->MeCntlAfter           = DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF);
            kt->GcvmContext0CntlAfter = DreamV3ReadRegister(DevExt, KIQ_GCVM_CTX0_CNTL);

            KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST result: SCRATCH=0x%08X KIQ_RPTR=0x%08X\n",
                kt->ScratchAfter, kt->KiqRptrAfter));

            if (kt->ScratchAfter == 0xCAFEBABE) {
                kt->Result = 2;
                KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST SUCCESS! PM4 executed, SCRATCH=0xCAFEBABE\n"));
            } else if (kt->KiqRptrAfter != kt->KiqRptrBefore) {
                kt->Result = 1;
                KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST: RPTR advanced but SCRATCH unchanged\n"));
            } else {
                kt->Result = 0;
                KdPrint(("AMDBC250-DREAM-V4.3: KIQ_NOP_TEST: no progress\n"));
            }

            /* Cleanup */
            DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF,
                DreamV3ReadRegister(DevExt, KIQ_ME_CNTL_OFF) | (1 << 28) | (1 << 30));
            KeStallExecutionProcessor(10);
            DreamV3WriteRegister(DevExt, KIQ_BASE_LO_OFF, 0);
            DreamV3WriteRegister(DevExt, KIQ_BASE_HI_OFF, 0);
            DreamV3WriteRegister(DevExt, KIQ_RPTR_OFF, 0);
            DreamV3WriteRegister(DevExt, KIQ_WPTR_OFF, 0);
            DreamV3WriteRegister(DevExt, KIQ_ME_CNTL_OFF, kt->MeCntlBefore);

            MmFreeContiguousMemory(ringVa);
            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*kt);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- KIQ BIOS ring submit: map the BIOS ring PA, write PM4, check execution --- */
    case IOCTL_AMDBC250_KIQ_BIOS_RING_SUBMIT: {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "KIQ_BIOS_RING_SUBMIT: code=%08X outputLen=%lu DevExt=%p HW=%d\n",
            ioctlCode, outputLen, DevExt, DevExt ? DevExt->HardwareInitialized : -1));
        if (outputLen >= sizeof(AMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT) && DevExt && DevExt->MmioVirtualBase) {
            PAMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT resp = (PAMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT)outputBuffer;
            PUCHAR mmio = (PUCHAR)DevExt->MmioVirtualBase;

            /* Register access via DreamV3WriteRegister (direct volatile writes silently dropped on Win11 26100) */
            #define BIOS_WRITE(off, val) DreamV3WriteRegister(DevExt, (off), (val))
            #define BIOS_READ(off) DreamV3ReadRegister(DevExt, (off))
            #define BIOS_SCRATCH_OFF  0x32D4
            #define BIOS_ME_CNTL_OFF  0x4A74
            #define BIOS_KIQ_BASE_LO  0xE060
            #define BIOS_KIQ_BASE_HI  0xE064
            #define BIOS_KIQ_RPTR_OFF 0xE06C
            #define BIOS_KIQ_WPTR_OFF 0xE078
            #define BIOS_HQD_ACTIVE   0x910C  /* CORRECTED: was 0xDAC0 (old uncorrected offset) */
            #define BIOS_GCVM_CONTEXT0_CNTL    0x0B460
            #define BIOS_GCVM_CONTEXT0_PT_BASE_LO 0x6C8C

            /* Step 0: Wake up GPU from GFXOFF n++ write ME_CNTL to trigger power-on */
            {
                ULONG meVal = BIOS_READ(BIOS_ME_CNTL_OFF);
                KdPrint(("KIQ_BIOS_RING: ME_CNTL before wake=0x%08X\n", meVal));
                /* Clear halt bits to wake GPU */
                BIOS_WRITE(BIOS_ME_CNTL_OFF, 0);
                KeStallExecutionProcessor(1000);
                /* Read back to confirm GPU is alive */
                meVal = BIOS_READ(BIOS_ME_CNTL_OFF);
                KdPrint(("KIQ_BIOS_RING: ME_CNTL after wake=0x%08X\n", meVal));
            }

            /* Step 1: Determine ring PA n++ read input BEFORE zeroing (METHOD_BUFFERED shares buffer) */
            PHYSICAL_ADDRESS ringPa = {0};
            if (inputLen >= sizeof(AMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT)) {
                PAMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT inp = (PAMDBC250_IOCTL_KIQ_BIOS_RING_SUBMIT)inputBuffer;
                ringPa.LowPart = inp->KiqBaseLo;
                ringPa.HighPart = inp->KiqBaseHi;
            }

            /* Now safe to zero output */
            RtlZeroMemory(resp, sizeof(*resp));

            if (ringPa.LowPart == 0 && ringPa.HighPart == 0) {
                ringPa.LowPart = BIOS_READ(BIOS_KIQ_BASE_LO);
                ringPa.HighPart = BIOS_READ(BIOS_KIQ_BASE_HI);
                KdPrint(("KIQ_BIOS_RING read KIQ_BASE from HW: 0x%08X%08X\n",
                    ringPa.HighPart, ringPa.LowPart));
            }

            /* If KIQ_BASE is still 0xFFFFFFFF (GFXOFF) or 0, try HQD_PQ_BASE as fallback */
            if (ringPa.LowPart == 0xFFFFFFFF || ringPa.HighPart == 0xFFFFFFFF ||
                (ringPa.LowPart == 0 && ringPa.HighPart == 0)) {
                /* CORRECTED offsets: was 0xDAD8/0xDADC (old uncorrected) */
                UINT32 pqLo = BIOS_READ(0x9124);
                UINT32 pqHi = BIOS_READ(0x9128);
                KdPrint(("KIQ_BIOS_RING KIQ_BASE=0x%08X%08X trying HQD_PQ_BASE=0x%08X%08X\n",
                    ringPa.HighPart, ringPa.LowPart, pqHi, pqLo));
                if (pqLo != 0xFFFFFFFF && pqLo != 0) {
                    ringPa.LowPart = pqLo;
                    ringPa.HighPart = pqHi;
                }
            }

            /* If still bad, try reading from BIOS state we saved earlier */
            if (ringPa.LowPart == 0xFFFFFFFF || ringPa.HighPart == 0xFFFFFFFF ||
                (ringPa.LowPart == 0 && ringPa.HighPart == 0)) {
                /* GPU may need more time n++ try once more after longer delay */
                KeStallExecutionProcessor(10000);
                ringPa.LowPart = BIOS_READ(BIOS_KIQ_BASE_LO);
                ringPa.HighPart = BIOS_READ(BIOS_KIQ_BASE_HI);
                KdPrint(("KIQ_BIOS_RING retry KIQ_BASE=0x%08X%08X\n",
                    ringPa.HighPart, ringPa.LowPart));
            }

            resp->KiqBaseLo = ringPa.LowPart;
            resp->KiqBaseHi = ringPa.HighPart;

            if (ringPa.LowPart == 0 && ringPa.HighPart == 0) {
                KdPrint(("KIQ_BIOS_RING: KIQ_BASE is 0\n"));
                resp->Result = 0xDEAD0001;
                status = STATUS_SUCCESS;
                bytesReturned = sizeof(*resp);
                break;
            }

            /* Step 2: Save BIOS state */
            resp->ScratchBefore = BIOS_READ(BIOS_SCRATCH_OFF);
            resp->KiqRptrBefore = BIOS_READ(BIOS_KIQ_RPTR_OFF);
            resp->MeCntlBefore  = BIOS_READ(BIOS_ME_CNTL_OFF);

            KdPrint(("KIQ_BIOS_RING SCRATCH=0x%08X KIQ_RPTR=0x%08X ME=0x%08X\n",
                resp->ScratchBefore, resp->KiqRptrBefore, resp->MeCntlBefore));

            /* Step 2b: Set up GCVM page tables to identity-map the ring address
             * BIOS PML4 at 0x6C8C is writable - we need to update it to map 0x7E508000
             * We allocate a new PML4, PDP, PD, PT and chain them to identity-map the ring.
             * This is a minimal 4-level page table setup for one 4KB page. */
            PHYSICAL_ADDRESS pgAddr = {0};
            PVOID pgVa = NULL;
            PHYSICAL_ADDRESS low = {0}, high = {0}, boundary = {0};
            high.QuadPart = 0xFFFFFFFFULL;
            {
                SIZE_T mapSize = 0x1000;
                pgVa = MmAllocateContiguousMemorySpecifyCache(mapSize, low, high, boundary, MmNonCached);
                if (pgVa) {
                    RtlZeroMemory(pgVa, mapSize);
                    pgAddr = MmGetPhysicalAddress(pgVa);
                    KdPrint(("KIQ_BIOS_RING PT alloc PA=0x%llX\n", pgAddr.QuadPart));
                }
            }
            if (pgVa && ringPa.QuadPart >= 0x100000000ULL) {
                /* 4-level tables needed for addresses above 4GB */
                PVOID pml4Va = pgVa;
                PHYSICAL_ADDRESS pml4Pa = pgAddr;
                PVOID pdpVa = MmAllocateContiguousMemorySpecifyCache(0x1000, low, high, boundary, MmNonCached);
                PVOID pdVa = MmAllocateContiguousMemorySpecifyCache(0x1000, low, high, boundary, MmNonCached);
                PVOID ptVa = MmAllocateContiguousMemorySpecifyCache(0x1000, low, high, boundary, MmNonCached);
                if (pdpVa && pdVa && ptVa) {
                    RtlZeroMemory(pdpVa, 0x1000);
                    RtlZeroMemory(pdVa, 0x1000);
                    RtlZeroMemory(ptVa, 0x1000);
                    PHYSICAL_ADDRESS pdpPa = MmGetPhysicalAddress(pdpVa);
                    PHYSICAL_ADDRESS pdPa = MmGetPhysicalAddress(pdVa);
                    PHYSICAL_ADDRESS ptPa = MmGetPhysicalAddress(ptVa);
                    ((PULONG64)pml4Va)[0] = pdpPa.QuadPart | 0x03;
                    ((PULONG64)pdpVa)[(ringPa.QuadPart >> 30) & 0x1FF] = pdPa.QuadPart | 0x03;
                    ((PULONG64)pdVa)[(ringPa.QuadPart >> 21) & 0x1FF] = ptPa.QuadPart | 0x03;
                    ((PULONG64)ptVa)[(ringPa.QuadPart >> 12) & 0x1FF] = (ringPa.QuadPart & ~0xFFFULL) | 0x63;
                    BIOS_WRITE(0x6C8C, (ULONG)pml4Pa.QuadPart);
                    BIOS_WRITE(0x6C90, (ULONG)(pml4Pa.QuadPart >> 32));
                    BIOS_WRITE(0x0B460, 1);
                    KdPrint(("KIQ_BIOS_RING GCVM setup: PT_BASE=0x%llX (4-level)\n", pml4Pa.QuadPart));
                    /* Keep pages allocated - GPU needs them for translation */
                }
            } else if (pgVa && ringPa.QuadPart >= 0x100000ULL) {
                /* 3-level tables for addresses 1MB - 4GB */
                PVOID pml3Va = pgVa;
                PHYSICAL_ADDRESS pml3Pa = pgAddr;
                PVOID pdVa = MmAllocateContiguousMemorySpecifyCache(0x1000, low, high, boundary, MmNonCached);
                PVOID ptVa = MmAllocateContiguousMemorySpecifyCache(0x1000, low, high, boundary, MmNonCached);
                if (pdVa && ptVa) {
                    RtlZeroMemory(pdVa, 0x1000);
                    RtlZeroMemory(ptVa, 0x1000);
                    PHYSICAL_ADDRESS pdPa = MmGetPhysicalAddress(pdVa);
                    PHYSICAL_ADDRESS ptPa = MmGetPhysicalAddress(ptVa);
                    ((PULONG64)pml3Va)[0] = pdPa.QuadPart | 0x03;
                    ((PULONG64)pdVa)[(ringPa.QuadPart >> 21) & 0x1FF] = ptPa.QuadPart | 0x03;
                    ((PULONG64)ptVa)[(ringPa.QuadPart >> 12) & 0x1FF] = (ringPa.QuadPart & ~0xFFFULL) | 0x63;
                    BIOS_WRITE(0x6C8C, (ULONG)pml3Pa.QuadPart);
                    BIOS_WRITE(0x6C90, (ULONG)(pml3Pa.QuadPart >> 32));
                    BIOS_WRITE(0x0B460, 1);
                    KdPrint(("KIQ_BIOS_RING GCVM setup: PT_BASE=0x%llX (3-level)\n", pml3Pa.QuadPart));
                    /* Keep pages allocated - GPU needs them for translation */
                }
            } else {
                KdPrint(("KIQ_BIOS_RING: GCVM setup skipped - PA too low or alloc failed\n"));
            }

            /* Step 3: Map ring via MmMapIoSpace */
            PVOID ringVa = NULL;
            PMDL ringMdl = NULL;
            {
                SIZE_T mapSize = 0x1000;
                ringVa = MmMapIoSpace(ringPa, mapSize, MmNonCached);
                if (!ringVa) {
                    KdPrint(("KIQ_BIOS_RING MmMapIoSpace FAILED PA=0x%llX\n", ringPa.QuadPart));
                    resp->Result = 0xDEAD0002;
                    status = STATUS_SUCCESS;
                    bytesReturned = sizeof(*resp);
                    break;
                }
                KdPrint(("KIQ_BIOS_RING MmMapIoSpace OK VA=%p\n", ringVa));
            }

            /* Step 4: Read current ring contents */
            __try {
                volatile PULONG ring = (volatile PULONG)ringVa;
                resp->RingDword0 = ring[0];
                resp->RingDword1 = ring[1];
                resp->RingDword2 = ring[2];
                resp->RingDword3 = ring[3];
                KdPrint(("KIQ_BIOS_RING ring[0..3] = 0x%08X 0x%08X 0x%08X 0x%08X\n",
                    resp->RingDword0, resp->RingDword1, resp->RingDword2, resp->RingDword3));
            } __except(EXCEPTION_EXECUTE_HANDLER) {
                KdPrint(("KIQ_BIOS_RING ring read exception\n"));
                resp->Result = 0xDEADCAFE;
                BIOS_WRITE(BIOS_ME_CNTL_OFF, BIOS_READ(BIOS_ME_CNTL_OFF) | (1 << 28) | (1 << 30));
                MmUnmapIoSpace(ringVa, 0x1000);
                status = STATUS_SUCCESS;
                bytesReturned = sizeof(*resp);
                break;
            }

            /* Step 5: Halt ME+PFP */
            {
                ULONG meVal = BIOS_READ(BIOS_ME_CNTL_OFF);
                BIOS_WRITE(BIOS_ME_CNTL_OFF, meVal | (1 << 28) | (1 << 30));
            }
            KeStallExecutionProcessor(10);

            /* Step 6: Reset RPTR/WPTR */
            BIOS_WRITE(BIOS_KIQ_RPTR_OFF, 0);
            BIOS_WRITE(BIOS_KIQ_WPTR_OFF, 0);
            KeStallExecutionProcessor(1);

            /* Step 7: Write PM4 WRITE_DATA to SCRATCH (0x32D4) = 0xCAFEBABE
             * PM4 IT_WRITE_DATA (0x37), count=3 (4 DWORDs total):
             *   HEADER: opcode=0x37, count=3 -> 0xC0033700
             *   CONTROL: DST_SEL=register(0), WR_CONFIRM(1<<20) -> 0x00100000
             *   ADDRESS_LO = SCRATCH byte offset (0x32D4)
             *   ADDRESS_HI = 0
             *   DATA = 0xCAFEBABE */
            __try {
                PULONG ring = (PULONG)ringVa;
                ring[0] = 0xC0033700;  /* HEADER: IT_WRITE_DATA, count=3 */
                ring[1] = 0x00100000;  /* CONTROL: WR_CONFIRM, DST_SEL=register */
                ring[2] = 0x000032D4;  /* ADDRESS_LO = SCRATCH */
                ring[3] = 0x00000000;  /* ADDRESS_HI */
                ring[4] = 0xCAFEBABE;  /* value to write */
                ring[5] = 0xC0001000;  /* NOP (padding) */
                ring[6] = 0xC0001000;  /* NOP (padding) */
                ring[7] = 0xC0001000;  /* NOP (padding) */
                KdPrint(("KIQ_BIOS_RING: wrote IT_WRITE_DATA 0xCAFEBABE -> SCRATCH (0x32D4)\n"));
            } __except(EXCEPTION_EXECUTE_HANDLER) {
                KdPrint(("KIQ_BIOS_RING ring write exception\n"));
                resp->Result = 0xDEADCAFE;
                BIOS_WRITE(BIOS_ME_CNTL_OFF, BIOS_READ(BIOS_ME_CNTL_OFF) | (1 << 28) | (1 << 30));
                MmUnmapIoSpace(ringVa, 0x1000);
                status = STATUS_SUCCESS;
                bytesReturned = sizeof(*resp);
                break;
            }

            /* Step 7.5: CRITICAL n++ flush CPU stores before WPTR update */
            KeMemoryBarrier();

            /* Step 8: Set WPTR = 8 DWORDs (header + control + offset + data + 4 NOPs) */
            BIOS_WRITE(BIOS_KIQ_WPTR_OFF, 8);
            resp->KiqWptrSet = 8;

            /* Step 9: Resume ME+PFP */
            {
                ULONG meVal = BIOS_READ(BIOS_ME_CNTL_OFF);
                BIOS_WRITE(BIOS_ME_CNTL_OFF, meVal & ~((1 << 28) | (1 << 30)));
            }

            /* Step 10: Wait 100ms for GPU to process PM4 */
            {
                LARGE_INTEGER delay;
                delay.QuadPart = -10000LL * 100;  /* 100ms */
                KeDelayExecutionThread(KernelMode, FALSE, &delay);
            }

            /* Step 11: Read results */
            resp->KiqRptrAfter = BIOS_READ(BIOS_KIQ_RPTR_OFF);
            resp->ScratchAfter = BIOS_READ(BIOS_SCRATCH_OFF);
            resp->MeCntlAfter  = BIOS_READ(BIOS_ME_CNTL_OFF);
            __try {
                volatile PULONG ring = (volatile PULONG)ringVa;
                resp->RingDword0 = ring[0];
                resp->RingDword1 = ring[1];
                resp->RingDword2 = ring[2];
                resp->RingDword3 = ring[3];
            } __except(EXCEPTION_EXECUTE_HANDLER) {
                /* Ring may have been unmapped Gï¿½ï¿½ non-fatal */
                resp->RingDword0 = resp->RingDword1 = resp->RingDword2 = resp->RingDword3 = 0xDEAD;
            }

            KdPrint(("KIQ_BIOS_RING result SCRATCH=0x%08X RPTR=0x%08X ME=0x%08X\n",
                resp->ScratchAfter, resp->KiqRptrAfter, resp->MeCntlAfter));

            if (resp->ScratchAfter == 0xCAFEBABE) {
                resp->Result = 2;
            } else if (resp->KiqRptrAfter != resp->KiqRptrBefore) {
                resp->Result = 1;
            } else {
                resp->Result = 0;
            }

            /* Cleanup: halt, clear ring, reset, restore original ME_CNTL */
            {
                ULONG meVal = BIOS_READ(BIOS_ME_CNTL_OFF);
                BIOS_WRITE(BIOS_ME_CNTL_OFF, meVal | (1 << 28) | (1 << 30));
            }
            KeStallExecutionProcessor(10);
            {
                PULONG ring = (PULONG)ringVa;
                for (int i = 0; i < 8; i++) ring[i] = 0;
            }
            KeMemoryBarrier();
            BIOS_WRITE(BIOS_KIQ_RPTR_OFF, 0);
            BIOS_WRITE(BIOS_KIQ_WPTR_OFF, 0);
            BIOS_WRITE(BIOS_ME_CNTL_OFF, resp->MeCntlBefore);  /* restore original */

            /* Unmap ring */
            MmUnmapIoSpace(ringVa, 0x1000);

            status = STATUS_SUCCESS;
            bytesReturned = sizeof(*resp);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    case 0x80000B50: { /* IOCTL_AMDBC250_WGP_BANK_PROBE */
        /*
         * Per-bank readback of the two WGP registers. Writes only
         * GRBM_GFX_INDEX, and restores it before returning.
         *
         * This is the one place a bank can be selected without user mode
         * doing the write itself. The driver elsewhere documents writing
         * GRBM_GFX_INDEX while the display is live as the white-screen cause,
         * so the original value is saved and verified on the way out, and the
         * whole walk is serialised against other MMIO through DeviceMutex.
         */
        static const ULONG bankSel[4] = { 0x00000000, 0x00000100, 0x00010000, 0x00010100 };
        PAMDBC250_IOCTL_WGP_BANK_PROBE R = (PAMDBC250_IOCTL_WGP_BANK_PROBE)outputBuffer;
        ULONG saved = 0;

        if (outputLen < sizeof(*R)) {
            status = STATUS_BUFFER_TOO_SMALL;
            break;
        }
        RtlZeroMemory(R, sizeof(*R));

        /* METHOD_BUFFERED: the I/O manager copies back exactly
         * Irp->IoStatus.Information bytes. Without this the handler runs,
         * fills SystemBuffer, and the user buffer is left untouched - which
         * looks identical to "the case was never reached". */
        bytesReturned = sizeof(*R);

        R->MmioVirtualBase = (ULONG)(ULONG_PTR)DevExt->MmioVirtualBase;
        R->MmioSize = (ULONG)DevExt->MmioSize;
        R->HardwareInitialized = DevExt->HardwareInitialized;

        if (!DevExt->MmioVirtualBase) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        __try {
            R->GpuId = DreamV3ReadRegister(DevExt, 0x0000);
            R->DeviceReadOk = (R->GpuId != 0 && R->GpuId != 0xFFFFFFFFu) ? 1 : 0;
            saved = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX);
            R->GrbmIndexSaved = saved;

            ExAcquireFastMutex(&DevExt->DeviceMutex);
            __try {
                for (ULONG b = 0; b < 4; b++) {
                    R->BankSel[b] = bankSel[b];
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, bankSel[b]);
                    DreamV3HdpFlush(DevExt);
                    R->GrbmEcho[b]  = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX);
                    R->SpiPg[b]     = DreamV3ReadRegister(DevExt, 0x5C3C);
                    R->Cc9c1c[b]    = DreamV3ReadRegister(DevExt, 0x9C1C);
                    R->Cc529c[b]    = DreamV3ReadRegister(DevExt, 0x529C);
                }
            } __finally {
                ExReleaseFastMutex(&DevExt->DeviceMutex);
            }

            DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, saved);
            DreamV3HdpFlush(DevExt);
            R->GrbmIndexRestored = (DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX) == saved) ? 1 : 0;
        } __except (EXCEPTION_EXECUTE_HANDLER) {
            if (saved) {
                /* Best effort: the display depends on this register. */
                __try {
                    DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, saved);
                    DreamV3HdpFlush(DevExt);
                } __except (EXCEPTION_EXECUTE_HANDLER) {
                    /* nothing further is safe here */
                }
            }
            status = STATUS_UNHANDLED_EXCEPTION;
        }
        break;
    }

    case 0x80000988: { /* IOCTL_AMDBC250_SDMA_SELFTEST */
        {
            PULONG Resp = (PULONG)outputBuffer;
            PHYSICAL_ADDRESS srcPhys = {0}, dstPhys = {0}, lowAddr = {0x100000}, highAddr = {0xFFFFFFFFFFFFFFFFULL}, boundaryAddr = {0};
            PVOID srcVa = NULL, dstVa = NULL;
            ULONG sz = 4096;
            NTSTATUS testStatus;

            if (outputLen < sizeof(ULONG)) {
                status = STATUS_BUFFER_TOO_SMALL;
                break;
            }

            /* Allocate two physically contiguous pages (inline, no wrapper dependency) */
            srcVa = MmAllocateContiguousMemorySpecifyCache(sz, lowAddr, highAddr, boundaryAddr, MmWriteCombined);
            if (srcVa != NULL) {
                srcPhys = MmGetPhysicalAddress(srcVa);
                dstVa = MmAllocateContiguousMemorySpecifyCache(sz, lowAddr, highAddr, boundaryAddr, MmWriteCombined);
                if (dstVa != NULL) {
                    dstPhys = MmGetPhysicalAddress(dstVa);
                }
            }

            if (srcVa == NULL || dstVa == NULL) {
                *Resp = (srcVa == NULL) ? 0xDEAD0001 : 0xDEAD0002;
                if (srcVa != NULL) MmFreeContiguousMemory(srcVa);
                if (dstVa != NULL) MmFreeContiguousMemory(dstVa);
                bytesReturned = sizeof(ULONG);
                status = STATUS_SUCCESS;
                break;
            }

            RtlZeroMemory(srcVa, sz);
            RtlZeroMemory(dstVa, sz);

            /* Fill source with pattern */
            for (ULONG i = 0; i < sz / sizeof(ULONG); i++) {
                ((PULONG)srcVa)[i] = 0x600DC0DE + i;
            }
            KeMemoryBarrier();

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: SDMA self-test: srcPA=0x%llX dstPA=0x%llX size=%u\n",
                srcPhys.QuadPart, dstPhys.QuadPart, sz));

            /* Do SDMA copy */
            testStatus = DreamV3SdmaCopyBuffer(DevExt, srcPhys, dstPhys, sz);

            if (!NT_SUCCESS(testStatus)) {
                *Resp = testStatus;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: SDMA copy FAILED: 0x%08X\n", testStatus));
            } else {
                BOOLEAN match = TRUE;
                for (ULONG i = 0; i < sz / sizeof(ULONG); i++) {
                    if (((PULONG)dstVa)[i] != 0x600DC0DE + i) {
                        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                            "AMDBC250-DREAM-V4.3: SDMA mismatch at offset %u: expected 0x%08X got 0x%08X\n",
                            i * 4, 0x600DC0DE + i, ((PULONG)dstVa)[i]));
                        match = FALSE;
                        break;
                    }
                }
                if (match) {
                    *Resp = 0x600DCAFE;
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                        "AMDBC250-DREAM-V4.3: SDMA self-test PASSED!\n"));
                } else {
                    *Resp = 0xDEADBEEF;
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3: SDMA self-test FAILED (data mismatch)\n"));
                }
            }

            MmFreeContiguousMemory(srcVa);
            MmFreeContiguousMemory(dstVa);

            bytesReturned = sizeof(ULONG);
            status = STATUS_SUCCESS;
        }
        break;
    }

    case 0x8000098C: { /* IOCTL_AMDBC250_GCVM_PT_SETUP Gï¿½ï¿½ Set up GCVM page table */
        {
            PHYSICAL_ADDRESS lowAddr = {0x100000}, highAddr = {0xFFFFFFFFFFFFFFFFULL}, boundaryAddr = {0};
            PHYSICAL_ADDRESS ringPhys, ptPhys[3];
            PVOID ptPages[3] = {NULL};
            ULONG i, rootIdx, midIdx, leafIdx, pollCount;
            ULONG checkLo, checkHi;
            ULONG64 writtenVal;

            struct {
                ULONG CtxCntlBefore;
                ULONG RingBaseLo;
                ULONG RingBaseHi;
                ULONG PtBase0LoBefore;
                ULONG PtBase0HiBefore;
                ULONG PtBase0LoAfter;
                ULONG PtBase0HiAfter;
                ULONG PtBaseLoAfter;
                ULONG PtBaseHiAfter;
                ULONG Result;
                ULONG PtPhysLo[3];
                ULONG PtPhysHi[3];
                ULONG InvStatus;
                ULONG KIQ_WPTR;
                ULONG KIQ_RPTR;
                ULONG Reserved[8];
            } *resp = (PVOID)outputBuffer;

            if (outputLen < sizeof(*resp)) {
                status = STATUS_BUFFER_TOO_SMALL;
                break;
            }
            if (!DevExt || !DevExt->MmioVirtualBase) {
                status = STATUS_DEVICE_NOT_READY;
                break;
            }
            RtlZeroMemory(resp, sizeof(*resp));

            /* Read before state */
            resp->CtxCntlBefore = DreamV3ReadRegister(DevExt, 0x0B460);
            resp->RingBaseLo    = DreamV3ReadRegister(DevExt, 0xE060);
            resp->RingBaseHi    = DreamV3ReadRegister(DevExt, 0xE064);
            resp->PtBase0LoBefore = DreamV3ReadRegister(DevExt, 0x6C8C);
            resp->PtBase0HiBefore = DreamV3ReadRegister(DevExt, 0x6C90);
            resp->KIQ_WPTR = DreamV3ReadRegister(DevExt, 0xE078);
            resp->KIQ_RPTR = DreamV3ReadRegister(DevExt, 0xE06C);
            ringPhys.QuadPart = ((ULONG64)resp->RingBaseHi << 32) | resp->RingBaseLo;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: GCVM_PT_SETUP: ring PA=0x%llX ctx=0x%08X pt0=0x%08X_%08X\n",
                ringPhys.QuadPart, resp->CtxCntlBefore,
                resp->PtBase0HiBefore, resp->PtBase0LoBefore));

            /* Must have 3-level page tables (depth=2 = bits 2:1 = 10b = 4) */
            if ((resp->CtxCntlBefore & 6) != 4) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: Unexpected depth: 0x%X\n", resp->CtxCntlBefore & 6));
                resp->Result = 0xBAD0BAD0;
                bytesReturned = sizeof(*resp);
                status = STATUS_SUCCESS;
                break;
            }

            /* KIQ ring must be initialized - auto-allocate if needed */
            if (ringPhys.QuadPart == 0) {
                /* Allocate ring buffer if not already present */
                if (DevExt->GcvmRingBuf == NULL) {
                    PHYSICAL_ADDRESS lowR = {0x100000}, highR = {0xFFFFFFFFFFFFFFFFULL}, boundaryR = {0};
                    DevExt->GcvmRingBuf = MmAllocateContiguousMemorySpecifyCache(
                        4096, lowR, highR, boundaryR, MmNonCached);
                    if (DevExt->GcvmRingBuf) {
                        PHYSICAL_ADDRESS ringPa = MmGetPhysicalAddress(DevExt->GcvmRingBuf);
                        DevExt->GcvmRingBufPa = ringPa;
                        RtlZeroMemory(DevExt->GcvmRingBuf, 4096);

                        /* Write PM4 NOP at ring offset 0 */
                        *(volatile ULONG*)((PUCHAR)DevExt->GcvmRingBuf + 0) = 0xC0001000; /* IT_NOP */

                        /* Set KIQ_BASE register to ring buffer PA */
                        DreamV3WriteRegister(DevExt, 0xE060, (ULONG)(ringPa.QuadPart & 0xFFFFFFFF));
                        DreamV3WriteRegister(DevExt, 0xE064, (ULONG)(ringPa.QuadPart >> 32));
                        KeMemoryBarrier();

                        ringPhys.QuadPart = ringPa.QuadPart;
                        resp->RingBaseLo = (ULONG)(ringPa.QuadPart & 0xFFFFFFFF);
                        resp->RingBaseHi = (ULONG)(ringPa.QuadPart >> 32);
                    }
                } else {
                    /* Reuse existing ring buffer */
                    ringPhys.QuadPart = DevExt->GcvmRingBufPa.QuadPart;

                    /* Write PM4 NOP at ring offset 0 (re-init) */
                    RtlZeroMemory(DevExt->GcvmRingBuf, 4096);
                    *(volatile ULONG*)((PUCHAR)DevExt->GcvmRingBuf + 0) = 0xC0001000; /* IT_NOP */

                    /* Ensure KIQ_BASE register is set */
                    DreamV3WriteRegister(DevExt, 0xE060, (ULONG)(ringPhys.QuadPart & 0xFFFFFFFF));
                    DreamV3WriteRegister(DevExt, 0xE064, (ULONG)(ringPhys.QuadPart >> 32));
                    KeMemoryBarrier();

                    resp->RingBaseLo = (ULONG)(ringPhys.QuadPart & 0xFFFFFFFF);
                    resp->RingBaseHi = (ULONG)(ringPhys.QuadPart >> 32);
                }

                if (ringPhys.QuadPart == 0) {
                    resp->Result = 0xBAD0C0DE;
                    bytesReturned = sizeof(*resp);
                    status = STATUS_SUCCESS;
                    break;
                }
            }

            /* For 3-level (depth=2): root = bits 38:30, mid = bits 29:21, leaf = bits 20:12 */
            rootIdx = (ULONG)((ringPhys.QuadPart >> 30) & 0x1FF);
            midIdx  = (ULONG)((ringPhys.QuadPart >> 21) & 0x1FF);
            leafIdx = (ULONG)((ringPhys.QuadPart >> 12) & 0x1FF);

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3:   ring VA=0x%llX -> root[%lu] mid[%lu] leaf[%lu]\n",
                ringPhys.QuadPart, rootIdx, midIdx, leafIdx));

            /* Reuse or allocate 3 page table pages (non-cached).
             * Track which pages were already existing so we don't free them on error. */
            {
                BOOLEAN newlyAllocated[3] = {FALSE, FALSE, FALSE};
                for (i = 0; i < 3; i++) {
                    if (DevExt->GcvmPtPages[i] == NULL) {
                        DevExt->GcvmPtPages[i] = MmAllocateContiguousMemorySpecifyCache(
                            4096, lowAddr, highAddr, boundaryAddr, MmNonCached);
                        if (DevExt->GcvmPtPages[i] == NULL) break;
                        newlyAllocated[i] = TRUE;
                        RtlZeroMemory(DevExt->GcvmPtPages[i], 4096);
                    }
                    ptPages[i] = DevExt->GcvmPtPages[i];
                    ptPhys[i] = MmGetPhysicalAddress(ptPages[i]);
                    resp->PtPhysLo[i] = (ULONG)(ptPhys[i].QuadPart & 0xFFFFFFFF);
                    resp->PtPhysHi[i] = (ULONG)(ptPhys[i].QuadPart >> 32);
                }
                if (ptPages[0] == NULL || ptPages[1] == NULL || ptPages[2] == NULL) {
                    for (i = 0; i < 3; i++) {
                    if (newlyAllocated[i] && DevExt->GcvmPtPages[i] != NULL) {
                        MmFreeContiguousMemory(DevExt->GcvmPtPages[i]);
                        DevExt->GcvmPtPages[i] = NULL;
                    }

                        ptPages[i] = NULL;
                    }
                    resp->Result = 0xDEADF00D;
                    bytesReturned = sizeof(*resp);
                    status = STATUS_SUCCESS;
                    break;
                }
            }

            /* Fill page tables: PDE = VALID|SYSTEM, PTE = VALID|SYSTEM|READABLE|WRITABLE */
            { PULONG64 root = (PULONG64)ptPages[0];
              PULONG64 mid  = (PULONG64)ptPages[1];
              PULONG64 leaf = (PULONG64)ptPages[2];

            root[rootIdx] = (ptPhys[1].QuadPart & 0xFFFFFFFFF000ULL) | 0x03;
            mid[midIdx]   = (ptPhys[2].QuadPart & 0xFFFFFFFFF000ULL) | 0x03;
            leaf[leafIdx] = (ringPhys.QuadPart & 0xFFFFFFFFF000ULL) | 0x63;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3:   root[%lu]=0x%llX mid[%lu]=0x%llX leaf[%lu]=0x%llX\n",
                rootIdx, root[rootIdx], midIdx, mid[midIdx], leafIdx, leaf[leafIdx]));
            }

            /* Flush cache to ensure GPU sees page tables */
            KeMemoryBarrier();

            /* Write PT_BASE (0x6C8C/0x6C90) with root page PA */
            DreamV3WriteRegister(DevExt, 0x6C8C, (ULONG)(ptPhys[0].QuadPart & 0xFFFFFFFF));
            DreamV3WriteRegister(DevExt, 0x6C90, (ULONG)(ptPhys[0].QuadPart >> 32));

            KeMemoryBarrier();

            /* Verify write */
            checkLo = DreamV3ReadRegister(DevExt, 0x6C8C);
            checkHi = DreamV3ReadRegister(DevExt, 0x6C90);
            writtenVal = ((ULONG64)checkHi << 32) | checkLo;

            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3:   PT_BASE0 written=0x%llX readback=0x%llX\n",
                ptPhys[0].QuadPart, writtenVal));

            if (writtenVal != ptPhys[0].QuadPart) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3:   PT_BASE0 write MISMATCH! read=0x%llX expected=0x%llX\n",
                    writtenVal, ptPhys[0].QuadPart));
            }

            /* TLB invalidation via 0x6C0C/0x6C10 */
            resp->InvStatus = 0;

            /* Step 1: Clear previous ACK */
            DreamV3WriteRegister(DevExt, 0x6C10, 1);
            KeMemoryBarrier();

            /* Step 2: Request invalidation */
            DreamV3WriteRegister(DevExt, 0x6C0C, 1);
            KeMemoryBarrier();

            /* Step 3: Poll for ACK (0x6C10 bit 0) with timeout */
            {
                pollCount = 0;
                while (pollCount < 1000) {
                    ULONG ack; ack = DreamV3ReadRegister(DevExt, 0x6C10);
                    if (ack & 1) {
                        resp->InvStatus = 1; /* ACK received */
                        break;
                    }
                    KeStallExecutionProcessor(1); /* 1 us */
                    pollCount++;
                }
                if (pollCount >= 1000) {
                    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                        "AMDBC250-DREAM-V4.3:   TLB invalidation TIMEOUT!\n"));
                }
            }

            resp->PtBase0LoAfter = DreamV3ReadRegister(DevExt, 0x6C8C);
            resp->PtBase0HiAfter = DreamV3ReadRegister(DevExt, 0x6C90);
            resp->PtBaseLoAfter = DreamV3ReadRegister(DevExt, 0x6C8C);
            resp->PtBaseHiAfter = DreamV3ReadRegister(DevExt, 0x6C90);

            resp->Result = 0xCAFEBABE; /* success */

            bytesReturned = sizeof(*resp);
            status = STATUS_SUCCESS;
        }
        break;
    }

    case 0x80000BE8: { /* IOCTL_AMDBC250_EXECUTE_RING_PM4 */
        PAMDBC250_IOCTL_EXECUTE_RING_PM4 rp = (PAMDBC250_IOCTL_EXECUTE_RING_PM4)inputBuffer;
        ULONG cmdCount, pollTimeoutMs, pollMs;
        ULONG savedMeCntl = 0, savedMecCntl = 0, savedSched = 0, savedGrbmIdx = 0;
        if (inputLen < sizeof(*rp)) { status = STATUS_BUFFER_TOO_SMALL; break; }

        cmdCount = rp->CommandCount;
        if (cmdCount == 0 || cmdCount > 64) { status = STATUS_INVALID_PARAMETER; break; }

        if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
            rp->Result = 2;
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        /* Serialize vs READ_REG-adjacent HW, PSP_RING, power, SavedPm4Cmds.
           SMU/SW paths below do NOT re-acquire DeviceMutex (no deadlock). */
        ExAcquireFastMutex(&DevExt->DeviceMutex);
        if (DevExt->HwInitInProgress) {
            ExReleaseFastMutex(&DevExt->DeviceMutex);
            rp->Result = 2;
            status = STATUS_DEVICE_BUSY;
            break;
        }

        /* Save input fields BEFORE RtlZeroMemory clobbers them.
           Bit31 of TimeoutMs = opt-in DISPATCH_DIRECT (unsafe on live display; default OFF). */
        pollTimeoutMs = rp->TimeoutMs;
        {
            ULONG i;
            for (i = 0; i < cmdCount; i++) DevExt->SavedPm4Cmds[i] = rp->Commands[i];
            DevExt->SavedPm4Count = cmdCount;
        }
        RtlZeroMemory(rp, sizeof(*rp));
        rp->CommandCount = cmdCount;
        pollMs = pollTimeoutMs & 0x7FFFFFFF;
        if (pollMs > 50) pollMs = 50; /* hard cap â€” live-display GRBM/KIQ window */
        rp->TimeoutMs = pollMs;

        /* --- Allocate ring buffer (MQD stored at offset 0; PM4 at offset 256) --- */
        if (DevExt->GcvmRingBuf == NULL) {
            PHYSICAL_ADDRESS lowR = {0x100000}, highR = {0xFFFFFFFFFFFFFFFFULL}, boundaryR = {0};
            DevExt->GcvmRingBuf = MmAllocateContiguousMemorySpecifyCache(
                4096, lowR, highR, boundaryR, MmNonCached);
            if (DevExt->GcvmRingBuf) {
                DevExt->GcvmRingBufPa = MmGetPhysicalAddress(DevExt->GcvmRingBuf);
                RtlZeroMemory(DevExt->GcvmRingBuf, 4096);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: EXEC_RING: ring PA=0x%llX\n",
                    DevExt->GcvmRingBufPa));
            } else {
                ExReleaseFastMutex(&DevExt->DeviceMutex);
                rp->Result = 2; status = STATUS_INSUFFICIENT_RESOURCES; break;
            }
        }
        /* Full v10_compute_mqd at ring buffer offset 0 (256 dwords = 1024B).
           Layout matches Linux v10_structs.h: compute fields 0-39, then
           HQD fields at offsets 128-186. Shader at byte 1024 (dword 256). */
        {
            volatile PULONG buf = (volatile PULONG)DevExt->GcvmRingBuf;
            ULONG64 ringPa = DevExt->GcvmRingBufPa.QuadPart;
            ULONG64 shaderPa = ringPa + 1024;
            int i;
            for (i = 0; i < 256; i++) buf[i] = 0;
            buf[0]  = 0xC0310800;           /* header: type=compute, qsize=8, priv */
            buf[1]  = 0;                     /* DISPATCH_INITIATOR */
            buf[2]  = 1; buf[3] = 1; buf[4] = 1;  /* DIM_X/Y/Z */
            buf[5]  = 0; buf[6] = 0; buf[7] = 0;  /* START_X/Y/Z */
            buf[8]  = 63;                    /* NUM_THREAD_X (64-1) */
            buf[9]  = 0;                     /* NUM_THREAD_Y */
            buf[10] = 0;                     /* NUM_THREAD_Z */
            buf[11] = 1;                     /* PIPELINESTAT_ENABLE */
            buf[13] = (ULONG)(shaderPa >> 8); /* PGM_LO */
            buf[14] = (ULONG)(shaderPa >> 32);/* PGM_HI */
            buf[19] = (2 << 0) | (1 << 6);   /* PGM_RSRC1: VGPRS=2,SGPRS=1 */
            buf[20] = (63 << 0);             /* PGM_RSRC2: 64 threads */
            buf[23] = 0xFFFFFFFF;            /* THREAD_MGMT_SE0 */
            buf[24] = 0xFFFFFFFF;            /* THREAD_MGMT_SE1 */
            buf[26] = 0xFFFFFFFF;            /* THREAD_MGMT_SE2 */
            buf[27] = 0xFFFFFFFF;            /* THREAD_MGMT_SE3 */
            buf[128] = (ULONG)(ringPa & 0xFFFFFFFC);  /* MQD_BASE_ADDR_LO */
            buf[129] = (ULONG)(ringPa >> 32);          /* MQD_BASE_ADDR_HI */
            buf[130] = 1;                             /* HQD_ACTIVE */
            buf[131] = 0;                             /* HQD_VMID */
            buf[132] = 0x8000014C;                    /* PERSISTENT_STATE */
            buf[133] = 1;                             /* PIPE_PRIORITY */
            buf[134] = 15;                            /* QUEUE_PRIORITY */
            buf[135] = 0x00010011;                    /* QUANTUM */
            buf[136] = (ULONG)(ringPa >> 8);           /* PQ_BASE_LO (ring >> 8) */
            buf[137] = (ULONG)(ringPa >> 40);          /* PQ_BASE_HI */
            buf[138] = 0;                             /* PQ_RPTR */
            buf[139] = 0;                             /* RPTR_REPORT_ADDR_LO */
            buf[140] = 0;                             /* RPTR_REPORT_ADDR_HI */
            buf[141] = 0;                             /* WPTR_POLL_ADDR_LO */
            buf[142] = 0;                             /* WPTR_POLL_ADDR_HI */
            buf[143] = 0;                             /* DOORBELL_CONTROL */
            buf[145] = 0x000A0101;                    /* PQ_CONTROL */
            buf[146] = 0;                             /* IB_BASE_ADDR_LO */
            buf[147] = 0;                             /* IB_BASE_ADDR_HI */
            buf[148] = 0;                             /* IB_RPTR */
            buf[149] = 0x00030003;                    /* IB_CONTROL */
            buf[150] = 0;                             /* IQ_TIMER */
            buf[164] = 1 << 14;                       /* HQ_SCHEDULER0 (bit 14) */
            buf[166] = 1;                             /* MQD_CONTROL (PRIV_STATE) */
        }

        /* --- Step 0: Wake GFX from GFXOFF (SMU) --- */
        DreamV3SmuWakeGfx(DevExt);
        KeStallExecutionProcessor(1000);
        rp->SmuFeaturesMask = 0;
        rp->SmuGfxFreqMhz = 0;
        DreamV3SmuSendMessage(DevExt, SMU_MSG_GetEnabledSmuFeatures, 0, &rp->SmuFeaturesMask);
        DreamV3SmuSendMessage(DevExt, SMU_MSG_GetGfxFrequency, 0, &rp->SmuGfxFreqMhz);

        /* Save live-display state BEFORE any CP/GRBM write (restore in cleanup) */
        savedMeCntl   = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_ME_CNTL);
        savedMecCntl  = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC);
        savedSched    = DreamV3ReadRegister(DevExt, AMDBC250_REG_RLC_CP_SCHEDULERS);
        savedGrbmIdx  = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX);

        /* --- Baseline (MQD is at ring buffer offset 0) --- */
        rp->RingPa = DevExt->GcvmRingBufPa.QuadPart;
        rp->MqdPa  = DevExt->GcvmRingBufPa.QuadPart;
        rp->ScratchBefore = DreamV3ReadRegister(DevExt, AMDBC250_REG_SCRATCH_REG0);

        /* Step 1: Select ME=1 (MEC) once; enable schedulers; unhalt ME+MEC.
           GRBM is left on KIQ select for the whole HW section â€” no per-poll
           KIQâ†”broadcast thrash (that hammered display-path index reads). */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX,
            AMDBC250_GRBM_GFX_INDEX_KIQ_VAL);

        DreamV3WriteRegister(DevExt, AMDBC250_REG_RLC_CP_SCHEDULERS, 0xFF);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_ME_CNTL, 0);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC, 0);
        KeMemoryBarrier();

        /* NOTE: Linux gc_10_1_0_offset.h confirms ALL CP_HQD registers
           have BASE_IDX=0 (NOT SEG1). Earlier SEG1 hypothesis was wrong.
           Formula: BAR5 = GC_BASE(0x1260) + mm*4. Using BASE_IDX=0. */
        /* Read baseline */
        rp->RptrBefore = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_RPTR);
        rp->WptrBefore = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_WPTR_LO);

        /* Step 2: Program CP_HQD registers (all BASE_IDX=0) */
        rp->PqCtrlBefore = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_CONTROL);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_ACTIVE, 0);
        rp->PqCtrlAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_CONTROL);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MQD_BASE_ADDR,
            (ULONG)(DevExt->GcvmRingBufPa.QuadPart & 0xFFFFFFFF));
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MQD_BASE_ADDR_HI,
            (ULONG)(DevExt->GcvmRingBufPa.QuadPart >> 32));
        /* Ring buffer layout:
           0-1023  = MQD (256 dwords)
           1024+   = ring PM4 data (ring base at ringPA+1024, PQ_BASE = (ringPA+1024)>>8) */
        #define RING_DATA_OFFSET_BYTES  1024
        ULONG64 ringDataPa = DevExt->GcvmRingBufPa.QuadPart + RING_DATA_OFFSET_BYTES;
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_BASE_LO,
            (ULONG)((ringDataPa >> 8) & 0xFFFFFFFF));
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_BASE_HI,
            (ULONG)((ringDataPa >> 8) >> 32));
        /* QUEUE_SIZE=7 (2^8=256 dwords ring), RPTR_BLOCK_SIZE=5, UNORD_DISPATCH */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_CONTROL, 0x00004507);
        rp->HqdActive = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_CONTROL);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PERSISTENT_STATE, 0x8000014C);
        rp->PqBaseReadback = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_BASE_LO);

        /* Fill ring at offset 1024+ (AFTER MQD) */
        {
            ULONG i;
            PULONG ringBase = (PULONG)((PUCHAR)DevExt->GcvmRingBuf + RING_DATA_OFFSET_BYTES);
            for (i = 0; i < 8; i++)
                WRITE_REGISTER_ULONG(ringBase + i, 0xC0001000);
            for (i = 0; i < DevExt->SavedPm4Count; i++)
                WRITE_REGISTER_ULONG(ringBase + i, DevExt->SavedPm4Cmds[i]);
        }

        /* Read back MQD header to verify MQD preserved */
        {
            rp->RingDwords[0] = READ_REGISTER_ULONG((PULONG)DevExt->GcvmRingBuf + 0);
            rp->RingDwords[1] = READ_REGISTER_ULONG((PULONG)DevExt->GcvmRingBuf + 1);
            rp->RingDwords[2] = READ_REGISTER_ULONG((PULONG)DevExt->GcvmRingBuf + 2);
            rp->RingDwords[3] = READ_REGISTER_ULONG((PULONG)DevExt->GcvmRingBuf + 3);
        }

        /* Activate HQD - triggers MQD load if GCVM page tables active */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_ACTIVE, 1);
        rp->HqdActive = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_ACTIVE);
        KeStallExecutionProcessor(1000);
        /* Read PGM_LO to verify MQD load (if value matches (ringPa+256)>>8, MQD loaded) */
        rp->MqdLoadPgmLo = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_LO);
        /* Read PQ_CONTROL + PQ_BASE to see if MQD load updated them */
        rp->PqCtrlAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_CONTROL);
        rp->PqBaseReadback = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_BASE_LO);

        rp->ScratchAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_SCRATCH_REG0);

        /* Kick WPTR = offset in bytes to first unused dword */
        {
            ULONG totalBytes = DevExt->SavedPm4Count * sizeof(ULONG);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_WPTR_LO, totalBytes);
            rp->WptrAfter = totalBytes;
        }

        /* Short poll for RPTR advance â€” GRBM stays on KIQ select (no thrash).
           pollMs capped at 50 (above): WGP locked â‡’ RPTR never moves; long hold
           of non-default GRBM index on live display was a white-screen contributor. */
        {
            ULONG waited = 0;
            while (waited < pollMs) {
                rp->RptrAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_RPTR);
                if (rp->RptrAfter != 0) { rp->Result = 0; break; }
                KeStallExecutionProcessor(1000);
                waited++;
            }
            if (rp->RptrAfter == 0) rp->Result = 1;
        }

        /* --- CLEANUP HW first (live-display safe): deactivate HQD, re-halt
               ME/MEC, restore schedulers + GRBM index BEFORE SW fallback.
               SW PM4 writes SCRATCH via absolute BAR5 â€” must run with the
               original GRBM index (broadcast), not KIQ/ME select. --- */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_ACTIVE, 0);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_HQD_PQ_WPTR_LO, 0);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_ME_CNTL, savedMeCntl);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC, savedMecCntl);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_RLC_CP_SCHEDULERS, savedSched);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, savedGrbmIdx);
        KeMemoryBarrier();

        /* Fallback: Execute same PM4 via Software PM4 executor (bypasses ring entirely) */
        rp->SwResult = STATUS_UNSUCCESSFUL;
        rp->ScratchAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_SCRATCH_REG0);
        {
            NTSTATUS swStatus = DreamV3SwPm4Process(DevExt, DevExt->SavedPm4Cmds,
                DevExt->SavedPm4Count, 0, 32);
            if (NT_SUCCESS(swStatus)) {
                rp->SwResult = 0;
                rp->ScratchAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_SCRATCH_REG0);
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: EXEC_RING SW fallback OK, SCRATCH=0x%08X\n",
                    rp->ScratchAfter));
            }
        }

        /* --- DISPATCH_DIRECT test: ONLY if TimeoutMs bit31 set (opt-in).
               Default OFF â€” writes PGM + DISPATCH_INITIATOR on live display
               is a documented white-screen source. Restores GRBM after. --- */
        rp->DispatchResult = 0;
        rp->GrbmStatusBefore = 0;
        rp->GrbmStatusAfter = 0;
        rp->PgmLoReadback = 0;
        rp->PgmHiReadback = 0;
        rp->TmgMaskReadback = 0;
        if ((pollTimeoutMs & 0x80000000) != 0 && DevExt->GcvmRingBuf != NULL) {
            ULONG pgmLoSaved, pgmHiSaved, tmgSaved;
            #define SHADER_OFFSET_BYTES  3072
            ULONG64 shaderPa = DevExt->GcvmRingBufPa.QuadPart + SHADER_OFFSET_BYTES;
            WRITE_REGISTER_ULONG((PULONG)((PUCHAR)DevExt->GcvmRingBuf + SHADER_OFFSET_BYTES), 0xBF810000UL);
            KeMemoryBarrier();

            DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX,
                AMDBC250_GRBM_GFX_INDEX_KIQ_VAL);
            pgmLoSaved = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_LO);
            pgmHiSaved = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_HI);
            tmgSaved   = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_STATIC_THREAD_MGMT_SE0);
            {
                /* PGM_LO encoding matches MQD buf[13] = addr >> 8 (Linux v10) */
                ULONG pgmLoNew = (pgmLoSaved & 0xF0000000) | (ULONG)((shaderPa >> 8) & 0x0FFFFFFF);
                DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_LO, pgmLoNew);
                rp->PgmLoReadback = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_LO);
            }
            DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_HI, (ULONG)(shaderPa >> 32));
            rp->PgmHiReadback = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_HI);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_STATIC_THREAD_MGMT_SE0, 0xFFFFFFFF);
            rp->TmgMaskReadback = DreamV3ReadRegister(DevExt, AMDBC250_REG_COMPUTE_STATIC_THREAD_MGMT_SE0);
            rp->DispatchResult = 1;
            rp->GrbmStatusBefore = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_STATUS);
            {
                ULONG packedDim = (1 & 0xFFF) | ((1 & 0xFFF) << 12) | ((1 & 0xFF) << 24);
                DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DISPATCH_INITIATOR, packedDim);
                DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_DISPATCH_INITIATOR, 0x00075FFF);
            }
            rp->DispatchResult = 2;
            {
                ULONG waited = 0;
                while (waited < 50) {
                    rp->GrbmStatusAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_STATUS);
                    if (rp->GrbmStatusAfter != rp->GrbmStatusBefore) {
                        rp->DispatchResult = 3;
                        break;
                    }
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
            }
            /* Restore PGM_LO/HI + TMG + GRBM so live display path is untouched */
            DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_LO, pgmLoSaved);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_PGM_HI, pgmHiSaved);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_COMPUTE_STATIC_THREAD_MGMT_SE0, tmgSaved);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, savedGrbmIdx);
        }

        ExReleaseFastMutex(&DevExt->DeviceMutex);
        bytesReturned = sizeof(*rp);
        status = STATUS_SUCCESS;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: EXEC_RING: r=%u w=%u->%u r=0x%X->0x%X pqC=0x%08X->0x%08X pqB=0x%08X hqd=0x%08X sw=0x%08X sA=0x%08X\n",
            rp->Result, rp->WptrBefore, rp->WptrAfter,
            rp->RptrBefore, rp->RptrAfter,
            rp->PqCtrlBefore, rp->PqCtrlAfter,
            rp->PqBaseReadback, rp->HqdActive,
            rp->SwResult, rp->ScratchAfter));
        break;
    }

    /* --- WGP halt-probe: halt CP/MEC engines, try SPI_PG per-bank, restore ---
     * Theory: the SPI_PG host-write gate may key on engine halt state (Linux
     * writes it during early init with engines halted; our ME_CNTL stock
     * 0xFFFBD9FB already has HALT bits set). No SMU/rings/VM/display touched.
     * Save/restore everything (white-screen-fix discipline); GRBM set once per
     * bank, broadcast restored, ME/MEC restored to entry values. */
    case 0x80000BEC: { /* IOCTL_AMDBC250_WGP_HALT_PROBE = CTL_CODE_AMDBC250(0x8B) */
        PAMDBC250_IOCTL_WGP_HALT_PROBE wp = (PAMDBC250_IOCTL_WGP_HALT_PROBE)inputBuffer;
        ULONG savedMe = 0, savedMec = 0, savedGrbm = 0;
        ULONG i;
        static const ULONG bankSel[4] = {0x00000000, 0x00000100, 0x00010000, 0x00010100};
        if (inputLen < sizeof(*wp) || outputLen < sizeof(*wp)) { status = STATUS_BUFFER_TOO_SMALL; break; }
        if (wp->Magic != 0x57475000) { status = STATUS_INVALID_PARAMETER; break; }

        if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
            status = STATUS_DEVICE_NOT_READY;
            break;
        }

        ExAcquireFastMutex(&DevExt->DeviceMutex);
        if (DevExt->HwInitInProgress) {
            ExReleaseFastMutex(&DevExt->DeviceMutex);
            status = STATUS_DEVICE_BUSY;
            break;
        }

        /* Magic consumed; clear rest for clean OUT (METHOD_BUFFERED shares buffer). */
        RtlZeroMemory(wp, sizeof(*wp));

        /* Save entry state. */
        savedMe = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_ME_CNTL);
        savedMec = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC);
        savedGrbm = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX);
        wp->MeCntlBefore = savedMe;
        wp->MecCntlBefore = savedMec;
        wp->GrbmBefore = savedGrbm;

        /* Halt GFX (ME+CE+PFP) and MEC (ME1+ME2). Bits OR-ed onto entry value;
         * restore below returns exact entry state even if bit polarity differs. */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_ME_CNTL,
            savedMe | CP_ME_CNTL__ME_HALT | CP_ME_CNTL__CE_HALT | CP_ME_CNTL__PFP_HALT);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC,
            savedMec | AMDBC250_CP_MEC_ME1_HALT | AMDBC250_CP_MEC_ME2_HALT);
        KeStallExecutionProcessor(1000);
        wp->MeCntlHalted = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_ME_CNTL);
        wp->MecCntlHalted = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC);

        /* Per-bank SPI_PG write probe (canonical Linux GRBM layout). */
        wp->BanksStuck = 0;
        for (i = 0; i < 4; i++) {
            DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, bankSel[i]);
            wp->SpiBefore[i] = DreamV3ReadRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK);
            DreamV3WriteRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK, 0x1F);
            wp->SpiAfter[i] = DreamV3ReadRegister(DevExt, AMDBC250_REG_SPI_PG_ENABLE_STATIC_WGP_MASK);
            if (wp->SpiAfter[i] == 0x1F) wp->BanksStuck++;
        }

        /* Restore: GRBM broadcast, MEC, ME, then verify. GRBM last. */
        DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, AMDBC250_GRBM_GFX_INDEX_BROADCAST_VAL);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC, savedMec);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_ME_CNTL, savedMe);
        wp->MeCntlAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_ME_CNTL);
        wp->MecCntlAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_MEC_CNTL_GC);
        DreamV3WriteRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX, savedGrbm);
        wp->GrbmAfter = DreamV3ReadRegister(DevExt, AMDBC250_REG_GRBM_GFX_INDEX);

        ExReleaseFastMutex(&DevExt->DeviceMutex);
        bytesReturned = sizeof(*wp);
        status = STATUS_SUCCESS;
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: WGP_HALT_PROBE stuck=%u/4 me=%08X->%08X mec=%08X->%08X\n",
            wp->BanksStuck, wp->MeCntlBefore, wp->MeCntlAfter,
            wp->MecCntlBefore, wp->MecCntlAfter));
        break;
    }

    /* --- PSP KM ring init: create GPCOM ring at correct MP0 base 0x58000 --- */
    case 0x80000C18: { /* IOCTL_AMDBC250_PSP_RING_INIT */
        /* Input:  {Flags ULONG}
         * Output: {Result ULONG, RingPa ULONG64, RingSize ULONG, C2pmsg64 ULONG, C2pmsg81 ULONG}
         * Implements Linux psp_v11_0_8_ring_create() with the CORRECT MP0 base
         * (BAR5 byte 0x58000 = ip_discovery MP0 base 0x16000 * 4). */
        if (inputLen >= sizeof(ULONG) && outputLen >= sizeof(ULONG) * 6) {
            PULONG In = (PULONG)inputBuffer;
            PULONG Out = (PULONG)outputBuffer;
            UNREFERENCED_PARAMETER(In);
            Out[0] = 0;                 /* Result: fail until proven */
            *(ULONG64*)&Out[1] = 0;     /* RingPa */
            Out[3] = 0;                 /* RingSize */
            Out[4] = 0;                 /* C2pmsg64 */
            Out[5] = 0;                 /* C2pmsg81 */
            if (!DevExt->HardwareInitialized || DevExt->MmioVirtualBase == NULL) {
                status = STATUS_DEVICE_NOT_READY;
                break;
            }

            /* If already created, just report state */
            if (DevExt->PspRingCreated) {
                Out[0] = 1;
                *(ULONG64*)&Out[1] = DevExt->PspRingPa.QuadPart;
                Out[3] = DevExt->PspRingSize;
                Out[4] = DreamV3ReadRegister(DevExt, PSP_C2PMSG_64);
                Out[5] = DreamV3ReadRegister(DevExt, PSP_C2PMSG_81);
                bytesReturned = sizeof(ULONG) * 6;
                status = STATUS_SUCCESS;
                break;
            }

            /* Step 0: SOS status (C2PMSG_81) */
            ULONG c81 = DreamV3ReadRegister(DevExt, PSP_C2PMSG_81);
            Out[5] = c81;

            /* Step 1: wait TOS ready (C2PMSG_64 bit31 = MBOX_TOS_READY_FLAG) */
            ULONG c64 = DreamV3ReadRegister(DevExt, PSP_C2PMSG_64);
            Out[4] = c64;
            {
                int waited = 0;
                while (waited < 500) {
                    c64 = DreamV3ReadRegister(DevExt, PSP_C2PMSG_64);
                    if (c64 & 0x80000000) break;
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
                if (!(c64 & 0x80000000)) {
                    status = STATUS_DEVICE_NOT_READY;  /* TOS ready never set */
                    break;
                }
            }

            /* Allocate 4KB ring buffer (kernel VA, contiguous) */
            PHYSICAL_ADDRESS high;
            high.QuadPart = 0xFFFFFFFFULL;
            PVOID ringVa = MmAllocateContiguousMemory(PSP_RING_SIZE, high);
            if (ringVa == NULL) { status = STATUS_INSUFFICIENT_RESOURCES; break; }
            RtlZeroMemory(ringVa, PSP_RING_SIZE);
            PHYSICAL_ADDRESS ringPa = MmGetPhysicalAddress(ringVa);
            if (ringPa.QuadPart == 0) { MmFreeContiguousMemory(ringVa); status = STATUS_INSUFFICIENT_RESOURCES; break; }
            DevExt->PspRingVa = ringVa;
            DevExt->PspRingPa = ringPa;
            DevExt->PspRingSize = PSP_RING_SIZE;

            /* Step 2-4: write ring addr (lo/hi) + size */
            DreamV3WriteRegister(DevExt, PSP_C2PMSG_69, (ULONG)(ringPa.QuadPart & 0xFFFFFFFF));
            DreamV3WriteRegister(DevExt, PSP_C2PMSG_70, (ULONG)(ringPa.QuadPart >> 32));
            DreamV3WriteRegister(DevExt, PSP_C2PMSG_71, PSP_RING_SIZE);

            /* Step 5: ring init command = ring_type << 16 (KM = 2 -> 0x00020000) */
            DreamV3WriteRegister(DevExt, PSP_C2PMSG_64, PSP_RING_TYPE_KM << 16);

            /* Step 6: 20ms handshake delay */
            KeStallExecutionProcessor(20000);

            /* Step 7: wait response flag bit31 */
            c64 = DreamV3ReadRegister(DevExt, PSP_C2PMSG_64);
            {
                int waited = 0;
                while (waited < 500) {
                    c64 = DreamV3ReadRegister(DevExt, PSP_C2PMSG_64);
                    if (c64 & 0x80000000) break;
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
            }
            Out[4] = c64;

            if (c64 & 0x80000000) {
                DevExt->PspRingCreated = TRUE;
                DevExt->PspRingWptr = 0;
                DevExt->PspFenceValue = 0;
                Out[0] = 1;
                *(ULONG64*)&Out[1] = ringPa.QuadPart;
                Out[3] = PSP_RING_SIZE;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP KM ring CREATED PA=0x%llX C2PMSG_64=0x%08X\n",
                    ringPa.QuadPart, c64));
            } else {
                MmFreeContiguousMemory(ringVa);
                DevExt->PspRingVa = NULL;
                Out[0] = 0;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP ring init NOT ACKed C2PMSG_64=0x%08X\n", c64));
            }
            bytesReturned = sizeof(ULONG) * 6;
            status = STATUS_SUCCESS;
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* --- PSP ring command submit: write frame, advance WPTR, poll fence --- */
    case 0x80000C1C: { /* IOCTL_AMDBC250_PSP_RING_SUBMIT */
        /* Input:  {CmdId ULONG, CmdDataSize ULONG, CmdData[0..511] BYTE}
         *         CmdData = the psp_gfx_cmd_resp "union cmd" (copied at +28).
         * Output: {Result ULONG, FenceStatus ULONG, RespStatus ULONG,
         *          RespFwAddrLo ULONG, RespFwAddrHi ULONG, RespTmrSize ULONG}
         * Implements Linux psp_ring_cmd_submit(): writes a psp_gfx_rb_frame into
         * the ring, advances C2PMSG_67 WPTR by rb_frame_size_dw, then polls the
         * fence until PSP writes index. */
        if (inputLen >= sizeof(ULONG) && outputLen >= sizeof(ULONG) * 6) {
            PULONG In = (PULONG)inputBuffer;
            PULONG Out = (PULONG)outputBuffer;

            /* Read inputs BEFORE writing output (METHOD_BUFFERED shares buffer) */
            ULONG cmdId = In[0];
            ULONG cmdDataSize = (inputLen >= sizeof(ULONG)*2) ? In[1] : 0;
            PUCHAR cmdData = (PUCHAR)inputBuffer + sizeof(ULONG)*2;
            /* Clamp to both caller-declared size and actual remaining input */
            ULONG avail = (inputLen >= sizeof(ULONG)*2) ? (inputLen - sizeof(ULONG)*2) : 0;
            if (cmdDataSize > avail) cmdDataSize = avail;
            if (cmdDataSize > 512) cmdDataSize = 512;

            if (!DevExt->PspRingCreated || DevExt->PspRingVa == NULL) {
                status = STATUS_DEVICE_NOT_READY;  /* call PSP_RING_INIT first */
                break;
            }

            ExAcquireFastMutex(&DevExt->DeviceMutex);

            /* Fence buffer: PSP writes the index here when command completes.
               Allocate lazily on first submit. */
            if (DevExt->PspFenceVa == NULL) {
                PHYSICAL_ADDRESS high;
                high.QuadPart = 0xFFFFFFFFULL;
                PVOID fenceVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, high);
                if (fenceVa == NULL) { ExReleaseFastMutex(&DevExt->DeviceMutex); status = STATUS_INSUFFICIENT_RESOURCES; break; }
                RtlZeroMemory(fenceVa, 4);
                DevExt->PspFenceVa = fenceVa;
                DevExt->PspFencePa = MmGetPhysicalAddress(fenceVa);
                if (DevExt->PspFencePa.QuadPart == 0) {
                    MmFreeContiguousMemory(fenceVa);
                    DevExt->PspFenceVa = NULL;
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
            }

            /* Build cmd buffer: psp_gfx_cmd_resp layout
               +0 buf_size (0x400), +4 buf_version (1), +8 cmd_id,
               +12 reserved[4], +28 union cmd, +864 resp */
            {
                PULONG cmdBuf = (PULONG)DevExt->PspCmdVa;
                if (cmdBuf == NULL) {
                    PHYSICAL_ADDRESS high;
                    high.QuadPart = 0xFFFFFFFFULL;
                    PVOID cmdVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, high);
                    if (cmdVa == NULL) { ExReleaseFastMutex(&DevExt->DeviceMutex); status = STATUS_INSUFFICIENT_RESOURCES; break; }
                    RtlZeroMemory(cmdVa, PSP_CMD_BUF_SIZE);
                    DevExt->PspCmdVa = cmdVa;
                    DevExt->PspCmdPa = MmGetPhysicalAddress(cmdVa);
                    if (DevExt->PspCmdPa.QuadPart == 0) {
                        MmFreeContiguousMemory(cmdVa);
                        DevExt->PspCmdVa = NULL;
                        ExReleaseFastMutex(&DevExt->DeviceMutex);
                        status = STATUS_INSUFFICIENT_RESOURCES;
                        break;
                    }
                    cmdBuf = (PULONG)cmdVa;
                }
                RtlZeroMemory(cmdBuf, PSP_CMD_BUF_SIZE);
                cmdBuf[0] = 0x400;   /* buf_size */
                cmdBuf[1] = 0x00000001;  /* buf_version */
                cmdBuf[2] = cmdId;   /* cmd_id */
                if (cmdDataSize > 0) {
                    RtlCopyMemory((PUCHAR)cmdBuf + 28, cmdData, cmdDataSize);
                }
            }

            /* Ring frame: psp_gfx_rb_frame (64 bytes)
               +0 cmd_buf_addr_lo, +4 cmd_buf_addr_hi, +8 cmd_buf_size,
               +12 fence_addr_lo, +16 fence_addr_hi, +20 fence_value */
            ULONG index = DevExt->PspFenceValue + 1;
            DevExt->PspFenceValue = index;
            *(volatile ULONG*)DevExt->PspFenceVa = 0;

            {
                PUCHAR ring = (PUCHAR)DevExt->PspRingVa;
                ULONG ringSizeDw = DevExt->PspRingSize / 4;
                ULONG rbFrameSizeDw = 64 / 4;
                ULONG wptr = DevExt->PspRingWptr;
                PUCHAR frame = ring + (wptr * 4);
                RtlZeroMemory(frame, 64);
                *(volatile ULONG*)(frame + 0)  = (ULONG)(DevExt->PspCmdPa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 4)  = (ULONG)(DevExt->PspCmdPa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 8)  = 0x400;  /* cmd_buf_size */
                *(volatile ULONG*)(frame + 12) = (ULONG)(DevExt->PspFencePa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 16) = (ULONG)(DevExt->PspFencePa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 20) = index;  /* fence_value */
                KeMemoryBarrier();

                /* Advance WPTR (dwords) and kick C2PMSG_67 */
                wptr = (wptr + rbFrameSizeDw) % ringSizeDw;
                DevExt->PspRingWptr = wptr;
                DreamV3WriteRegister(DevExt, PSP_C2PMSG_67, wptr);
            }

            /* Poll fence: PSP writes index into fence buffer (with HDP invalidation) */
            ULONG fenceStatus = 0;
            {
                int waited = 0;
                while (waited < 500) {
                    DreamV3HdpFlush(DevExt);
                    if (*(volatile ULONG*)DevExt->PspFenceVa == index) {
                        fenceStatus = 1;
                        break;
                    }
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
            }

            /* Response lives at cmdBuf + 864 (struct psp_gfx_resp: status/session/fw_addr/tmr_size).
               Fence fires when the frame is received; let the PSP populate resp
               before we read it back. */
            Out[0] = 1;                       /* Result: command accepted */
            Out[1] = fenceStatus;             /* Fence reached? */
            if (fenceStatus) {
                PULONG resp = (PULONG)DevExt->PspCmdVa + (864 / 4);
                KeStallExecutionProcessor(1000);
                Out[2] = resp[0];             /* RespStatus */
                Out[3] = resp[2];             /* RespFwAddrLo */
                Out[4] = resp[3];             /* RespFwAddrHi */
                Out[5] = resp[4];             /* RespTmrSize */
            } else {
                Out[2] = 0xFFFFFFFF;          /* timeout */
                Out[3] = 0;
                Out[4] = 0;
                Out[5] = 0;
            }
            bytesReturned = sizeof(ULONG) * 6;
            status = STATUS_SUCCESS;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP ring submit cmd=%u fence=%u resp=0x%08X\n",
                cmdId, fenceStatus, Out[2]));
            ExReleaseFastMutex(&DevExt->DeviceMutex);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* ==========================================================================
       IOCTL_AMDBC250_PSP_RING_LOAD_IP_FW (0x80000C20) â€” GFX_CMD_ID_LOAD_IP_FW (0x06)
       via the KM GPCOM ring.

       The driver reads the firmware file itself (user cannot pass a GPU-visible
       buffer: ALLOC_VIDMEM returns a kernel VA, not a user-visible one), stages
       it into a contiguous GPU-visible buffer, and submits LOAD_IP_FW through
       the ring. Output mirrors PSP_RING_SUBMIT (24 bytes).
       ========================================================================== */
    case 0x80000C20:
    {
        if (inputLen >= sizeof(AMDBC250_PSP_LOAD_IP_FW_IN) &&
            outputLen >= sizeof(AMDBC250_PSP_LOAD_IP_FW_OUT)) {
            PAMDBC250_PSP_LOAD_IP_FW_IN In = (PAMDBC250_PSP_LOAD_IP_FW_IN)inputBuffer;
            PAMDBC250_PSP_LOAD_IP_FW_OUT Out = (PAMDBC250_PSP_LOAD_IP_FW_OUT)outputBuffer;

            /* Read inputs BEFORE writing output (METHOD_BUFFERED shares buffer) */
            UINT32 fwType = In->FwType;
            WCHAR fileName[260];
            RtlCopyMemory(fileName, In->FileName, sizeof(fileName));
            fileName[259] = L'\0';

            if (!DevExt->PspRingCreated || DevExt->PspRingVa == NULL) {
                status = STATUS_DEVICE_NOT_READY;  /* call PSP_RING_INIT first */
                break;
            }

            /* Whitelist GFX_FW_TYPE values (Linux psp_gfx_if.h). */
            if (fwType != 1 && fwType != 2 && fwType != 3 && fwType != 4 &&
                fwType != 8 && fwType != 9 && fwType != 10 && fwType != 18) {
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP LOAD_IP_FW invalid fw_type=%u\n", fwType));
                status = STATUS_INVALID_PARAMETER;
                break;
            }

            /* File I/O and staging allocation must run at PASSIVE_LEVEL, so
               do them BEFORE acquiring the fast mutex (ExAcquireFastMutex
               raises IRQL to APC_LEVEL â€” ZwCreateFile/ReadFile are illegal
               there). Only ring build/kick/poll runs under the mutex. */
            PUCHAR fwData = NULL;
            ULONG fwSize = 0;
            PVOID fwStageVa = NULL;
            PHYSICAL_ADDRESS fwStagePa;
            fwStagePa.QuadPart = 0;

            /* 1. Read firmware blob from disk into a pooled buffer. */
            NTSTATUS readStatus = DreamV3LoadFirmwareFromFile(fileName, &fwData, &fwSize);
            if (!NT_SUCCESS(readStatus) || fwData == NULL || fwSize == 0) {
                if (fwData != NULL) ExFreePoolWithTag(fwData, 'fw');
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP LOAD_IP_FW file read failed 0x%08X (%u B)\n",
                    readStatus, fwSize));
                status = STATUS_OBJECT_NAME_NOT_FOUND;
                break;
            }

            /* 2. Stage firmware into a contiguous GPU-visible buffer. */
            {
                PHYSICAL_ADDRESS high;
                high.QuadPart = 0xFFFFFFFFULL;
                fwStageVa = MmAllocateContiguousMemory(fwSize, high);
                if (fwStageVa == NULL) {
                    ExFreePoolWithTag(fwData, 'fw');
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                RtlCopyMemory(fwStageVa, fwData, fwSize);
                ExFreePoolWithTag(fwData, 'fw');
                fwStagePa = MmGetPhysicalAddress(fwStageVa);
                if (fwStagePa.QuadPart == 0) {
                    MmFreeContiguousMemory(fwStageVa);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
            }

            ExAcquireFastMutex(&DevExt->DeviceMutex);

            /* 3. Fence buffer: PSP writes the index here when done. */
            if (DevExt->PspFenceVa == NULL) {
                PHYSICAL_ADDRESS fhigh;
                fhigh.QuadPart = 0xFFFFFFFFULL;
                PVOID fenceVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, fhigh);
                if (fenceVa == NULL) {
                    MmFreeContiguousMemory(fwStageVa);
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                RtlZeroMemory(fenceVa, 4);
                DevExt->PspFenceVa = fenceVa;
                DevExt->PspFencePa = MmGetPhysicalAddress(fenceVa);
                if (DevExt->PspFencePa.QuadPart == 0) {
                    MmFreeContiguousMemory(fenceVa);
                    DevExt->PspFenceVa = NULL;
                    MmFreeContiguousMemory(fwStageVa);
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
            }

            /* 4. Build cmd buffer: psp_gfx_cmd_resp with union cmd at +28.
               LOAD_IP_FW union = psp_gfx_cmd_load_ip_fw (16 bytes):
               +28 fw_phy_addr_lo, +32 fw_phy_addr_hi, +36 fw_size, +40 fw_type */
            PULONG cmdBuf = (PULONG)DevExt->PspCmdVa;
            if (cmdBuf == NULL) {
                PHYSICAL_ADDRESS chigh;
                chigh.QuadPart = 0xFFFFFFFFULL;
                PVOID cmdVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, chigh);
                if (cmdVa == NULL) {
                    MmFreeContiguousMemory(fwStageVa);
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                RtlZeroMemory(cmdVa, PSP_CMD_BUF_SIZE);
                DevExt->PspCmdVa = cmdVa;
                DevExt->PspCmdPa = MmGetPhysicalAddress(cmdVa);
                if (DevExt->PspCmdPa.QuadPart == 0) {
                    MmFreeContiguousMemory(cmdVa);
                    DevExt->PspCmdVa = NULL;
                    MmFreeContiguousMemory(fwStageVa);
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                cmdBuf = (PULONG)cmdVa;
            }
            RtlZeroMemory(cmdBuf, PSP_CMD_BUF_SIZE);
            cmdBuf[0] = 0x400;                 /* buf_size */
            cmdBuf[1] = 0x00000001;            /* buf_version */
            cmdBuf[2] = 0x06;                  /* cmd_id = GFX_CMD_ID_LOAD_IP_FW */
            {
                PULONG ucmd = cmdBuf + (28 / 4);
                ucmd[0] = (ULONG)(fwStagePa.QuadPart & 0xFFFFFFFF);  /* fw_phy_addr_lo */
                ucmd[1] = (ULONG)(fwStagePa.QuadPart >> 32);         /* fw_phy_addr_hi */
                ucmd[2] = fwSize;                                     /* fw_size */
                ucmd[3] = fwType;                                     /* fw_type */
            }

            /* 5. Ring frame + kick + poll (same as PSP_RING_SUBMIT). */
            ULONG index = DevExt->PspFenceValue + 1;
            DevExt->PspFenceValue = index;
            *(volatile ULONG*)DevExt->PspFenceVa = 0;
            {
                PUCHAR ring = (PUCHAR)DevExt->PspRingVa;
                ULONG ringSizeDw = DevExt->PspRingSize / 4;
                ULONG rbFrameSizeDw = 64 / 4;
                ULONG wptr = DevExt->PspRingWptr;
                PUCHAR frame = ring + (wptr * 4);
                RtlZeroMemory(frame, 64);
                *(volatile ULONG*)(frame + 0)  = (ULONG)(DevExt->PspCmdPa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 4)  = (ULONG)(DevExt->PspCmdPa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 8)  = 0x400;  /* cmd_buf_size */
                *(volatile ULONG*)(frame + 12) = (ULONG)(DevExt->PspFencePa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 16) = (ULONG)(DevExt->PspFencePa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 20) = index;  /* fence_value */
                KeMemoryBarrier();
                wptr = (wptr + rbFrameSizeDw) % ringSizeDw;
                DevExt->PspRingWptr = wptr;
                DreamV3WriteRegister(DevExt, PSP_C2PMSG_67, wptr);
            }

            /* 6. Poll fence. */
            ULONG fenceStatus = 0;
            {
                int waited = 0;
                while (waited < 500) {
                    DreamV3HdpFlush(DevExt);
                    if (*(volatile ULONG*)DevExt->PspFenceVa == index) {
                        fenceStatus = 1;
                        break;
                    }
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
            }

            /* 7. Response at cmdBuf + 864. */
            Out->Result = 1;
            Out->FenceStatus = fenceStatus;
            if (fenceStatus) {
                PULONG resp = (PULONG)DevExt->PspCmdVa + (864 / 4);
                KeStallExecutionProcessor(1000);
                Out->RespStatus = resp[0];
                Out->RespFwAddrLo = resp[2];
                Out->RespFwAddrHi = resp[3];
                Out->RespTmrSize = resp[4];
            } else {
                Out->RespStatus = 0xFFFFFFFF;
                Out->RespFwAddrLo = 0;
                Out->RespFwAddrHi = 0;
                Out->RespTmrSize = 0;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP LOAD_IP_FW type=%u fence TIMEOUT (500ms)\n",
                    fwType));
            }

            /* Only free the staging buffer once the fence confirms the PSP is
               done reading it. On timeout the PSP may still be DMA-reading the
               blob â€” freeing now could hand those pages to another allocator
               and corrupt the load (or leak data). A one-shot leak per failed
               load is preferable. */
            if (fenceStatus) {
                MmFreeContiguousMemory(fwStageVa);
            }

            bytesReturned = sizeof(AMDBC250_PSP_LOAD_IP_FW_OUT);
            status = STATUS_SUCCESS;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP LOAD_IP_FW type=%u size=%u fence=%u resp=0x%08X\n",
                fwType, fwSize, fenceStatus, Out->RespStatus));
            ExReleaseFastMutex(&DevExt->DeviceMutex);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    /* ==========================================================================
       IOCTL_AMDBC250_PSP_RING_SETUP_TMR (0x80000C24) â€” GFX_CMD_ID_SETUP_TMR (0x05)
       via the KM GPCOM ring.

       Gives the SOS a TMR region for trusted-app runtime data. buf_phy_addr is
       a GPU address (MC for VRAM, GART VA for GTT); system_phy_addr is the CPU
       physical address â€” they differ. We cannot provide a GART VA (GART/VM path
       broken), so we use the VRAM aperture like Linux does on this board:
       buf_phy_addr = MC 0xF40F800000, system_phy_addr = BAR0 physical + same
       offset. No host allocation needed.
       ========================================================================== */
    case 0x80000C24:
    {
        if (inputLen >= sizeof(AMDBC250_PSP_SETUP_TMR_IN) &&
            outputLen >= sizeof(AMDBC250_PSP_SETUP_TMR_OUT)) {
            PAMDBC250_PSP_SETUP_TMR_IN In = (PAMDBC250_PSP_SETUP_TMR_IN)inputBuffer;
            PAMDBC250_PSP_SETUP_TMR_OUT Out = (PAMDBC250_PSP_SETUP_TMR_OUT)outputBuffer;

            /* Read inputs BEFORE writing output (METHOD_BUFFERED shares buffer) */
            UINT32 tmrSize = In->TmrSize;
            UINT64 tmrBase = In->TmrPhysicalBase;

            if (!DevExt->PspRingCreated || DevExt->PspRingVa == NULL) {
                status = STATUS_DEVICE_NOT_READY;  /* call PSP_RING_INIT first */
                break;
            }

            /* Only driver-allocated TMR buffers are supported (user PA would
               need a secure/VRAM region we don't expose). */
            if (tmrBase != 0) {
                status = STATUS_INVALID_PARAMETER;
                break;
            }

            /* SETUP_TMR must point at a GPU-addressable buffer. The PSP's
               buf_phy_addr is a GPU address (MC for VRAM, GART VA for GTT);
               passing a CPU physical address there fails with
               TEE_ERROR_BAD_PARAMETERS. We cannot provide a GART VA (GART/VM
               path is not implemented on this driver), so use the VRAM aperture:
               buf_phy_addr = GPU MC (0xF400000000+off), system_phy_addr = CPU
               physical (aper_base = BAR0 + off). The offset is derived from the
               actual VRAM size - see below. */
            PHYSICAL_ADDRESS tmrPa;   /* system_phy_addr (CPU physical) */
            PHYSICAL_ADDRESS tmrMc;   /* buf_phy_addr (GPU MC) */
            tmrPa.QuadPart = 0;
            tmrMc.QuadPart = 0;

            if (tmrSize == 0) tmrSize = 0x400000;  /* 4MB default */
            if (tmrSize < 0x1000 || tmrSize > 64 * 1024 * 1024) {
                status = STATUS_INVALID_PARAMETER;  /* sane cap */
                break;
            }
            tmrSize = (UINT32)(((UINT64)tmrSize + 0xFFF) & ~0xFFFull);  /* round up to 4KB */

            {
                UINT64 mcBase = 0xF400000000ULL;      /* vram_start (Linux dmesg) */
                UINT64 phyBase = DevExt->FbPhysicalBase.QuadPart;
                if (phyBase == 0) phyBase = 0xC0000000ULL;  /* aper_base = BAR0 */

                /*
                 * Linux places the PSP TMR and the GART table at fixed distances
                 * below VRAM top, not at fixed offsets from the base. From the
                 * CachyOS capture on this exact board, VRAM
                 * 0xF400000000-0xF41FFFFFFF (512 MB):
                 *
                 *   "reserve 0x400000 from 0xf41f800000 for PSP TMR"
                 *   "PCIE GART of 512M enabled (table at 0x000000F41FE00000)"
                 *
                 * So the layout measured down from the top of VRAM is:
                 *   [GART table 2MB][gap 2MB][TMR 4MB][... free VRAM ...]
                 *
                 * The previous hardcoded offset of 0x0F800000 computed
                 * 0xF40F800000, which is 224 MB below where Linux actually puts
                 * it. A TMR outside the region the PSP considers valid is the
                 * most likely reason SETUP_TMR returned
                 * TEE_ERROR_BAD_PARAMETERS (0xFFFF0006).
                 *
                 * The offset must therefore be derived from VRAM size minus the
                 * reservation above the TMR. Do NOT collapse this into a single
                 * constant: the 0x400000 reserve is what keeps the TMR clear of
                 * the GART table, and a single constant would silently break
                 * that for any tmrSize other than 4 MB.
                 *
                 * Note DevExt->TotalVramBytes is never a real VRAM size on this
                 * path: it is 0 at AddDevice and the 16 GB fallback elsewhere,
                 * because DreamV3DetectVram only runs in the full-init path and
                 * even there assigns CMOS UMA_SIZE to VisibleVramBytes, not to
                 * TotalVramBytes. So the range filter below always substitutes
                 * 512 MB. That is deliberate - 512 MB is directly evidenced by
                 * both the CMOS UMA_SIZE dump and the Linux capture - but it
                 * means this does not follow a future VRAM reconfiguration.
                 */
                UINT64 vramSize = (UINT64)DevExt->TotalVramBytes;
                UINT64 offset;     /* from vram start to the TMR */
                UINT64 reserve;    /* bytes held above the TMR: GART table + gap */

                if (vramSize < 0x10000000ULL || vramSize > 0x200000000ULL)
                    vramSize = 0x20000000ULL;   /* 512 MB: what this board reports */

                reserve = 0x400000ULL;          /* 2MB GART table + 2MB gap */

                if (tmrSize >= vramSize || reserve + tmrSize > vramSize) {
                    status = STATUS_INVALID_PARAMETER;  /* no room, or overlaps */
                    break;
                }

                offset = vramSize - reserve - (UINT64)tmrSize;

                /* system_phy_addr is a CPU physical address and must stay under
                 * 4 GB. phyBase defaults to BAR0 but callers may pass BAR5. */
                if (phyBase + offset + tmrSize > 0x100000000ULL) {
                    status = STATUS_INVALID_PARAMETER;
                    break;
                }

                tmrMc.QuadPart = mcBase + offset;
                tmrPa.QuadPart = phyBase + offset;
            }

            ExAcquireFastMutex(&DevExt->DeviceMutex);

            /* Fence buffer: PSP writes the index here when done. */
            if (DevExt->PspFenceVa == NULL) {
                PHYSICAL_ADDRESS fhigh;
                fhigh.QuadPart = 0xFFFFFFFFULL;
                PVOID fenceVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, fhigh);
                if (fenceVa == NULL) {
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                RtlZeroMemory(fenceVa, 4);
                DevExt->PspFenceVa = fenceVa;
                DevExt->PspFencePa = MmGetPhysicalAddress(fenceVa);
                if (DevExt->PspFencePa.QuadPart == 0) {
                    MmFreeContiguousMemory(fenceVa);
                    DevExt->PspFenceVa = NULL;
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
            }

            /* Build cmd buffer: psp_gfx_cmd_resp with union cmd at +28.
               SETUP_TMR union = psp_gfx_cmd_setup_tmr (24 bytes):
               +28 buf_phy_addr_lo, +32 buf_phy_addr_hi, +36 buf_size,
               +40 tmr_flags, +44 system_phy_addr_lo, +48 system_phy_addr_hi */
            PULONG cmdBuf = (PULONG)DevExt->PspCmdVa;
            if (cmdBuf == NULL) {
                PHYSICAL_ADDRESS chigh;
                chigh.QuadPart = 0xFFFFFFFFULL;
                PVOID cmdVa = MmAllocateContiguousMemory(PSP_CMD_BUF_SIZE, chigh);
                if (cmdVa == NULL) {
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                RtlZeroMemory(cmdVa, PSP_CMD_BUF_SIZE);
                DevExt->PspCmdVa = cmdVa;
                DevExt->PspCmdPa = MmGetPhysicalAddress(cmdVa);
                if (DevExt->PspCmdPa.QuadPart == 0) {
                    MmFreeContiguousMemory(cmdVa);
                    DevExt->PspCmdVa = NULL;
                    ExReleaseFastMutex(&DevExt->DeviceMutex);
                    status = STATUS_INSUFFICIENT_RESOURCES;
                    break;
                }
                cmdBuf = (PULONG)cmdVa;
            }
            RtlZeroMemory(cmdBuf, PSP_CMD_BUF_SIZE);
            cmdBuf[0] = 0x400;                 /* buf_size */
            cmdBuf[1] = 0x00000001;            /* buf_version */
            cmdBuf[2] = 0x05;                  /* cmd_id = GFX_CMD_ID_SETUP_TMR */
            {
                PULONG ucmd = cmdBuf + (28 / 4);
                ucmd[0] = (ULONG)(tmrMc.QuadPart & 0xFFFFFFFF);  /* buf_phy_addr_lo (GPU VA / MC) */
                ucmd[1] = (ULONG)(tmrMc.QuadPart >> 32);         /* buf_phy_addr_hi */
                ucmd[2] = tmrSize;                               /* buf_size */
                ucmd[3] = 0x2;                                   /* tmr_flags: virt_phy_addr=1 */
                ucmd[4] = (ULONG)(tmrPa.QuadPart & 0xFFFFFFFF);  /* system_phy_addr_lo (CPU physical) */
                ucmd[5] = (ULONG)(tmrPa.QuadPart >> 32);         /* system_phy_addr_hi */
            }

            /* 5. Ring frame + kick + poll (same as PSP_RING_SUBMIT). */
            ULONG index = DevExt->PspFenceValue + 1;
            DevExt->PspFenceValue = index;
            *(volatile ULONG*)DevExt->PspFenceVa = 0;
            {
                PUCHAR ring = (PUCHAR)DevExt->PspRingVa;
                ULONG ringSizeDw = DevExt->PspRingSize / 4;
                ULONG rbFrameSizeDw = 64 / 4;
                ULONG wptr = DevExt->PspRingWptr;
                PUCHAR frame = ring + (wptr * 4);
                RtlZeroMemory(frame, 64);
                *(volatile ULONG*)(frame + 0)  = (ULONG)(DevExt->PspCmdPa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 4)  = (ULONG)(DevExt->PspCmdPa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 8)  = 0x400;  /* cmd_buf_size */
                *(volatile ULONG*)(frame + 12) = (ULONG)(DevExt->PspFencePa.QuadPart & 0xFFFFFFFF);
                *(volatile ULONG*)(frame + 16) = (ULONG)(DevExt->PspFencePa.QuadPart >> 32);
                *(volatile ULONG*)(frame + 20) = index;  /* fence_value */
                KeMemoryBarrier();
                wptr = (wptr + rbFrameSizeDw) % ringSizeDw;
                DevExt->PspRingWptr = wptr;
                DreamV3WriteRegister(DevExt, PSP_C2PMSG_67, wptr);
            }

            /* 6. Poll fence. */
            ULONG fenceStatus = 0;
            {
                int waited = 0;
                while (waited < 500) {
                    DreamV3HdpFlush(DevExt);
                    if (*(volatile ULONG*)DevExt->PspFenceVa == index) {
                        fenceStatus = 1;
                        break;
                    }
                    KeStallExecutionProcessor(1000);
                    waited++;
                }
            }

            /* 7. Response at cmdBuf + 864. */
            Out->Result = 1;
            Out->FenceStatus = fenceStatus;
            if (fenceStatus) {
                PULONG resp = (PULONG)DevExt->PspCmdVa + (864 / 4);
                KeStallExecutionProcessor(1000);
                Out->RespStatus = resp[0];
                Out->RespFwAddrLo = resp[2];
                Out->RespFwAddrHi = resp[3];
                Out->RespTmrSize = resp[4];
            } else {
                Out->RespStatus = 0xFFFFFFFF;
                Out->RespFwAddrLo = 0;
                Out->RespFwAddrHi = 0;
                Out->RespTmrSize = 0;
                KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                    "AMDBC250-DREAM-V4.3: PSP SETUP_TMR fence TIMEOUT (500ms)\n"));
            }
            Out->TmrPaLo = (ULONG)(tmrPa.QuadPart & 0xFFFFFFFF);
            Out->TmrPaHi = (ULONG)(tmrPa.QuadPart >> 32);
            Out->TmrMcLo = (ULONG)(tmrMc.QuadPart & 0xFFFFFFFF);
            Out->TmrMcHi = (ULONG)(tmrMc.QuadPart >> 32);

            /* Keep the TMR addresses alive for the session (SOS references it).
               No host allocation to free â€” it's a fixed VRAM region. */
            DevExt->PspTmrMc = tmrMc;
            DevExt->PspTmrPa = tmrPa;
            DevExt->PspTmrSize = tmrSize;

            bytesReturned = sizeof(AMDBC250_PSP_SETUP_TMR_OUT);
            status = STATUS_SUCCESS;
            KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
                "AMDBC250-DREAM-V4.3: PSP SETUP_TMR size=0x%X pa=0x%llX fence=%u resp=0x%08X\n",
                tmrSize, tmrPa.QuadPart, fenceStatus, Out->RespStatus));
            ExReleaseFastMutex(&DevExt->DeviceMutex);
        } else {
            status = STATUS_BUFFER_TOO_SMALL;
        }
        break;
    }

    default:
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: Unknown IOCTL 0x%08X\n", ioctlCode));
        status = STATUS_INVALID_DEVICE_REQUEST;
        break;
    }

Cleanup:
    Irp->IoStatus.Status = status;
    Irp->IoStatus.Information = bytesReturned;
    IoCompleteRequest(Irp, IO_NO_INCREMENT);
    return status;
}

/*===========================================================================
  SDMA Copy Engine n++ Hardware buffer copies via DMA
  
  SDMA (System DMA) engine copies data without CPU involvement.
  Used for: buffer copies, texture uploads, buffer fills.
  
  GFX10 SDMA packet format:
  - Header: opcode + control
  - Src/Dst addresses (64-bit physical)
  - Size in bytes
  - Fence (optional)
===========================================================================*/

/* SDMA packet header: type(2bits) | opcode(5bits) | sub-op(1bit) | rest */
#define SDMA_PKT_HDR(op, sub) \
    ((1 << 29) | ((op) << 20) | ((sub) << 0))

NTSTATUS
DreamV3SdmaCopyBuffer(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ PHYSICAL_ADDRESS SrcPhysical,
    _In_ PHYSICAL_ADDRESS DstPhysical,
    _In_ SIZE_T SizeBytes
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    volatile PULONG Ring;
    ULONG WPtr;
    ULONG DwordsNeeded;

    if (DevExt->SdmaRing.VirtualAddress == NULL) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
                   "AMDBC250-DREAM-V4.3: SDMA ring not initialized\n"));
        return STATUS_DEVICE_NOT_READY;
    }

    if (SizeBytes == 0) {
        return STATUS_INVALID_PARAMETER;
    }

    Ring = (volatile PULONG)DevExt->SdmaRing.VirtualAddress;
    WPtr = DevExt->SdmaRing.WritePointer;

    /* SDMA COPY_LINEAR packet: 10 DWORDs */
    DwordsNeeded = 10;
    ULONG TotalBytes = DwordsNeeded * sizeof(ULONG);

    /* Check ring bounds */
    if (WPtr + TotalBytes > (ULONG)DevExt->SdmaRing.SizeInBytes) {
        /* Wrap: fill with NOPs */
        ULONG SpaceLeft = (ULONG)DevExt->SdmaRing.SizeInBytes - WPtr;
        ULONG NopCount = SpaceLeft / sizeof(ULONG);
        for (ULONG i = 0; i < NopCount; i++) {
            Ring[WPtr / sizeof(ULONG)] = 0; /* SDMA NOP */
            WPtr += sizeof(ULONG);
        }
        WPtr = 0;
    }

    /* Build SDMA COPY_LINEAR packet */
    ULONG idx = WPtr / sizeof(ULONG);

    /* DWORD 0: Header (opcode=COPY_LINEAR, sub=0, int=0, wait=0) */
    Ring[idx + 0] = SDMA_PKT_HDR(SDMA_OP_COPY_LINEAR, 0);

    /* DWORD 1: Control (system architecture) */
    Ring[idx + 1] = 0; /* src/dst = physical */

    /* DWORD 2-3: Src address (64-bit, aligned to 4) */
    Ring[idx + 2] = (ULONG)(SrcPhysical.LowPart & 0xFFFFFFFC);
    Ring[idx + 3] = SrcPhysical.HighPart;

    /* DWORD 4-5: Dst address (64-bit, aligned to 4) */
    Ring[idx + 4] = (ULONG)(DstPhysical.LowPart & 0xFFFFFFFC);
    Ring[idx + 5] = DstPhysical.HighPart;

    /* DWORD 6: Size (bytes - 1) */
    Ring[idx + 6] = (ULONG)(SizeBytes - 1);

    /* DWORD 7: End of packet (EOP=1) */
    Ring[idx + 7] = (1 << 29); /* EOP bit */

    /* DWORD 8-9: Reserved */
    Ring[idx + 8] = 0;
    Ring[idx + 9] = 0;

    WPtr += TotalBytes;
    DevExt->SdmaRing.WritePointer = WPtr;

    /* Submit to hardware: write WPTR */
    DreamV3WriteRegister(DevExt, AMDBC250_REG_SDMA0_GFX_RB_WPTR, WPtr);

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
        "AMDBC250-DREAM-V4.3: SDMA copy: PA 0x%llX -> PA 0x%llX, %llu bytes\n",
        SrcPhysical.QuadPart, DstPhysical.QuadPart, (ULONG64)SizeBytes));

    return STATUS_SUCCESS;
}

NTSTATUS
DreamV3SdmaFillBuffer(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ PHYSICAL_ADDRESS DstPhysical,
    _In_ SIZE_T SizeBytes,
    _In_ ULONG FillValue
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    volatile PULONG Ring;
    ULONG WPtr;

    if (DevExt->SdmaRing.VirtualAddress == NULL) {
        return STATUS_DEVICE_NOT_READY;
    }

    if (SizeBytes == 0) {
        return STATUS_INVALID_PARAMETER;
    }

    Ring = (volatile PULONG)DevExt->SdmaRing.VirtualAddress;
    WPtr = DevExt->SdmaRing.WritePointer;

    /* SDMA FILL packet: 9 DWORDs */
    ULONG TotalBytes = 9 * sizeof(ULONG);

    if (WPtr + TotalBytes > (ULONG)DevExt->SdmaRing.SizeInBytes) {
        /* Fill remaining space with NOPs before wrapping */
        ULONG nopEnd = (ULONG)(DevExt->SdmaRing.SizeInBytes / sizeof(ULONG));
        for (ULONG n = WPtr / sizeof(ULONG); n < nopEnd; n++) {
            Ring[n] = SDMA_PKT_HDR(SDMA_OP_NOP, 0);
        }
        WPtr = 0;
    }

    ULONG idx = WPtr / sizeof(ULONG);

    /* Header: opcode=FILL */
    Ring[idx + 0] = SDMA_PKT_HDR(SDMA_OP_FILL, 0);
    /* Control */
    Ring[idx + 1] = 0;
    /* Dst address */
    Ring[idx + 2] = (ULONG)(DstPhysical.LowPart & 0xFFFFFFFC);
    Ring[idx + 3] = DstPhysical.HighPart;
    /* Fill value (32-bit) */
    Ring[idx + 4] = FillValue;
    /* Size - 1 (guaranteed > 0 by SizeBytes check above) */
    Ring[idx + 5] = (ULONG)(SizeBytes - 1);
    /* EOP */
    Ring[idx + 6] = (1 << 29);
    Ring[idx + 7] = 0;
    Ring[idx + 8] = 0;

    WPtr += TotalBytes;
    DevExt->SdmaRing.WritePointer = WPtr;
    DreamV3WriteRegister(DevExt, AMDBC250_REG_SDMA0_GFX_RB_WPTR, WPtr);

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_TRACE_LEVEL,
        "AMDBC250-DREAM-V4.3: SDMA fill: PA 0x%llX, %llu bytes, val=0x%X\n",
        DstPhysical.QuadPart, (ULONG64)SizeBytes, FillValue));

    return STATUS_SUCCESS;
}

/*===========================================================================
  TDR (Timeout Detection and Recovery) n++ Enhanced Reset
  
  Windows TDR mechanism: if GPU doesn't respond within 2 seconds,
  the display driver is reset. Our driver implements:
  1. Emergency halt (CP + SDMA + Display)
  2. Ring buffer reset
  3. Hardware re-initialization
  4. State restoration
===========================================================================*/

NTSTATUS
DreamV3TdrReset(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt
    )
{
    if (!BC250_PASSIVE_GPU_RUNTIME_ENABLED) return STATUS_NOT_SUPPORTED;
    NTSTATUS Status;
    ULONG TimeoutUs;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL,
        "AMDBC250-DREAM-V4.3: === TDR RESET STARTED ===\n"));

    DevExt->GpuResetInProgress = TRUE;
    DevExt->ResetCount++;

    /* Step 1: Emergency halt all engines */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 1/6: Emergency halt\n"));

    /* Halt Command Processor */
    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_ME_CNTL,
        CP_ME_CNTL__ME_HALT | CP_ME_CNTL__PFP_HALT | CP_ME_CNTL__CE_HALT);
    KeStallExecutionProcessor(100);

    /* Halt SDMA */
    DreamV3WriteRegister(DevExt, AMDBC250_REG_SDMA0_CNTL, 0x1); /* HALT bit */
    KeStallExecutionProcessor(50);

    /* Disable interrupts */
    DreamV3WriteRegister(DevExt, AMDBC250_REG_IH_CNTL, 0);

    /* Step 2: Drain all pending commands */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 2/6: Drain commands\n"));

    /* Wait for CP to finish current batch */
    TimeoutUs = 100000; /* 100ms */
    while (TimeoutUs > 0) {
        ULONG CpStatus = DreamV3ReadRegister(DevExt, AMDBC250_REG_CP_ME_STATUS);
        if ((CpStatus & 0x1) == 0) break; /* CP idle */
        KeStallExecutionProcessor(10);
        TimeoutUs -= 10;
    }

    /* Step 3: Reset ring buffers */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 3/6: Reset rings\n"));

    DevExt->GfxRing.ReadPointer = 0;
    DevExt->GfxRing.WritePointer = 0;
    DevExt->IhRing.ReadPointer = 0;
    DevExt->SdmaRing.ReadPointer = 0;
    DevExt->SdmaRing.WritePointer = 0;

    /* Reset hardware ring pointers */
    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_GFX_RING0_RPTR, 0);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_CP_GFX_RING0_WPTR, 0);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_IH_RB_RPTR, 0);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_SDMA0_GFX_RB_RPTR, 0);
    DreamV3WriteRegister(DevExt, AMDBC250_REG_SDMA0_GFX_RB_WPTR, 0);

    /* Step 4: Reset fence */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 4/6: Reset fence\n"));

    DevExt->GlobalFence.LastSubmittedValue = 0;
    DevExt->GlobalFence.LastSignaledValue = 0;
    if (DevExt->GlobalFence.VirtualAddress != NULL) {
        *DevExt->GlobalFence.VirtualAddress = 0;
    }

    /* Step 5: Re-initialize hardware */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 5/6: Re-init hardware\n"));

    Status = DreamV3HwInitialize(DevExt);

    /* Step 6: Re-enable interrupts and resume */
    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_WARNING_LEVEL,
        "AMDBC250-DREAM-V4.3: TDR Step 6/6: Resume\n"));

    if (NT_SUCCESS(Status)) {
        DreamV3WriteRegister(DevExt, AMDBC250_REG_IH_CNTL,
            IH_CNTL__ENABLE_INTR | IH_CNTL__RPTR_REARM);
    }

    DevExt->GpuResetInProgress = FALSE;

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
        "AMDBC250-DREAM-V4.3: === TDR RESET %s ===\n",
        NT_SUCCESS(Status) ? "SUCCESS" : "FAILED"));

    return Status;
}

/*===========================================================================
  EDID Parsing n++ Read monitor capabilities from display
  
  EDID (Extended Display Identification Data) contains:
  - Monitor name, serial, manufacture date
  - Supported resolutions and refresh rates
  - Color space, gamma, timing parameters
  
  For BC-250 with DCN 2.1:
  - Up to 4 independent displays
  - DP 1.4, HDMI 2.1, DVI-D, VGA (via DAC)
  - Max 8K@30Hz or 4K@120Hz
===========================================================================*/

#define EDID_BLOCK_SIZE          128
#define EDID_HEADER_SIZE         8
#define EDID_VMT_OFFSET          54
#define EDID_VMT_SIZE            18
#define EDID_NUM_DETAILED_TIMING 4
#define EDID_SERIAL_OFFSET       0xFC

NTSTATUS
DreamV3ParseEdid(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG ChildUid,
    _Out_ PULONG MaxWidth,
    _Out_ PULONG MaxHeight,
    _Out_ PULONG MaxRefreshRate
    )
{
    /* EDID is typically read via I2C/DDC from the monitor.
     * For now, provide reasonable defaults based on DCN 2.1 capabilities. */

    UNREFERENCED_PARAMETER(DevExt);

    /* Default: support common resolutions */
    *MaxWidth = 3840;      /* 4K */
    *MaxHeight = 2160;
    *MaxRefreshRate = 60;

    /* DCN 2.1 supports higher resolutions */
    if (ChildUid == 0) {
        /* Primary display: up to 4K@120Hz */
        *MaxWidth = 3840;
        *MaxHeight = 2160;
        *MaxRefreshRate = 120;
    } else if (ChildUid == 1) {
        /* Secondary display: up to 2K@60Hz */
        *MaxWidth = 2560;
        *MaxHeight = 1440;
        *MaxRefreshRate = 60;
    }

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
        "AMDBC250-DREAM-V4.3: EDID child %u: max %ux%u@%uHz\n",
        ChildUid, *MaxWidth, *MaxHeight, *MaxRefreshRate));

    return STATUS_SUCCESS;
}

/* EDID raw data block (128 bytes) for display identification */
static UCHAR g_DefaultEdid[EDID_BLOCK_SIZE] = {
    /* Header: 00 FF FF FF FF FF FF 00 */
    0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00,
    /* Manufacturer ID: AMD (0x0000) */
    0x00, 0x00,
    /* Product code */
    0xFE, 0x13,
    /* Serial number */
    0x00, 0x00, 0x00, 0x00,
    /* Week/Year of manufacture */
    0x26, 0x16, /* Week 38, Year 2022 */
    /* EDID version 1.3 */
    0x01, 0x03,
    /* Display type: Digital */
    0x80, 0x20, 0x15, 0x2D, 0xE0, 0xA0, 0x4E, 0xA0,
    0x10, 0x32, 0x90, 0x04, 0x01, 0x31, 0x00, 0x00,
    /* Detailed timing: 1920x1080@60Hz (VESA standard) */
    0x01, 0x1D, 0x00, 0x72, 0x51, 0xD0, 0x1E, 0x20,
    0x6E, 0x28, 0x55, 0x00, 0xC4, 0x8E, 0x21, 0x00,
    0x00, 0x1E,
    /* Monitor name */
    0x00, 0x00, 0x00, 0xFD, 0x00, 0x17, 0x3C, 0x1E,
    0x50, 0x10, 0x00, 0x0A, 0x20, 0x20, 0x20, 0x20,
    0x20, 0x20,
    /* Monitor serial */
    0x00, 0x00, 0x00, 0xFC, 0x00, 0x41, 0x4D, 0x44,
    0x20, 0x42, 0x43, 0x2D, 0x32, 0x35, 0x30, 0x0A,
    0x20, 0x20,
    /* Checksum (last byte) */
    0x00
};

NTSTATUS
DreamV3ReadEdid(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ ULONG ChildUid,
    _Out_writes_(EDID_BLOCK_SIZE) PUCHAR EdidBuffer,
    _Out_ PULONG EdidSize
    )
{
    UNREFERENCED_PARAMETER(DevExt);
    UNREFERENCED_PARAMETER(ChildUid);

    /* Copy default EDID */
    RtlCopyMemory(EdidBuffer, g_DefaultEdid, EDID_BLOCK_SIZE);
    *EdidSize = EDID_BLOCK_SIZE;

    /* Calculate checksum */
    UCHAR sum = 0;
    for (ULONG i = 0; i < EDID_BLOCK_SIZE - 1; i++) {
        sum += EdidBuffer[i];
    }
    EdidBuffer[EDID_BLOCK_SIZE - 1] = (UCHAR)(256 - sum);

    KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
        "AMDBC250-DREAM-V4.3: EDID read for child %u (%u bytes)\n",
        ChildUid, *EdidSize));

    return STATUS_SUCCESS;
}

/*===========================================================================
  Shader Compilation Stub n++ DXBC ? PM4 command conversion
  
  In a real driver, this would:
  1. Parse DXBC (DirectX Bytecode) shader binary
  2. Translate to GFX10 PM4 packets (SP/SGPR setup, fetch shaders)
  3. Upload to GPU command processor
  
  For now, this is a stub that logs the shader and returns success.
  Real implementation requires:
  - Shader bytecode parser
  - GFX10 ISA knowledge
  - Register allocation
  - Instruction scheduling
===========================================================================*/

NTSTATUS
DreamV3ShaderCompileStub(
    _In_ PDREAM_V3_DEVICE_EXTENSION DevExt,
    _In_ PVOID ShaderCode,
    _In_ SIZE_T ShaderSize,
    _In_ ULONG ShaderType,  /* 0=VS, 1=PS, 2=CS, 3=GS, 4=HS, 5=DS */
    _Out_ PVOID* CompiledShader,
    _Out_ PULONG CompiledSize
    )
{
    UNREFERENCED_PARAMETER(ShaderCode);
    UNREFERENCED_PARAMETER(ShaderSize);

    static const CHAR* ShaderTypeNames[] = {
        "Vertex", "Pixel", "Compute", "Geometry", "Hull", "Domain"
    };

    if (ShaderType < 6) {
        KdPrintEx((DPFLTR_IHVVIDEO_ID, DPFLTR_INFO_LEVEL,
            "AMDBC250-DREAM-V4.3: Shader compile stub: %s shader (%llu bytes)\n",
            ShaderTypeNames[ShaderType], (ULONG64)ShaderSize));
    }

    /* Stub: return empty compiled shader */
    *CompiledShader = NULL;
    *CompiledSize = 0;

    return STATUS_SUCCESS;
}

/*===========================================================================
  Additional IOCTL handlers for new features
  (Added to existing switch in DreamV3DeviceControl)
===========================================================================*/

/* Note: These are called from the existing IOCTL dispatch.
 * New IOCTL codes added for SDMA, EDID, and shader operations. */

/* BAR5 proxy IOCTL for PSP driver mailbox access */
// IOCTL code 0x900: Read GPU BAR5 register via GPU driver's mapping
// Input: ULONG Offset (register offset from BAR5 base)
// Output: ULONG Value (register value read)
// This allows PSP driver to access mailbox registers on Windows 11 26100
// where MmMapIoSpace for BAR5 is blocked from the PSP driver.

/* Publish the GPU BAR5 virtual mapping for the PSP proxy (called by INIT_HARDWARE). */
VOID
Amdbc250PspSetGpuBar5Va(PVOID Va)
{
    /* Forward to the PSP proxy module so it doesn't depend on g_ControlDevice. */
    extern VOID Amdbc250PspPublishGpuBar5(PVOID Va);
    Amdbc250PspPublishGpuBar5(Va);
}

