=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_3_s0
8.396
=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_4_s0
8.396
=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_5_s0
8.396
=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_6_s0
8.396
=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_7_s0
8.396
=====
SETUP
33.935
8.396
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_8_s0
8.396
=====
SETUP
33.959
8.373
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_0_s0
8.373
=====
SETUP
33.959
8.373
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_1_s0
8.373
=====
SETUP
33.959
8.373
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShift_2_s0
8.373
=====
SETUP
33.959
8.373
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShiftCount_0_s0
8.373
=====
SETUP
33.959
8.373
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShiftCount_1_s0
8.373
=====
SETUP
34.053
8.278
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/currentState_0_s4
7.460
7.922
uart_tx_inst/currentState_0_s0
8.278
=====
SETUP
34.154
8.177
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShiftCount_2_s0
8.177
=====
SETUP
34.154
8.177
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.285
uart_tx_inst/n64_s7
7.460
8.030
uart_tx_inst/dataShiftCount_3_s0
8.177
=====
SETUP
34.200
8.131
42.331
clk_ibuf
0.000
2.088
load_s0
5.329
5.561
uart_tx_inst/n105_s2
6.103
6.652
uart_tx_inst/tx_s0
8.131
=====
SETUP
34.200
8.131
42.331
clk_ibuf
0.000
2.088
load_s0
5.329
5.561
uart_tx_inst/n80_s6
6.103
6.652
uart_tx_inst/tx_s0
8.131
=====
SETUP
34.284
8.047
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_4_s1
5.329
5.561
uart_tx_inst/n36_s3
5.741
6.296
uart_tx_inst/n78_s7
6.715
7.270
uart_tx_inst/n78_s9
7.676
8.047
uart_tx_inst/currentState_1_s5
8.047
=====
SETUP
34.755
7.576
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.843
clk_count_5_s0
7.576
=====
SETUP
34.755
7.576
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.843
clk_count_1_s0
7.576
=====
SETUP
34.755
7.576
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.843
clk_count_2_s0
7.576
=====
SETUP
34.755
7.576
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.843
clk_count_3_s0
7.576
=====
SETUP
34.755
7.576
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.843
clk_count_4_s0
7.576
=====
SETUP
34.809
7.522
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/dataShift_0_s0
5.329
5.561
uart_tx_inst/tx_s0
7.522
=====
SETUP
34.830
7.501
42.331
clk_ibuf
0.000
2.088
uart_tx_inst/waitClockCount_1_s1
5.329
5.561
uart_tx_inst/n35_s4
5.737
6.292
uart_tx_inst/n35_s6
6.952
7.501
uart_tx_inst/waitClockCount_4_s1
7.501
=====
SETUP
34.970
7.361
42.331
clk_ibuf
0.000
2.088
clk_count_4_s0
5.329
5.561
n18_s1
5.722
6.292
n18_s0
6.294
6.811
load_s0
7.361
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/dataShiftCount_3_s0
3.583
3.785
uart_tx_inst/n27_s2
3.787
4.019
uart_tx_inst/dataShiftCount_3_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
clk_count_0_s0
3.583
3.785
n25_s2
3.787
4.019
clk_count_0_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
clk_count_2_s0
3.583
3.785
n23_s
3.787
4.019
clk_count_2_s0
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_1_s1
3.583
3.785
uart_tx_inst/n38_s4
3.789
4.021
uart_tx_inst/waitClockCount_1_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_3_s0
3.583
3.785
uart_tx_inst/n36_s2
3.789
4.021
uart_tx_inst/waitClockCount_3_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_6_s0
3.583
3.785
uart_tx_inst/n33_s4
3.789
4.021
uart_tx_inst/waitClockCount_6_s0
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/dataShiftCount_0_s0
3.583
3.785
uart_tx_inst/n30_s2
3.789
4.021
uart_tx_inst/dataShiftCount_0_s0
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_2_s0
3.583
3.785
uart_tx_inst/n37_s4
3.790
4.022
uart_tx_inst/waitClockCount_2_s0
4.022
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_3_s0
4.049
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_4_s0
4.049
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_5_s0
4.049
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_6_s0
4.049
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_7_s0
4.049
=====
HOLD
0.455
4.049
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_8_s0
4.049
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShiftCount_3_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_0_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_1_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShift_2_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShiftCount_0_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShiftCount_1_s0
4.056
=====
HOLD
0.462
4.056
3.594
clk_ibuf
0.000
1.392
load_s0
3.583
3.785
uart_tx_inst/dataShiftCount_2_s0
4.056
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_4_s1
3.583
3.785
uart_tx_inst/n35_s6
3.787
4.077
uart_tx_inst/waitClockCount_4_s1
4.077
=====
HOLD
0.485
4.079
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/dataShiftCount_1_s0
3.583
3.785
uart_tx_inst/n29_s2
3.789
4.079
uart_tx_inst/dataShiftCount_1_s0
4.079
=====
HOLD
0.487
4.081
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/currentState_1_s5
3.583
3.785
uart_tx_inst/n78_s9
3.791
4.081
uart_tx_inst/currentState_1_s5
4.081
=====
HOLD
0.539
4.133
3.594
clk_ibuf
0.000
1.392
uart_tx_inst/waitClockCount_0_s1
3.583
3.785
uart_tx_inst/n39_s5
3.789
4.133
uart_tx_inst/waitClockCount_0_s1
4.133
