v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 880 -755 900 -755 {
lab=Vref}
N 880 -735 900 -735 {
lab=RST_DIV}
N 880 -710 900 -710 {
lab=PU_test}
N 880 -690 900 -690 {
lab=PD_test}
N 880 -670 900 -670 {
lab=vcntl_test}
N 880 -650 900 -650 {
lab=Vo_test}
N 1330 -730 1350 -730 {
lab=Output1}
N 1330 -710 1350 -710 {
lab=Output2}
N 1330 -690 1350 -690 {
lab=Output_test}
N 1330 -670 1350 -670 {
lab=LP_op_test}
N 950 -895 950 -875 {
lab=IPD_}
N 970 -895 970 -875 {
lab=IPD+}
N 990 -895 990 -875 {
lab=VDD_VCO}
N 1010 -895 1010 -875 {
lab=VDD}
N 1030 -895 1030 -875 {
lab=S2}
N 1050 -895 1050 -875 {
lab=S1}
N 1070 -895 1070 -875 {
lab=S0}
N 1090 -895 1090 -875 {
lab=F2}
N 1110 -895 1110 -875 {
lab=F1}
N 1130 -895 1130 -875 {
lab=F0}
N 1150 -895 1150 -875 {
lab=OPB1}
N 1170 -895 1170 -875 {
lab=OPB0}
N 1190 -895 1190 -875 {
lab=OPA1}
N 1350 -730 1670 -730 {
lab=Output1}
N 1350 -710 1630 -710 {
lab=Output2}
N 1350 -690 1570 -690 {
lab=Output_test}
N 1570 -630 1570 -610 {
lab=VSS}
N 1630 -650 1630 -610 {
lab=VSS}
N 1670 -670 1670 -610 {
lab=VSS}
N 1350 -670 1510 -670 {
lab=LP_op_test}
N 1510 -610 1670 -610 {
lab=VSS}
N 880 -630 900 -630 {
lab=Vdiv_test}
N 1120 -520 1120 -500 {
lab=VSS}
N 1210 -895 1210 -875 {
lab=OPA0}
N 1230 -895 1230 -875 {
lab=P1}
N 1250 -895 1250 -875 {
lab=P0}
N 1270 -895 1270 -875 {
lab=T1}
N 1290 -895 1290 -875 {
lab=T0}
N 795 -477 795 -447 {
lab=VSS}
N 795 -447 865 -447 {
lab=VSS}
N 795 -607 795 -537 {
lab=LP_ext}
N 795 -607 865 -607 {
lab=LP_ext}
N 865 -607 865 -597 {
lab=LP_ext}
N 865 -537 865 -517 {
lab=#net1}
N 865 -457 865 -447 {
lab=VSS}
N 880 -607 900 -607 {
lab=LP_ext}
N 865 -607 880 -607 {
lab=LP_ext}
N 1525 -1135 1525 -1125 {
lab=VSS}
N 1525 -1215 1525 -1195 {
lab=P1}
N 1345 -1265 1345 -1255 {
lab=VSS}
N 1345 -1345 1345 -1325 {
lab=P0}
N 625 -1450 625 -1430 {
lab=VSS}
N 425 -1470 425 -1460 {
lab=VSS}
N 625 -1540 645 -1540 {
lab=Vref}
N 965 -1425 965 -1415 {
lab=VSS}
N 965 -1505 965 -1485 {
lab=VDD}
N 1045 -1505 1045 -1485 {
lab=VSS}
N 1045 -1425 1045 -1405 {
lab=GND}
N 215 -1470 215 -1460 {
lab=VSS}
N 215 -1550 215 -1530 {
lab=RST_DIV}
N 425 -1540 425 -1530 {
lab=VDD_VCO}
N 425 -1540 445 -1540 {
lab=VDD_VCO}
N 1355 -1135 1355 -1125 {
lab=VSS}
N 1355 -1215 1355 -1195 {
lab=F1}
N 1265 -1135 1265 -1125 {
lab=VSS}
N 1265 -1215 1265 -1195 {
lab=F0}
N 1455 -1135 1455 -1125 {
lab=VSS}
N 1455 -1215 1455 -1195 {
lab=F2}
N 975 -1275 975 -1265 {
lab=VSS}
N 975 -1355 975 -1335 {
lab=OPA0}
N 1075 -1275 1075 -1265 {
lab=VSS}
N 1075 -1355 1075 -1335 {
lab=OPA1}
N 1155 -1275 1155 -1265 {
lab=VSS}
N 1155 -1355 1155 -1335 {
lab=OPB0}
N 1255 -1275 1255 -1265 {
lab=VSS}
N 1255 -1355 1255 -1335 {
lab=OPB1}
N 1145 -1435 1145 -1415 {
lab=VSS}
N 1215 -1435 1215 -1415 {
lab=IPD+}
N 1145 -1515 1145 -1495 {
lab=IPD_}
N 1215 -1515 1215 -1495 {
lab=VDD}
N 1075 -1135 1075 -1125 {
lab=VSS}
N 1075 -1215 1075 -1195 {
lab=S1}
N 625 -1540 625 -1510 {
lab=Vref}
N 985 -1135 985 -1125 {
lab=VSS}
N 985 -1215 985 -1195 {
lab=S0}
N 1165 -1135 1165 -1125 {
lab=VSS}
N 1165 -1215 1165 -1195 {
lab=S2}
N 1435 -1265 1435 -1255 {
lab=VSS}
N 1435 -1345 1435 -1325 {
lab=T1}
N 1535 -1265 1535 -1255 {
lab=VSS}
N 1535 -1345 1535 -1325 {
lab=T0}
N 205 -1075 205 -1065 {
lab=VSS}
N 205 -1155 205 -1135 {
lab=vcntl_test}
N 210 -1270 210 -1260 {
lab=VSS}
N 210 -1350 210 -1330 {
lab=Vo_test}
N 435 -1075 435 -1065 {
lab=VSS}
N 435 -1155 435 -1135 {
lab=Vdiv_test}
N 430 -1260 430 -1250 {
lab=VSS}
N 430 -1340 430 -1320 {
lab=PU_test}
N 685 -1250 685 -1240 {
lab=VSS}
N 685 -1330 685 -1310 {
lab=PD_test}
C {devices/lab_wire.sym} 880 -735 0 0 {name=p2 sig_type=std_logic lab=RST_DIV}
C {devices/lab_wire.sym} 1120 -500 3 0 {name=p5 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 990 -895 1 0 {name=p7 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_wire.sym} 880 -755 0 0 {name=p8 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 1210 -895 1 0 {name=p35 sig_type=std_logic lab=OPA0}
C {devices/lab_wire.sym} 1190 -895 1 0 {name=p36 sig_type=std_logic lab=OPA1}
C {devices/lab_wire.sym} 1150 -895 1 0 {name=p37 sig_type=std_logic lab=OPB1}
C {devices/lab_wire.sym} 1170 -895 1 0 {name=p38 sig_type=std_logic lab=OPB0}
C {devices/lab_wire.sym} 1090 -895 1 0 {name=p39 sig_type=std_logic lab=F2}
C {devices/lab_wire.sym} 1110 -895 1 0 {name=p40 sig_type=std_logic lab=F1}
C {devices/lab_wire.sym} 1130 -895 1 0 {name=p41 sig_type=std_logic lab=F0}
C {devices/lab_wire.sym} 1230 -895 1 0 {name=p42 sig_type=std_logic lab=P1}
C {devices/lab_wire.sym} 1250 -895 1 0 {name=p43 sig_type=std_logic lab=P0}
C {devices/lab_wire.sym} 880 -650 0 0 {name=p45 sig_type=std_logic lab=Vo_test
}
C {devices/lab_wire.sym} 880 -670 0 0 {name=p46 sig_type=std_logic lab=vcntl_test
}
C {devices/lab_wire.sym} 880 -690 0 0 {name=p47 sig_type=std_logic lab=PD_test
}
C {devices/lab_wire.sym} 880 -630 0 0 {name=p49 sig_type=std_logic lab=Vdiv_test
}
C {devices/lab_wire.sym} 1290 -895 0 1 {name=p58 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 1050 -895 0 1 {name=p59 sig_type=std_logic lab=S1}
C {devices/lab_wire.sym} 1270 -895 0 1 {name=p60 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 1070 -895 0 1 {name=p61 sig_type=std_logic lab=S0}
C {devices/lab_wire.sym} 1360 -670 2 0 {name=p62 sig_type=std_logic lab=LP_op_test}
C {devices/lab_wire.sym} 1360 -690 2 0 {name=p63 sig_type=std_logic lab=Output_test}
C {devices/lab_wire.sym} 1360 -730 2 0 {name=p64 sig_type=std_logic lab=Output1}
C {devices/lab_wire.sym} 1360 -710 2 0 {name=p66 sig_type=std_logic lab=Output2}
C {devices/lab_wire.sym} 880 -710 0 0 {name=p48 sig_type=std_logic lab=PU_test
}
C {devices/code_shown.sym} 2370 -575 0 1 {name=NGSPICE1 only_toplevel=true
value="
.include "VCO_PEX.spice"
.control
save all
tran 20n 45u 
plot v(Output_test) v(LP_op_test)+4
plot v(Output1) v(Output1B)+4 v(Output2)+8
plot v(Vref)

**write PLL_test.raw
.endc
"}
C {devices/capa.sym} 1670 -700 0 0 {name=C1
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1630 -680 0 0 {name=C2
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1570 -660 0 0 {name=C3
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 1510 -640 0 0 {name=C5
m=1
value=100f
footprint=1206
device="ceramic capacitor"}
C {devices/code_shown.sym} 1860 -785 0 0 {name=MODELS1 only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice cap_mim
.lib $::180MCU_MODELS/sm141064.ngspice typical
.lib $::180MCU_MODELS/sm141064.ngspice res_typical
.lib $::180MCU_MODELS/sm141064.ngspice moscap_typical
.lib $::180MCU_MODELS/sm141064.ngspice mimcap_typical
* .lib $::180MCU_MODELS/sm141064.ngspice res_statistical
"}
C {devices/lab_wire.sym} 950 -895 1 0 {name=p101 sig_type=std_logic lab=IPD_}
C {devices/lab_wire.sym} 1610 -610 3 0 {name=p3 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1030 -895 0 1 {name=p4 sig_type=std_logic lab=S2}
C {devices/lab_wire.sym} 1010 -895 1 1 {name=p31 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 970 -895 1 0 {name=p6 sig_type=std_logic lab=IPD+}
C {devices/lab_wire.sym} 795 -607 0 0 {name=p32 sig_type=std_logic lab=LP_ext
}
C {devices/capa.sym} 865 -487 0 0 {name=C4
m=1
value=80.14p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 795 -507 0 0 {name=C6
m=1
value=3.77p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 865 -567 0 0 {name=R2
value=48.84k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 795 -447 2 1 {name=p116 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 1525 -1165 0 0 {name=V1 value=0}
C {devices/lab_wire.sym} 1525 -1125 0 0 {name=p44 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1525 -1215 0 0 {name=p65 sig_type=std_logic lab=P1}
C {devices/vsource.sym} 1345 -1295 0 0 {name=V14 value=0}
C {devices/lab_wire.sym} 1345 -1255 0 0 {name=p71 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1345 -1345 0 0 {name=p77 sig_type=std_logic lab=P0}
C {devices/vsource.sym} 625 -1480 0 0 {name=VCNTL value="pulse(3.3 0 0 100p 100p 250n 500n)"}
C {devices/vsource.sym} 425 -1500 0 0 {name=V23 value=" PWL( 0 0 100n 0 100.001n 3.3)"}
C {devices/vsource.sym} 965 -1455 0 0 {name=V27 value=3.3}
C {devices/vsource.sym} 1045 -1455 0 0 {name=V28 value=0}
C {devices/lab_wire.sym} 1045 -1505 0 0 {name=p83 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 965 -1415 0 0 {name=p84 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 965 -1505 0 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/gnd.sym} 1045 -1405 0 0 {name=l1 lab=GND}
C {devices/lab_pin.sym} 445 -1540 2 0 {name=p86 sig_type=std_logic lab=VDD_VCO}
C {devices/lab_pin.sym} 635 -1540 2 0 {name=p87 sig_type=std_logic lab=Vref
}
C {devices/lab_wire.sym} 215 -1460 0 0 {name=p88 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 215 -1500 0 0 {name=V29 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/vsource.sym} 1355 -1165 0 0 {name=V30 value=3.3}
C {devices/lab_wire.sym} 1355 -1125 0 0 {name=p89 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1355 -1215 0 0 {name=p90 sig_type=std_logic lab=F1}
C {devices/vsource.sym} 1265 -1165 0 0 {name=V31 value=3.3}
C {devices/lab_wire.sym} 1265 -1125 0 0 {name=p91 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1265 -1215 0 0 {name=p92 sig_type=std_logic lab=F0}
C {devices/vsource.sym} 1455 -1165 0 0 {name=V32 value=3.3}
C {devices/lab_wire.sym} 1455 -1125 0 0 {name=p93 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1455 -1215 0 0 {name=p94 sig_type=std_logic lab=F2}
C {devices/vsource.sym} 975 -1305 0 0 {name=V33 value=3.3}
C {devices/lab_wire.sym} 975 -1265 0 0 {name=p95 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 975 -1355 0 0 {name=p96 sig_type=std_logic lab=OPA0}
C {devices/vsource.sym} 1075 -1305 0 0 {name=V34 value=3.3}
C {devices/lab_wire.sym} 1075 -1265 0 0 {name=p97 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1075 -1355 0 0 {name=p98 sig_type=std_logic lab=OPA1}
C {devices/vsource.sym} 1155 -1305 0 0 {name=V35 value=3.3}
C {devices/lab_wire.sym} 1155 -1265 0 0 {name=p99 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1155 -1355 0 0 {name=p100 sig_type=std_logic lab=OPB0
}
C {devices/vsource.sym} 1255 -1305 0 0 {name=V36 value=0}
C {devices/lab_wire.sym} 1255 -1265 0 0 {name=p105 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1255 -1355 0 0 {name=p106 sig_type=std_logic lab=OPB1}
C {devices/lab_pin.sym} 215 -1540 2 0 {name=p107 sig_type=std_logic lab=RST_DIV}
C {devices/isource.sym} 1145 -1465 0 0 {name=I2 value=20u}
C {devices/isource.sym} 1215 -1465 0 0 {name=I3 value=20u}
C {devices/lab_wire.sym} 1145 -1515 0 0 {name=p108 sig_type=std_logic lab=IPD_}
C {devices/lab_wire.sym} 1215 -1415 2 0 {name=p109 sig_type=std_logic lab=IPD+}
C {devices/lab_wire.sym} 1145 -1415 2 0 {name=p110 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1215 -1515 2 0 {name=p111 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 425 -1460 2 0 {name=p112 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 625 -1430 2 0 {name=p113 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 1075 -1165 0 0 {name=V37 value=3.3}
C {devices/lab_wire.sym} 1075 -1125 0 0 {name=p114 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1075 -1215 0 0 {name=p115 sig_type=std_logic lab=S1}
C {devices/vsource.sym} 985 -1165 0 0 {name=V38 value=3.3}
C {devices/lab_wire.sym} 985 -1125 0 0 {name=p117 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 985 -1215 0 0 {name=p118 sig_type=std_logic lab=S0}
C {devices/vsource.sym} 1165 -1165 0 0 {name=V39 value=3.3}
C {devices/lab_wire.sym} 1165 -1125 0 0 {name=p119 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1165 -1215 0 0 {name=p120 sig_type=std_logic lab=S2}
C {devices/vsource.sym} 1435 -1295 0 0 {name=V40 value=0}
C {devices/lab_wire.sym} 1435 -1255 0 0 {name=p121 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1435 -1345 0 0 {name=p122 sig_type=std_logic lab=T1}
C {devices/vsource.sym} 1535 -1295 0 0 {name=V41 value=0}
C {devices/lab_wire.sym} 1535 -1255 0 0 {name=p123 sig_type=std_logic lab=VSS
}
C {devices/lab_wire.sym} 1535 -1345 0 0 {name=p124 sig_type=std_logic lab=T0}
C {devices/lab_wire.sym} 205 -1065 0 0 {name=p125 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 205 -1105 0 0 {name=V42 value=1.08}
C {devices/lab_pin.sym} 205 -1145 2 0 {name=p126 sig_type=std_logic lab=vcntl_test}
C {devices/lab_wire.sym} 210 -1260 0 0 {name=p127 sig_type=std_logic lab=VSS
}
C {devices/vsource.sym} 210 -1300 0 0 {name=V43 value=" PWL( 0 0 10n 0 10.001n 3)"}
C {devices/lab_pin.sym} 210 -1340 2 0 {name=p128 sig_type=std_logic lab=Vo_test}
C {devices/vsource.sym} 435 -1105 0 0 {name=V44 value="pulse(3.3 0 20n 100p 100p 50n 100n)"}
C {devices/lab_wire.sym} 435 -1155 0 0 {name=p129 sig_type=std_logic lab=Vdiv_test}
C {devices/lab_wire.sym} 435 -1065 0 0 {name=p130 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 430 -1290 0 0 {name=V45 value="pulse(3.3 0 50n 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 430 -1340 0 0 {name=p131 sig_type=std_logic lab=PU_test}
C {devices/lab_wire.sym} 430 -1250 0 0 {name=p132 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 685 -1280 0 0 {name=V46 value="pulse(3.3 0 0 100p 100p 75n 100n)"}
C {devices/lab_wire.sym} 685 -1330 0 0 {name=p133 sig_type=std_logic lab=PD_test}
C {devices/lab_wire.sym} 685 -1240 0 0 {name=p134 sig_type=std_logic lab=VSS}
C {PLL_12.sym} 835 -505 0 0 {name=x1}
