Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Mar 25 20:30:05 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 168 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                21077        0.020        0.000                      0                21077        2.000        0.000                       0                  8154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0    {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0    {0.000 28.000}       56.000          17.857          
clk_fpga_0                                {0.000 5.000}        10.000          100.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1  {0.000 19.862}       39.724          25.174          
  clkfbout_linebuffer_test_clk_wiz_0_0_1  {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0         33.197        0.000                      0                  466        0.180        0.000                      0                  466       19.362        0.000                       0                   170  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                     44.000        0.000                       0                     3  
clk_fpga_0                                      0.431        0.000                      0                20167        0.020        0.000                      0                20167        3.750        0.000                       0                  7980  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_linebuffer_test_clk_wiz_0_0_1       33.199        0.000                      0                  466        0.180        0.000                      0                  466       19.362        0.000                       0                   170  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                   44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         33.197        0.000                      0                  466        0.035        0.000                      0                  466  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       33.197        0.000                      0                  466        0.035        0.000                      0                  466  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.451        0.000                      0                  444        0.140        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.281    -0.071    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.251    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.467%)  route 0.274ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X6Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/Q
                         net (fo=2, routed)           0.274    -0.055    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.251    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.889%)  route 0.121ns (46.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y3           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.231    linebuffer_test_i/i_buf_controller/inst/o_data[12]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/C
                         clock pessimism              0.250    -0.477    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.047    -0.430    linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.355%)  route 0.184ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X9Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.168    linebuffer_test_i/i_buf_controller/inst/o_data[0]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                         clock pessimism              0.269    -0.458    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.078    -0.380    linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.624%)  route 0.136ns (39.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y23         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           0.136    -0.211    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X19Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.818    -0.745    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.269    -0.476    
    SLICE_X19Y23         FDSE (Hold_fdse_C_D)         0.091    -0.385    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.201%)  route 0.282ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.282    -0.083    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.304    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X22Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.370 r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.174    -0.196    linebuffer_test_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.815    -0.748    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.237    -0.511    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.066    -0.445    linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.587    -0.474    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.225    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.855    -0.708    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                         clock pessimism              0.234    -0.474    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.369    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.555    -0.506    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.257    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.149 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1_n_4
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.820    -0.743    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.237    -0.506    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.105    -0.401    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.167    linebuffer_test_i/i_buf_controller/inst/o_data[16]
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.421    linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y3      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y4      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X5Y4       linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X7Y5       linebuffer_test_i/i_buf_controller/inst/o_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y4       linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y5       linebuffer_test_i/i_buf_controller/inst/o_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 2.140ns (23.350%)  route 7.025ns (76.650%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.553    12.135    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X13Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X13Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.566    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.099ns  (logic 2.140ns (23.520%)  route 6.959ns (76.480%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.487    12.069    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X11Y35         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X11Y35         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X11Y35         FDRE (Setup_fdre_C_CE)      -0.205    12.566    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.140ns (23.498%)  route 6.967ns (76.502%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.495    12.077    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X10Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.602    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.140ns (23.498%)  route 6.967ns (76.502%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.495    12.077    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X10Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X10Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.602    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -12.077    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 2.140ns (23.738%)  route 6.875ns (76.262%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.403    11.985    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X13Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.503    12.695    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X13Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.567    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 2.140ns (23.738%)  route 6.875ns (76.262%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.403    11.985    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X13Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.503    12.695    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X13Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.567    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.567    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.270ns (36.022%)  route 5.808ns (63.978%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X20Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.828     4.284    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X18Y38         LUT3 (Prop_lut3_I0_O)        0.301     4.585 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.585    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.135 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.756     5.891    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X20Y38         LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.295     6.310    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.434 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.413     6.848    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.972 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.516     7.488    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X21Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.612 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.332     7.944    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_42
    SLICE_X20Y36         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.586 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.753     9.339    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.307     9.646 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.504    10.150    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X22Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.274 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.520    10.794    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X23Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.918 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4/O
                         net (fo=1, routed)           0.436    11.353    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4_n_0
    SLICE_X23Y38         LUT5 (Prop_lut5_I4_O)        0.124    11.477 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.455    11.932    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X23Y39         LUT4 (Prop_lut4_I3_O)        0.124    12.056 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.056    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X23Y39         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.493    12.685    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X23Y39         FDRE (Setup_fdre_C_D)        0.029    12.690    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 2.140ns (23.843%)  route 6.835ns (76.157%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.363    11.945    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X12Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.602    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 2.140ns (23.843%)  route 6.835ns (76.157%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.363    11.945    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X12Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.502    12.694    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X12Y36         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.602    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.945    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 2.140ns (24.247%)  route 6.686ns (75.753%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.662     2.970    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X21Y31         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.419     3.389 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/Q
                         net (fo=3, routed)           1.103     4.492    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/dout[7]
    SLICE_X22Y30         LUT3 (Prop_lut3_I0_O)        0.325     4.817 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9/O
                         net (fo=3, routed)           0.676     5.493    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_9_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I4_O)        0.332     5.825 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rready_INST_0_i_4/O
                         net (fo=1, routed)           0.438     6.263    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[8]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.387 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3/O
                         net (fo=5, routed)           0.605     6.992    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0_i_3_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.116 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rready_INST_0/O
                         net (fo=18, routed)          0.905     8.021    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_rready
    SLICE_X27Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.145 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7/O
                         net (fo=1, routed)           0.433     8.578    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_7_n_0
    SLICE_X27Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.702 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5/O
                         net (fo=1, routed)           0.662     9.364    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_5_n_0
    SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.124     9.488 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[11]_i_3/O
                         net (fo=31, routed)          1.069    10.557    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[11]_0
    SLICE_X13Y36         LUT4 (Prop_lut4_I0_O)        0.118    10.675 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_5/O
                         net (fo=2, routed)           0.581    11.256    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/sng_bram_addr_ld_en
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.326    11.582 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int[11]_i_2/O
                         net (fo=10, routed)          0.214    11.796    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL_n_37
    SLICE_X12Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.503    12.695    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]/C
                         clock pessimism              0.230    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X12Y37         FDRE (Setup_fdre_C_CE)      -0.169    12.603    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[11]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.357%)  route 0.175ns (51.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y41         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[3]/Q
                         net (fo=1, routed)           0.175     1.239    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[47]
    SLICE_X16Y41         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X16Y41         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.053     1.219    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.249ns (62.971%)  route 0.146ns (37.029%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.561     0.902    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X23Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11]/Q
                         net (fo=1, routed)           0.146     1.189    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg_n_0_[11]
    SLICE_X21Y2          LUT4 (Prop_lut4_I1_O)        0.045     1.234 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[11]_i_2/O
                         net (fo=1, routed)           0.000     1.234    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[11]_i_2_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.297 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1_n_4
    SLICE_X21Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X21Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.105     1.272    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.251ns (62.246%)  route 0.152ns (37.754%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X26Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg[13]/Q
                         net (fo=2, routed)           0.152     1.196    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0_reg_n_0_[13]
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.306 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.306    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6
    SLICE_X27Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.832     1.202    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X27Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[13]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.251ns (62.634%)  route 0.150ns (37.366%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.560     0.901    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X22Y3          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/Q
                         net (fo=1, routed)           0.150     1.191    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg_n_0_[9]
    SLICE_X21Y2          LUT4 (Prop_lut4_I3_O)        0.045     1.236 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[11]_i_4/O
                         net (fo=1, routed)           0.000     1.236    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[11]_i_4_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.301 r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.301    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1_n_6
    SLICE_X21Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X21Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[9]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDRE (Hold_fdre_C_D)         0.105     1.272    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.155%)  route 0.170ns (42.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y50         FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.170     1.201    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X17Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.300 r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.300    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X17Y49         FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.832     1.202    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y49         FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    linebuffer_test_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.023%)  route 0.226ns (57.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.566     0.907    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y4           FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[14].bram_wrdata_int_reg[14]/Q
                         net (fo=1, routed)           0.226     1.297    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.876     1.246    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.261    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.228%)  route 0.160ns (38.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.561     0.902    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y47         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]/Q
                         net (fo=2, routed)           0.160     1.202    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/Q[43]
    SLICE_X21Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.247 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.247    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_5__0_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.313 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.313    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5
    SLICE_X21Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X21Y46         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.105     1.271    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.680%)  route 0.220ns (57.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.560     0.901    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y44         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.220     1.285    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[9]
    SLICE_X21Y42         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X21Y42         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.076     1.241    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.851%)  route 0.190ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X24Y35         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[39]/Q
                         net (fo=16, routed)          0.190     1.234    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arlen[6]
    SLICE_X21Y36         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.825     1.195    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X21Y36         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[6]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.021     1.182    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ALEN_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.103%)  route 0.278ns (62.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.565     0.906    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X10Y50         FDRE                                         r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.278     1.348    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X6Y46          SRLC32E                                      r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.834     1.204    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y46          SRLC32E                                      r  linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    linebuffer_test_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y5    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y7    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y7    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y5    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y2    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y1    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y1    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y1    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y29    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.199    

Slack (MET) :             33.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.199    

Slack (MET) :             33.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.199    

Slack (MET) :             33.199ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.199    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.144    38.876    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.352    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.144    38.876    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.352    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.144    38.876    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.352    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.330ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.144    38.876    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.352    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.352    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.330    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.338    

Slack (MET) :             33.338ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.623    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.281    -0.071    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.251    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.467%)  route 0.274ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X6Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/Q
                         net (fo=2, routed)           0.274    -0.055    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.251    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.889%)  route 0.121ns (46.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y3           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.231    linebuffer_test_i/i_buf_controller/inst/o_data[12]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/C
                         clock pessimism              0.250    -0.477    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.047    -0.430    linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.355%)  route 0.184ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X9Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.168    linebuffer_test_i/i_buf_controller/inst/o_data[0]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                         clock pessimism              0.269    -0.458    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.078    -0.380    linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.624%)  route 0.136ns (39.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y23         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           0.136    -0.211    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X19Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.818    -0.745    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.269    -0.476    
    SLICE_X19Y23         FDSE (Hold_fdse_C_D)         0.091    -0.385    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.201%)  route 0.282ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.282    -0.083    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.304    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X22Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.370 r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.174    -0.196    linebuffer_test_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.815    -0.748    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.237    -0.511    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.066    -0.445    linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.587    -0.474    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.225    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.855    -0.708    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                         clock pessimism              0.234    -0.474    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.369    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.555    -0.506    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.257    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.149 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1_n_4
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.820    -0.743    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.237    -0.506    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.105    -0.401    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.167    linebuffer_test_i/i_buf_controller/inst/o_data[16]
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.421    linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y0      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y1      linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y3      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB36_X0Y4      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X5Y4       linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.724      38.724     SLICE_X7Y5       linebuffer_test_i/i_buf_controller/inst/o_data_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y9       linebuffer_test_i/i_buf_controller/inst/o_data_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X19Y20     linebuffer_test_i/o_buf_controller/inst/addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y10      linebuffer_test_i/i_buf_controller/inst/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X5Y4       linebuffer_test_i/i_buf_controller/inst/next_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y5       linebuffer_test_i/i_buf_controller/inst/o_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X7Y3       linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X9Y4       linebuffer_test_i/i_buf_controller/inst/o_data_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   linebuffer_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.281    -0.071    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.106    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.467%)  route 0.274ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X6Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/Q
                         net (fo=2, routed)           0.274    -0.055    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.106    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.889%)  route 0.121ns (46.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y3           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.231    linebuffer_test_i/i_buf_controller/inst/o_data[12]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/C
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.145    -0.332    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.047    -0.285    linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.355%)  route 0.184ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X9Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.168    linebuffer_test_i/i_buf_controller/inst/o_data[0]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                         clock pessimism              0.269    -0.458    
                         clock uncertainty            0.145    -0.313    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.078    -0.235    linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.624%)  route 0.136ns (39.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y23         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           0.136    -0.211    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X19Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.818    -0.745    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.145    -0.331    
    SLICE_X19Y23         FDSE (Hold_fdse_C_D)         0.091    -0.240    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.201%)  route 0.282ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.282    -0.083    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.159    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X22Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.370 r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.174    -0.196    linebuffer_test_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.815    -0.748    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.237    -0.511    
                         clock uncertainty            0.145    -0.366    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.066    -0.300    linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.587    -0.474    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.225    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.855    -0.708    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                         clock pessimism              0.234    -0.474    
                         clock uncertainty            0.145    -0.329    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.224    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.555    -0.506    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.257    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.149 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1_n_4
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.820    -0.743    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.237    -0.506    
                         clock uncertainty            0.145    -0.361    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.105    -0.256    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.167    linebuffer_test_i/i_buf_controller/inst/o_data[16]
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.145    -0.348    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.276    linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[0]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[1]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.157ns (35.219%)  route 3.967ns (64.781%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.861     5.425    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y19         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y19         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 1.200ns (21.061%)  route 4.498ns (78.939%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.398 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.683    -0.676    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X13Y8          FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]/Q
                         net (fo=5, routed)           0.890     0.670    linebuffer_test_i/test_pattern_generator_0/inst/h_count_reg[1]
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124     0.794 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8/O
                         net (fo=1, routed)           0.916     1.710    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_8_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I2_O)        0.124     1.834 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3/O
                         net (fo=1, routed)           0.670     2.504    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_3_n_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I1_O)        0.124     2.628 r  linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1/O
                         net (fo=29, routed)          0.626     3.255    linebuffer_test_i/test_pattern_generator_0/inst/h_count[0]_i_1_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8/O
                         net (fo=1, routed)           0.433     3.811    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_8_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     3.935 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3/O
                         net (fo=1, routed)           0.159     4.094    linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_3_n_0
    SLICE_X14Y12         LUT6 (Prop_lut6_I4_O)        0.124     4.218 r  linebuffer_test_i/test_pattern_generator_0/inst/v_count[0]_i_1/O
                         net (fo=13, routed)          0.804     5.022    linebuffer_test_i/test_pattern_generator_0/inst/v_count
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.506    38.398    linebuffer_test_i/test_pattern_generator_0/inst/clk
    SLICE_X12Y12         FDRE                                         r  linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]/C
                         clock pessimism              0.622    39.020    
                         clock uncertainty           -0.145    38.875    
    SLICE_X12Y12         FDRE (Setup_fdre_C_R)       -0.524    38.351    linebuffer_test_i/test_pattern_generator_0/inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    

Slack (MET) :             33.337ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@39.724ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.157ns (36.043%)  route 3.828ns (63.957%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 38.384 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.780    -4.004 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.460    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.659    -0.700    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.182 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]/Q
                         net (fo=4, routed)           0.659     0.477    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]
    SLICE_X21Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.003 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.003    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_7_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.117 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.117    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_14_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.231 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.009     1.240    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_26_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.574 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15/O[1]
                         net (fo=1, routed)           1.183     2.757    linebuffer_test_i/o_buf_controller/inst/addr_reg[31]_i_15_n_6
    SLICE_X18Y23         LUT4 (Prop_lut4_I0_O)        0.303     3.060 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16/O
                         net (fo=1, routed)           0.444     3.504    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_16_n_0
    SLICE_X18Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.628 f  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6/O
                         net (fo=1, routed)           0.811     4.439    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_6_n_0
    SLICE_X18Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.563 r  linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2/O
                         net (fo=16, routed)          0.722     5.285    linebuffer_test_i/o_buf_controller/inst/addr[31]_i_2_n_0
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     39.724    39.724 r  
    L16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.144 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.306    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.908    35.398 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.800    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.891 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.492    38.384    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y20         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.588    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X19Y20         FDRE (Setup_fdre_C_CE)      -0.205    38.622    linebuffer_test_i/o_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.622    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                 33.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[4]/Q
                         net (fo=2, routed)           0.281    -0.071    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.106    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.467%)  route 0.274ns (62.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X6Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[12]/Q
                         net (fo=2, routed)           0.274    -0.055    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.106    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.889%)  route 0.121ns (46.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y3           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[12]/Q
                         net (fo=2, routed)           0.121    -0.231    linebuffer_test_i/i_buf_controller/inst/o_data[12]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]/C
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.145    -0.332    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.047    -0.285    linebuffer_test_i/i_buf_controller/inst/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.355%)  route 0.184ns (56.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X9Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[0]/Q
                         net (fo=2, routed)           0.184    -0.168    linebuffer_test_i/i_buf_controller/inst/o_data[0]
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]/C
                         clock pessimism              0.269    -0.458    
                         clock uncertainty            0.145    -0.313    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.078    -0.235    linebuffer_test_i/i_buf_controller/inst/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.624%)  route 0.136ns (39.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X20Y23         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=5, routed)           0.136    -0.211    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X19Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.166 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.818    -0.745    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.269    -0.476    
                         clock uncertainty            0.145    -0.331    
    SLICE_X19Y23         FDSE (Hold_fdse_C_D)         0.091    -0.240    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.201%)  route 0.282ns (68.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y4           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  linebuffer_test_i/i_buf_controller/inst/addr_reg[8]/Q
                         net (fo=2, routed)           0.282    -0.083    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.878    -0.685    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.434    
                         clock uncertainty            0.145    -0.289    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130    -0.159    linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.550    -0.511    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X22Y23         FDSE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.370 r  linebuffer_test_i/o_buf_controller/inst/hsync_reg/Q
                         net (fo=1, routed)           0.174    -0.196    linebuffer_test_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.815    -0.748    linebuffer_test_i/rgb2vga_0/U0/PixelClk
    SLICE_X22Y23         FDRE                                         r  linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.237    -0.511    
                         clock uncertainty            0.145    -0.366    
    SLICE_X22Y23         FDRE (Hold_fdre_C_D)         0.066    -0.300    linebuffer_test_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.587    -0.474    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.225    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
    SLICE_X5Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[12]_i_1_n_4
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.855    -0.708    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X5Y5           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]/C
                         clock pessimism              0.234    -0.474    
                         clock uncertainty            0.145    -0.329    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.105    -0.224    linebuffer_test_i/i_buf_controller/inst/next_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.555    -0.506    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.257    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X19Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.149 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]_i_1_n_4
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.820    -0.743    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X19Y22         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[15]/C
                         clock pessimism              0.237    -0.506    
                         clock uncertainty            0.145    -0.361    
    SLICE_X19Y22         FDRE (Hold_fdre_C_D)         0.105    -0.256    linebuffer_test_i/o_buf_controller/inst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.299%)  route 0.185ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.199    -1.499 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.086    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.568    -0.493    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[16]/Q
                         net (fo=2, routed)           0.185    -0.167    linebuffer_test_i/i_buf_controller/inst/o_data[16]
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    linebuffer_test_i/clk_wiz_0/inst/clk_in1_linebuffer_test_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.966    -2.039 r  linebuffer_test_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.592    linebuffer_test_i/clk_wiz_0/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  linebuffer_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.836    -0.727    linebuffer_test_i/i_buf_controller/inst/pclk
    SLICE_X7Y6           FDRE                                         r  linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.145    -0.348    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.072    -0.276    linebuffer_test_i/i_buf_controller/inst/o_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.580ns (8.488%)  route 6.253ns (91.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.058     9.884    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y36          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y36          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.361    12.335    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.580ns (8.488%)  route 6.253ns (91.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.058     9.884    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y36          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y36          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.361    12.335    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.580ns (8.488%)  route 6.253ns (91.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.058     9.884    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y36          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y36          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.319    12.377    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 0.580ns (8.488%)  route 6.253ns (91.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.058     9.884    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y36          FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y36          FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X0Y36          FDPE (Recov_fdpe_C_PRE)     -0.319    12.377    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.026     8.853    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X22Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.483    12.675    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X22Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.278    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 0.580ns (9.997%)  route 5.222ns (90.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.026     8.853    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X22Y21         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.483    12.675    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y21         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X22Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    12.278    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.242%)  route 5.083ns (89.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         0.888     8.714    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X22Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.484    12.676    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X22Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.279    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 0.580ns (10.242%)  route 5.083ns (89.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         0.888     8.714    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X22Y20         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.484    12.676    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X22Y20         FDPE (Recov_fdpe_C_PRE)     -0.359    12.279    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.580ns (10.316%)  route 5.043ns (89.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         0.847     8.674    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y32         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y32         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X11Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    12.294    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.580ns (10.316%)  route 5.043ns (89.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.743     3.051    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y56         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.195     7.702    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X17Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.826 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         0.847     8.674    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y32         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.499    12.691    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y32         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X11Y32         FDPE (Recov_fdpe_C_PRE)     -0.359    12.294    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  3.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.170     1.207    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X21Y16         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y16         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.170     1.207    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X21Y16         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y16         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.170     1.207    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X21Y16         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.064    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.170     1.207    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X21Y16         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.064    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.037 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.170     1.207    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X21Y16         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDPE (Remov_fdpe_C_PRE)     -0.095     1.064    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.214%)  route 0.225ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y29         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.020 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.225     1.245    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y29         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.817     1.187    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y29         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.034     1.153    
    SLICE_X25Y29         FDPE (Remov_fdpe_C_PRE)     -0.149     1.004    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.590     0.931    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.134     1.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y2          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y2          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.590     0.931    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.134     1.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y2          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y2          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.590     0.931    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.134     1.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y2          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y2          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.294%)  route 0.134ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.590     0.931    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.134     1.205    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X38Y2          FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y2          FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.325    





