// Seed: 4138697350
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd85,
    parameter id_3 = 32'd36,
    parameter id_6 = 32'd4
) (
    input uwire id_0,
    input wand _id_1,
    output tri1 _id_2[(  id_1  ) : id_3],
    input tri1 _id_3,
    input wand id_4,
    input wor id_5,
    input wire _id_6[id_6 : id_2]
);
  wire id_8;
  ;
  parameter id_9 = 1;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_10
  );
endmodule
