Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,13294
design__instance__area,113440
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,77
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.004056195262819529
power__switching__total,0.0025223263073712587
power__leakage__total,1.3180647329136264E-7
power__total,0.006578653585165739
clock__skew__worst_hold__corner:nom_tt_025C_1v80,2.0009878764752504
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.5027891578724972
timing__hold__ws__corner:nom_tt_025C_1v80,0.3123560387641041
timing__setup__ws__corner:nom_tt_025C_1v80,3.4972825625369217
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312356
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,3.497283
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,91
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,77
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.9571325114500078
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.4591238630344465
timing__hold__ws__corner:nom_ss_100C_1v60,0.8303287181730968
timing__setup__ws__corner:nom_ss_100C_1v60,-4.547164551377182
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-4073.128026592951
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.547164551377182
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.830329
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,1151
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.547164
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1151
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,77
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.252160188755683
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.7537758408579627
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10476775299402179
timing__setup__ws__corner:nom_ff_n40C_1v95,6.05223444047367
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.104768
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.724922
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,111
design__max_fanout_violation__count,77
design__max_cap_violation__count,3
clock__skew__worst_hold,4.1029172332042405
clock__skew__worst_setup,1.685204024025671
timing__hold__ws,0.10325696145938376
timing__setup__ws,-4.850474825747716
timing__hold__tns,0.0
timing__setup__tns,-4401.948114613655
timing__hold__wns,0
timing__setup__wns,-4.850474825747716
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103257
timing__hold_r2r_vio__count,0
timing__setup_vio__count,3442
timing__setup_r2r__ws,-4.850475
timing__setup_r2r_vio__count,3442
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,13294
design__instance__area__stdcell,113440
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.760408
design__instance__utilization__stdcell,0.760408
design__instance__count__class:buffer,8
design__instance__count__class:inverter,98
design__instance__count__class:sequential_cell,1515
design__instance__count__class:multi_input_combinational_cell,5758
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7159
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,302122
design__violations,0
design__instance__count__class:timing_repair_buffer,2259
design__instance__count__class:clock_buffer,80
design__instance__count__class:clock_inverter,1296
design__instance__count__setup_buffer,36
design__instance__count__hold_buffer,1323
antenna__violating__nets,20
antenna__violating__pins,26
route__antenna_violation__count,20
antenna_diodes_count,122
design__instance__count__class:antenna_cell,122
route__net,10977
route__net__special,2
route__drc_errors__iter:1,7683
route__wirelength__iter:1,366120
route__drc_errors__iter:2,3904
route__wirelength__iter:2,363136
route__drc_errors__iter:3,3624
route__wirelength__iter:3,362266
route__drc_errors__iter:4,675
route__wirelength__iter:4,361713
route__drc_errors__iter:5,106
route__wirelength__iter:5,361710
route__drc_errors__iter:6,25
route__wirelength__iter:6,361720
route__drc_errors__iter:7,0
route__wirelength__iter:7,361714
route__drc_errors,0
route__wirelength,361714
route__vias,80042
route__vias__singlecut,80042
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,902.645
timing__unannotated_net__count__corner:nom_tt_025C_1v80,124
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,124
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,124
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,77
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.8984911957646322
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.400249844596528
timing__hold__ws__corner:min_tt_025C_1v80,0.31002168376650724
timing__setup__ws__corner:min_tt_025C_1v80,3.6870685326259585
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310022
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.687068
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,124
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,74
design__max_fanout_violation__count__corner:min_ss_100C_1v60,77
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.768904406353185
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.270842467230934
timing__hold__ws__corner:min_ss_100C_1v60,0.8272458507911283
timing__setup__ws__corner:min_ss_100C_1v60,-4.156729300640521
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3678.10809109469
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.156729300640521
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.827246
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1120
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.156729
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1120
timing__unannotated_net__count__corner:min_ss_100C_1v60,124
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,77
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.1836283399534084
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.685204024025671
timing__hold__ws__corner:min_ff_n40C_1v95,0.10325696145938376
timing__setup__ws__corner:min_ff_n40C_1v95,6.107191369925323
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.103257
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.864772
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,124
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,11
design__max_fanout_violation__count__corner:max_tt_025C_1v80,77
design__max_cap_violation__count__corner:max_tt_025C_1v80,3
clock__skew__worst_hold__corner:max_tt_025C_1v80,2.081559872275499
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.583432207948331
timing__hold__ws__corner:max_tt_025C_1v80,0.3150744199167799
timing__setup__ws__corner:max_tt_025C_1v80,3.3384522757851802
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315074
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,3.338452
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,124
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,111
design__max_fanout_violation__count__corner:max_ss_100C_1v60,77
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.1029172332042405
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.604960099138478
timing__hold__ws__corner:max_ss_100C_1v60,0.8347598404343015
timing__setup__ws__corner:max_ss_100C_1v60,-4.850474825747716
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-4401.948114613655
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.850474825747716
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.834760
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1171
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.850475
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1171
timing__unannotated_net__count__corner:max_ss_100C_1v60,124
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,77
design__max_cap_violation__count__corner:max_ff_n40C_1v95,3
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.3070664920359814
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.808579115438662
timing__hold__ws__corner:max_ff_n40C_1v95,0.10636380965936247
timing__setup__ws__corner:max_ff_n40C_1v95,6.008478329389636
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.106364
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.605787
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,124
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,124
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000953041
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000691569
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000125666
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000691569
design_powergrid__voltage__worst,0.0000691569
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.0000953041
design_powergrid__drop__worst__net:VPWR,0.0000953041
design_powergrid__voltage__worst__net:VGND,0.0000691569
design_powergrid__drop__worst__net:VGND,0.0000691569
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000120000000000000003040102891649354432956897653639316558837890625
ir__drop__worst,0.000095299999999999998969747727617374266628758050501346588134765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
