    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; UART_rx
UART_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__MASK EQU 0x10
UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__SHIFT EQU 4

; UART_SCB
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

; UART_tx
UART_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 10
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__MASK EQU 0x20
UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__SHIFT EQU 5

; in_1
in_1__0__DR EQU CYREG_GPIO_PRT3_DR
in_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in_1__0__HSIOM_MASK EQU 0x000000F0
in_1__0__HSIOM_SHIFT EQU 4
in_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
in_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_1__0__MASK EQU 0x02
in_1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
in_1__0__OUT_SEL_SHIFT EQU 2
in_1__0__OUT_SEL_VAL EQU 3
in_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_1__0__PC EQU CYREG_GPIO_PRT3_PC
in_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
in_1__0__PORT EQU 3
in_1__0__PS EQU CYREG_GPIO_PRT3_PS
in_1__0__SHIFT EQU 1
in_1__DR EQU CYREG_GPIO_PRT3_DR
in_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_1__INTR EQU CYREG_GPIO_PRT3_INTR
in_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_1__MASK EQU 0x02
in_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_1__PC EQU CYREG_GPIO_PRT3_PC
in_1__PC2 EQU CYREG_GPIO_PRT3_PC2
in_1__PORT EQU 3
in_1__PS EQU CYREG_GPIO_PRT3_PS
in_1__SHIFT EQU 1

; in_2
in_2__0__DR EQU CYREG_GPIO_PRT3_DR
in_2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in_2__0__HSIOM_MASK EQU 0x00000F00
in_2__0__HSIOM_SHIFT EQU 8
in_2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_2__0__INTR EQU CYREG_GPIO_PRT3_INTR
in_2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_2__0__MASK EQU 0x04
in_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
in_2__0__OUT_SEL_SHIFT EQU 4
in_2__0__OUT_SEL_VAL EQU 1
in_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_2__0__PC EQU CYREG_GPIO_PRT3_PC
in_2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
in_2__0__PORT EQU 3
in_2__0__PS EQU CYREG_GPIO_PRT3_PS
in_2__0__SHIFT EQU 2
in_2__DR EQU CYREG_GPIO_PRT3_DR
in_2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_2__INTR EQU CYREG_GPIO_PRT3_INTR
in_2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_2__MASK EQU 0x04
in_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_2__PC EQU CYREG_GPIO_PRT3_PC
in_2__PC2 EQU CYREG_GPIO_PRT3_PC2
in_2__PORT EQU 3
in_2__PS EQU CYREG_GPIO_PRT3_PS
in_2__SHIFT EQU 2

; in_3
in_3__0__DR EQU CYREG_GPIO_PRT3_DR
in_3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in_3__0__HSIOM_MASK EQU 0x000F0000
in_3__0__HSIOM_SHIFT EQU 16
in_3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_3__0__INTR EQU CYREG_GPIO_PRT3_INTR
in_3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_3__0__MASK EQU 0x10
in_3__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
in_3__0__OUT_SEL_SHIFT EQU 8
in_3__0__OUT_SEL_VAL EQU 1
in_3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_3__0__PC EQU CYREG_GPIO_PRT3_PC
in_3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
in_3__0__PORT EQU 3
in_3__0__PS EQU CYREG_GPIO_PRT3_PS
in_3__0__SHIFT EQU 4
in_3__DR EQU CYREG_GPIO_PRT3_DR
in_3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_3__INTR EQU CYREG_GPIO_PRT3_INTR
in_3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_3__MASK EQU 0x10
in_3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_3__PC EQU CYREG_GPIO_PRT3_PC
in_3__PC2 EQU CYREG_GPIO_PRT3_PC2
in_3__PORT EQU 3
in_3__PS EQU CYREG_GPIO_PRT3_PS
in_3__SHIFT EQU 4

; in_4
in_4__0__DR EQU CYREG_GPIO_PRT3_DR
in_4__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_4__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_4__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
in_4__0__HSIOM_MASK EQU 0x00F00000
in_4__0__HSIOM_SHIFT EQU 20
in_4__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_4__0__INTR EQU CYREG_GPIO_PRT3_INTR
in_4__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_4__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_4__0__MASK EQU 0x20
in_4__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
in_4__0__OUT_SEL_SHIFT EQU 10
in_4__0__OUT_SEL_VAL EQU 0
in_4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_4__0__PC EQU CYREG_GPIO_PRT3_PC
in_4__0__PC2 EQU CYREG_GPIO_PRT3_PC2
in_4__0__PORT EQU 3
in_4__0__PS EQU CYREG_GPIO_PRT3_PS
in_4__0__SHIFT EQU 5
in_4__DR EQU CYREG_GPIO_PRT3_DR
in_4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
in_4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
in_4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
in_4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_4__INTR EQU CYREG_GPIO_PRT3_INTR
in_4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
in_4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
in_4__MASK EQU 0x20
in_4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
in_4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
in_4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
in_4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
in_4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
in_4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
in_4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
in_4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
in_4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
in_4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
in_4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
in_4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
in_4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
in_4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
in_4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
in_4__PC EQU CYREG_GPIO_PRT3_PC
in_4__PC2 EQU CYREG_GPIO_PRT3_PC2
in_4__PORT EQU 3
in_4__PS EQU CYREG_GPIO_PRT3_PS
in_4__SHIFT EQU 5

; en_1_2
en_1_2__0__DR EQU CYREG_GPIO_PRT3_DR
en_1_2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
en_1_2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
en_1_2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
en_1_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
en_1_2__0__HSIOM_MASK EQU 0x0000000F
en_1_2__0__HSIOM_SHIFT EQU 0
en_1_2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_1_2__0__INTR EQU CYREG_GPIO_PRT3_INTR
en_1_2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_1_2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
en_1_2__0__MASK EQU 0x01
en_1_2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
en_1_2__0__OUT_SEL_SHIFT EQU 0
en_1_2__0__OUT_SEL_VAL EQU 2
en_1_2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
en_1_2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
en_1_2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
en_1_2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
en_1_2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
en_1_2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
en_1_2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
en_1_2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
en_1_2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
en_1_2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
en_1_2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
en_1_2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
en_1_2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
en_1_2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
en_1_2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
en_1_2__0__PC EQU CYREG_GPIO_PRT3_PC
en_1_2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
en_1_2__0__PORT EQU 3
en_1_2__0__PS EQU CYREG_GPIO_PRT3_PS
en_1_2__0__SHIFT EQU 0
en_1_2__DR EQU CYREG_GPIO_PRT3_DR
en_1_2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
en_1_2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
en_1_2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
en_1_2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_1_2__INTR EQU CYREG_GPIO_PRT3_INTR
en_1_2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_1_2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
en_1_2__MASK EQU 0x01
en_1_2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
en_1_2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
en_1_2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
en_1_2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
en_1_2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
en_1_2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
en_1_2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
en_1_2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
en_1_2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
en_1_2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
en_1_2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
en_1_2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
en_1_2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
en_1_2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
en_1_2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
en_1_2__PC EQU CYREG_GPIO_PRT3_PC
en_1_2__PC2 EQU CYREG_GPIO_PRT3_PC2
en_1_2__PORT EQU 3
en_1_2__PS EQU CYREG_GPIO_PRT3_PS
en_1_2__SHIFT EQU 0

; en_3_4
en_3_4__0__DR EQU CYREG_GPIO_PRT3_DR
en_3_4__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
en_3_4__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
en_3_4__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
en_3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
en_3_4__0__HSIOM_MASK EQU 0x0000F000
en_3_4__0__HSIOM_SHIFT EQU 12
en_3_4__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_3_4__0__INTR EQU CYREG_GPIO_PRT3_INTR
en_3_4__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_3_4__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
en_3_4__0__MASK EQU 0x08
en_3_4__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
en_3_4__0__OUT_SEL_SHIFT EQU 6
en_3_4__0__OUT_SEL_VAL EQU 0
en_3_4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
en_3_4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
en_3_4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
en_3_4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
en_3_4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
en_3_4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
en_3_4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
en_3_4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
en_3_4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
en_3_4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
en_3_4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
en_3_4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
en_3_4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
en_3_4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
en_3_4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
en_3_4__0__PC EQU CYREG_GPIO_PRT3_PC
en_3_4__0__PC2 EQU CYREG_GPIO_PRT3_PC2
en_3_4__0__PORT EQU 3
en_3_4__0__PS EQU CYREG_GPIO_PRT3_PS
en_3_4__0__SHIFT EQU 3
en_3_4__DR EQU CYREG_GPIO_PRT3_DR
en_3_4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
en_3_4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
en_3_4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
en_3_4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_3_4__INTR EQU CYREG_GPIO_PRT3_INTR
en_3_4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
en_3_4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
en_3_4__MASK EQU 0x08
en_3_4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
en_3_4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
en_3_4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
en_3_4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
en_3_4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
en_3_4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
en_3_4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
en_3_4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
en_3_4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
en_3_4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
en_3_4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
en_3_4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
en_3_4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
en_3_4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
en_3_4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
en_3_4__PC EQU CYREG_GPIO_PRT3_PC
en_3_4__PC2 EQU CYREG_GPIO_PRT3_PC2
en_3_4__PORT EQU 3
en_3_4__PS EQU CYREG_GPIO_PRT3_PS
en_3_4__SHIFT EQU 3

; QuadDec_cy_m0s8_tcpwm_1
QuadDec_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadDec_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadDec_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadDec_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadDec_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadDec_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadDec_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadDec_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadDec_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; decoder_A
decoder_A__0__DR EQU CYREG_GPIO_PRT2_DR
decoder_A__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
decoder_A__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
decoder_A__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
decoder_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
decoder_A__0__HSIOM_MASK EQU 0x0000000F
decoder_A__0__HSIOM_SHIFT EQU 0
decoder_A__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_A__0__INTR EQU CYREG_GPIO_PRT2_INTR
decoder_A__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_A__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
decoder_A__0__MASK EQU 0x01
decoder_A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
decoder_A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
decoder_A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
decoder_A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
decoder_A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
decoder_A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
decoder_A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
decoder_A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
decoder_A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
decoder_A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
decoder_A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
decoder_A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
decoder_A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
decoder_A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
decoder_A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
decoder_A__0__PC EQU CYREG_GPIO_PRT2_PC
decoder_A__0__PC2 EQU CYREG_GPIO_PRT2_PC2
decoder_A__0__PORT EQU 2
decoder_A__0__PS EQU CYREG_GPIO_PRT2_PS
decoder_A__0__SHIFT EQU 0
decoder_A__DR EQU CYREG_GPIO_PRT2_DR
decoder_A__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
decoder_A__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
decoder_A__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
decoder_A__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_A__INTR EQU CYREG_GPIO_PRT2_INTR
decoder_A__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_A__INTSTAT EQU CYREG_GPIO_PRT2_INTR
decoder_A__MASK EQU 0x01
decoder_A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
decoder_A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
decoder_A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
decoder_A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
decoder_A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
decoder_A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
decoder_A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
decoder_A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
decoder_A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
decoder_A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
decoder_A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
decoder_A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
decoder_A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
decoder_A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
decoder_A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
decoder_A__PC EQU CYREG_GPIO_PRT2_PC
decoder_A__PC2 EQU CYREG_GPIO_PRT2_PC2
decoder_A__PORT EQU 2
decoder_A__PS EQU CYREG_GPIO_PRT2_PS
decoder_A__SHIFT EQU 0

; decoder_B
decoder_B__0__DR EQU CYREG_GPIO_PRT2_DR
decoder_B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
decoder_B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
decoder_B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
decoder_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
decoder_B__0__HSIOM_MASK EQU 0x000000F0
decoder_B__0__HSIOM_SHIFT EQU 4
decoder_B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_B__0__INTR EQU CYREG_GPIO_PRT2_INTR
decoder_B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
decoder_B__0__MASK EQU 0x02
decoder_B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
decoder_B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
decoder_B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
decoder_B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
decoder_B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
decoder_B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
decoder_B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
decoder_B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
decoder_B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
decoder_B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
decoder_B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
decoder_B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
decoder_B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
decoder_B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
decoder_B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
decoder_B__0__PC EQU CYREG_GPIO_PRT2_PC
decoder_B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
decoder_B__0__PORT EQU 2
decoder_B__0__PS EQU CYREG_GPIO_PRT2_PS
decoder_B__0__SHIFT EQU 1
decoder_B__DR EQU CYREG_GPIO_PRT2_DR
decoder_B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
decoder_B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
decoder_B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
decoder_B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_B__INTR EQU CYREG_GPIO_PRT2_INTR
decoder_B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
decoder_B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
decoder_B__MASK EQU 0x02
decoder_B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
decoder_B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
decoder_B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
decoder_B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
decoder_B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
decoder_B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
decoder_B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
decoder_B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
decoder_B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
decoder_B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
decoder_B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
decoder_B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
decoder_B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
decoder_B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
decoder_B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
decoder_B__PC EQU CYREG_GPIO_PRT2_PC
decoder_B__PC2 EQU CYREG_GPIO_PRT2_PC2
decoder_B__PORT EQU 2
decoder_B__PS EQU CYREG_GPIO_PRT2_PS
decoder_B__SHIFT EQU 1

; pwm_clock
pwm_clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
pwm_clock__DIV_ID EQU 0x00000041
pwm_clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
pwm_clock__PA_DIV_ID EQU 0x000000FF

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A03
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A13
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D03
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D13
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F03
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F13
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3

; rear_motor
rear_motor_Sync_ctrl_reg__0__MASK EQU 0x01
rear_motor_Sync_ctrl_reg__0__POS EQU 0
rear_motor_Sync_ctrl_reg__1__MASK EQU 0x02
rear_motor_Sync_ctrl_reg__1__POS EQU 1
rear_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
rear_motor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
rear_motor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
rear_motor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
rear_motor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
rear_motor_Sync_ctrl_reg__MASK EQU 0x03
rear_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
rear_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
rear_motor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; ADC_SAR_SEQ_cy_psoc4_sar
ADC_SAR_SEQ_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_SEQ_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; ADC_SAR_SEQ_intClock
ADC_SAR_SEQ_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_SAR_SEQ_intClock__DIV_ID EQU 0x00000042
ADC_SAR_SEQ_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_SAR_SEQ_intClock__PA_DIV_ID EQU 0x000000FF

; ADC_SAR_SEQ_IRQ
ADC_SAR_SEQ_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_SEQ_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_SEQ_IRQ__INTC_MASK EQU 0x8000
ADC_SAR_SEQ_IRQ__INTC_NUMBER EQU 15
ADC_SAR_SEQ_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_SAR_SEQ_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_SEQ_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_SEQ_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_SEQ_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; front_motor
front_motor_Sync_ctrl_reg__0__MASK EQU 0x01
front_motor_Sync_ctrl_reg__0__POS EQU 0
front_motor_Sync_ctrl_reg__1__MASK EQU 0x02
front_motor_Sync_ctrl_reg__1__POS EQU 1
front_motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
front_motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
front_motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
front_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
front_motor_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
front_motor_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
front_motor_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
front_motor_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
front_motor_Sync_ctrl_reg__MASK EQU 0x03
front_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
front_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
front_motor_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; shifter_isr
shifter_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
shifter_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
shifter_isr__INTC_MASK EQU 0x01
shifter_isr__INTC_NUMBER EQU 0
shifter_isr__INTC_PRIOR_MASK EQU 0xC0
shifter_isr__INTC_PRIOR_NUM EQU 3
shifter_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
shifter_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
shifter_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; quad_dec_clk
quad_dec_clk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
quad_dec_clk__DIV_ID EQU 0x00000040
quad_dec_clk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
quad_dec_clk__PA_DIV_ID EQU 0x000000FF

; shifter_switches
shifter_switches__0__DR EQU CYREG_GPIO_PRT0_DR
shifter_switches__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
shifter_switches__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
shifter_switches__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
shifter_switches__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
shifter_switches__0__HSIOM_MASK EQU 0x0000000F
shifter_switches__0__HSIOM_SHIFT EQU 0
shifter_switches__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__0__INTR EQU CYREG_GPIO_PRT0_INTR
shifter_switches__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
shifter_switches__0__MASK EQU 0x01
shifter_switches__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
shifter_switches__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
shifter_switches__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
shifter_switches__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
shifter_switches__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
shifter_switches__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
shifter_switches__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
shifter_switches__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
shifter_switches__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
shifter_switches__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
shifter_switches__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
shifter_switches__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
shifter_switches__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
shifter_switches__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
shifter_switches__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
shifter_switches__0__PC EQU CYREG_GPIO_PRT0_PC
shifter_switches__0__PC2 EQU CYREG_GPIO_PRT0_PC2
shifter_switches__0__PORT EQU 0
shifter_switches__0__PS EQU CYREG_GPIO_PRT0_PS
shifter_switches__0__SHIFT EQU 0
shifter_switches__1__DR EQU CYREG_GPIO_PRT0_DR
shifter_switches__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
shifter_switches__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
shifter_switches__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
shifter_switches__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
shifter_switches__1__HSIOM_MASK EQU 0x000000F0
shifter_switches__1__HSIOM_SHIFT EQU 4
shifter_switches__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__1__INTR EQU CYREG_GPIO_PRT0_INTR
shifter_switches__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
shifter_switches__1__MASK EQU 0x02
shifter_switches__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
shifter_switches__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
shifter_switches__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
shifter_switches__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
shifter_switches__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
shifter_switches__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
shifter_switches__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
shifter_switches__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
shifter_switches__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
shifter_switches__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
shifter_switches__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
shifter_switches__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
shifter_switches__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
shifter_switches__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
shifter_switches__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
shifter_switches__1__PC EQU CYREG_GPIO_PRT0_PC
shifter_switches__1__PC2 EQU CYREG_GPIO_PRT0_PC2
shifter_switches__1__PORT EQU 0
shifter_switches__1__PS EQU CYREG_GPIO_PRT0_PS
shifter_switches__1__SHIFT EQU 1
shifter_switches__2__DR EQU CYREG_GPIO_PRT0_DR
shifter_switches__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
shifter_switches__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
shifter_switches__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
shifter_switches__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
shifter_switches__2__HSIOM_MASK EQU 0x00000F00
shifter_switches__2__HSIOM_SHIFT EQU 8
shifter_switches__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__2__INTR EQU CYREG_GPIO_PRT0_INTR
shifter_switches__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
shifter_switches__2__MASK EQU 0x04
shifter_switches__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
shifter_switches__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
shifter_switches__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
shifter_switches__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
shifter_switches__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
shifter_switches__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
shifter_switches__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
shifter_switches__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
shifter_switches__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
shifter_switches__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
shifter_switches__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
shifter_switches__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
shifter_switches__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
shifter_switches__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
shifter_switches__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
shifter_switches__2__PC EQU CYREG_GPIO_PRT0_PC
shifter_switches__2__PC2 EQU CYREG_GPIO_PRT0_PC2
shifter_switches__2__PORT EQU 0
shifter_switches__2__PS EQU CYREG_GPIO_PRT0_PS
shifter_switches__2__SHIFT EQU 2
shifter_switches__3__DR EQU CYREG_GPIO_PRT0_DR
shifter_switches__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
shifter_switches__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
shifter_switches__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
shifter_switches__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
shifter_switches__3__HSIOM_MASK EQU 0x0000F000
shifter_switches__3__HSIOM_SHIFT EQU 12
shifter_switches__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__3__INTR EQU CYREG_GPIO_PRT0_INTR
shifter_switches__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
shifter_switches__3__MASK EQU 0x08
shifter_switches__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
shifter_switches__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
shifter_switches__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
shifter_switches__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
shifter_switches__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
shifter_switches__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
shifter_switches__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
shifter_switches__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
shifter_switches__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
shifter_switches__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
shifter_switches__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
shifter_switches__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
shifter_switches__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
shifter_switches__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
shifter_switches__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
shifter_switches__3__PC EQU CYREG_GPIO_PRT0_PC
shifter_switches__3__PC2 EQU CYREG_GPIO_PRT0_PC2
shifter_switches__3__PORT EQU 0
shifter_switches__3__PS EQU CYREG_GPIO_PRT0_PS
shifter_switches__3__SHIFT EQU 3
shifter_switches__DR EQU CYREG_GPIO_PRT0_DR
shifter_switches__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
shifter_switches__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
shifter_switches__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
shifter_switches__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__INTR EQU CYREG_GPIO_PRT0_INTR
shifter_switches__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
shifter_switches__INTSTAT EQU CYREG_GPIO_PRT0_INTR
shifter_switches__MASK EQU 0x0F
shifter_switches__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
shifter_switches__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
shifter_switches__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
shifter_switches__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
shifter_switches__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
shifter_switches__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
shifter_switches__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
shifter_switches__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
shifter_switches__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
shifter_switches__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
shifter_switches__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
shifter_switches__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
shifter_switches__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
shifter_switches__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
shifter_switches__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
shifter_switches__PC EQU CYREG_GPIO_PRT0_PC
shifter_switches__PC2 EQU CYREG_GPIO_PRT0_PC2
shifter_switches__PORT EQU 0
shifter_switches__PS EQU CYREG_GPIO_PRT0_PS
shifter_switches__SHIFT EQU 0
shifter_switches__SNAP EQU CYREG_GPIO_PRT0_INTR

; rear_pot_feedback
rear_pot_feedback__0__DR EQU CYREG_GPIO_PRT2_DR
rear_pot_feedback__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
rear_pot_feedback__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
rear_pot_feedback__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
rear_pot_feedback__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
rear_pot_feedback__0__HSIOM_MASK EQU 0x00000F00
rear_pot_feedback__0__HSIOM_SHIFT EQU 8
rear_pot_feedback__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
rear_pot_feedback__0__INTR EQU CYREG_GPIO_PRT2_INTR
rear_pot_feedback__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
rear_pot_feedback__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
rear_pot_feedback__0__MASK EQU 0x04
rear_pot_feedback__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
rear_pot_feedback__0__OUT_SEL_SHIFT EQU 4
rear_pot_feedback__0__OUT_SEL_VAL EQU 0
rear_pot_feedback__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
rear_pot_feedback__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
rear_pot_feedback__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
rear_pot_feedback__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
rear_pot_feedback__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
rear_pot_feedback__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
rear_pot_feedback__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
rear_pot_feedback__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
rear_pot_feedback__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
rear_pot_feedback__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
rear_pot_feedback__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
rear_pot_feedback__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
rear_pot_feedback__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
rear_pot_feedback__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
rear_pot_feedback__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
rear_pot_feedback__0__PC EQU CYREG_GPIO_PRT2_PC
rear_pot_feedback__0__PC2 EQU CYREG_GPIO_PRT2_PC2
rear_pot_feedback__0__PORT EQU 2
rear_pot_feedback__0__PS EQU CYREG_GPIO_PRT2_PS
rear_pot_feedback__0__SHIFT EQU 2
rear_pot_feedback__DR EQU CYREG_GPIO_PRT2_DR
rear_pot_feedback__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
rear_pot_feedback__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
rear_pot_feedback__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
rear_pot_feedback__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
rear_pot_feedback__INTR EQU CYREG_GPIO_PRT2_INTR
rear_pot_feedback__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
rear_pot_feedback__INTSTAT EQU CYREG_GPIO_PRT2_INTR
rear_pot_feedback__MASK EQU 0x04
rear_pot_feedback__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
rear_pot_feedback__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
rear_pot_feedback__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
rear_pot_feedback__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
rear_pot_feedback__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
rear_pot_feedback__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
rear_pot_feedback__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
rear_pot_feedback__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
rear_pot_feedback__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
rear_pot_feedback__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
rear_pot_feedback__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
rear_pot_feedback__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
rear_pot_feedback__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
rear_pot_feedback__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
rear_pot_feedback__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
rear_pot_feedback__PC EQU CYREG_GPIO_PRT2_PC
rear_pot_feedback__PC2 EQU CYREG_GPIO_PRT2_PC2
rear_pot_feedback__PORT EQU 2
rear_pot_feedback__PS EQU CYREG_GPIO_PRT2_PS
rear_pot_feedback__SHIFT EQU 2

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
