#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 12 10:09:29 2023
# Process ID: 150654
# Current directory: /home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.runs/synth_1/top.vds
# Journal file: /home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 150671
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2299.359 ; gain = 0.000 ; free physical = 7010 ; free virtual = 13987
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/top.sv:4]
	Parameter bits bound to: 16 - type: integer 
	Parameter ndr bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/init/spi.sv:1]
	Parameter bits bound to: 16 - type: integer 
	Parameter m bound to: 5 - type: integer 
	Parameter d bound to: 2 - type: integer 
	Parameter bm bound to: 3 - type: integer 
	Parameter bdcnt bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/init/spi.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'spi' (1#1) [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/init/spi.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/basic/clkdiv.sv:3]
	Parameter div bound to: 20 - type: integer 
	Parameter nb bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (2#1) [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/basic/clkdiv.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.srcs/sources_1/new/top.sv:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2299.359 ; gain = 0.000 ; free physical = 7716 ; free virtual = 14700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2299.359 ; gain = 0.000 ; free physical = 7763 ; free virtual = 14745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7763 ; free virtual = 14745
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 | 00000000000000000000000000000000
                  shdown |                               01 | 00000000000000000000000000000001
                   start |                               10 | 00000000000000000000000000000011
                   progr |                               11 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7744 ; free virtual = 14731
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7484 ; free virtual = 14497
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7484 ; free virtual = 14497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7483 ; free virtual = 14496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    14|
|4     |LUT3 |     3|
|5     |LUT4 |     3|
|6     |LUT5 |     8|
|7     |LUT6 |     5|
|8     |FDCE |    35|
|9     |FDPE |     1|
|10    |IBUF |     3|
|11    |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    84|
|2     |  divider |clkdiv |    14|
|3     |  master  |spi    |    56|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7485 ; free virtual = 14498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.387 ; gain = 6.027 ; free physical = 7494 ; free virtual = 14507
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2305.395 ; gain = 6.027 ; free physical = 7494 ; free virtual = 14508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2305.395 ; gain = 0.000 ; free physical = 7576 ; free virtual = 14590
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2345.406 ; gain = 0.000 ; free physical = 7485 ; free virtual = 14511
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2345.406 ; gain = 46.047 ; free physical = 7621 ; free virtual = 14647
INFO: [Common 17-1381] The checkpoint '/home/stud2020/0gatlik/JOS/jos_project/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 12 10:09:49 2023...
