{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525272641046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525272641046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 16:50:40 2018 " "Processing started: Wed May 02 16:50:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525272641046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272641046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen " "Command: quartus_map --read_settings_files=on --write_settings_files=off greenscreen -c greenscreen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272641046 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1525272642281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll/sdram_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_0002 " "Found entity 1: Sdram_PLL_0002" {  } { { "v/Sdram_PLL/Sdram_PLL_0002.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL/Sdram_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3/mac_3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3/mac_3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3_0002 " "Found entity 1: MAC_3_0002" {  } { { "v/MAC_3/MAC_3_0002.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3/MAC_3_0002.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/Sdram_RD_FIFO.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272667999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272667999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668031 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525272668046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "Y:/Documents/greenscreen/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/yuv422_to_444.v 1 1 " "Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v" { { "Info" "ISGN_ENTITY_NAME" "1 YUV422_to_444 " "Found entity 1: YUV422_to_444" {  } { { "v/YUV422_to_444.v" "" { Text "Y:/Documents/greenscreen/v/YUV422_to_444.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668218 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(142) " "Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525272668234 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "17 YCbCr2RGB.v(143) " "Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525272668234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ycbcr2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr2RGB " "Found entity 1: YCbCr2RGB" {  } { { "v/YCbCr2RGB.v" "" { Text "Y:/Documents/greenscreen/v/YCbCr2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "v/VGA_Ctrl.v" "" { Text "Y:/Documents/greenscreen/v/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/tp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/tp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TP_RAM " "Found entity 1: TP_RAM" {  } { { "v/TP_RAM.v" "" { Text "Y:/Documents/greenscreen/v/TP_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/td_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file v/td_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 TD_Detect " "Found entity 1: TD_Detect" {  } { { "v/TD_Detect.v" "" { Text "Y:/Documents/greenscreen/v/TD_Detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "Y:/Documents/greenscreen/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "v/Sdram_PLL.v" "" { Text "Y:/Documents/greenscreen/v/Sdram_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "Y:/Documents/greenscreen/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "v/PLL.v" "" { Text "Y:/Documents/greenscreen/v/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mac_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mac_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_3 " "Found entity 1: MAC_3" {  } { { "v/MAC_3.v" "" { Text "Y:/Documents/greenscreen/v/MAC_3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "Y:/Documents/greenscreen/v/Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ITU_656_Decoder " "Found entity 1: ITU_656_Decoder" {  } { { "v/ITU_656_Decoder.v" "" { Text "Y:/Documents/greenscreen/v/ITU_656_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "Y:/Documents/greenscreen/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "Y:/Documents/greenscreen/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/div.v 1 1 " "Found 1 design units, including 1 entities, in source file v/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "v/DIV.v" "" { Text "Y:/Documents/greenscreen/v/DIV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "v/AUDIO_DAC.v" "" { Text "Y:/Documents/greenscreen/v/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tv.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_TV " "Found entity 1: DE1_SoC_TV" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272668687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272668687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_frame_buffer_15to0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_frame_buffer_15to0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_frame_buffer_15to0-SYN " "Found design unit 1: my_frame_buffer_15to0-SYN" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670157 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "my_frame_buffer_15to0.vhd" "" { Text "Y:/Documents/greenscreen/my_frame_buffer_15to0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_altpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_altpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_altpll-SYN " "Found design unit 1: my_altpll-SYN" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670187 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "my_altpll.vhd" "" { Text "Y:/Documents/greenscreen/my_altpll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "greenscreen.v(513) " "Verilog HDL information at greenscreen.v(513): always construct contains both blocking and non-blocking assignments" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 513 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525272670203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greenscreen.v 3 3 " "Found 3 design units, including 3 entities, in source file greenscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenscreen " "Found entity 1: greenscreen" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670203 ""} { "Info" "ISGN_ENTITY_NAME" "2 onboard_controller " "Found entity 2: onboard_controller" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670203 ""} { "Info" "ISGN_ENTITY_NAME" "3 display1 " "Found entity 3: display1" {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_input.v 1 1 " "Found 1 design units, including 1 entities, in source file display_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_input " "Found entity 1: display_input" {  } { { "display_input.v" "" { Text "Y:/Documents/greenscreen/display_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_cache_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_cache_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheSystem-CacheSystem " "Found design unit 1: CacheSystem-CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670249 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheSystem " "Found entity 1: CacheSystem" {  } { { "ed_cache_system.vhd" "" { Text "Y:/Documents/greenscreen/ed_cache_system.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670265 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Y:/Documents/greenscreen/debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_divider_ver1-direct_behavioral " "Found design unit 1: binary_divider_ver1-direct_behavioral" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670281 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_divider_ver1 " "Found entity 1: binary_divider_ver1" {  } { { "binary_divider.vhd" "" { Text "Y:/Documents/greenscreen/binary_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_edge_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_edge_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_edge_detection-my_behavioral " "Found design unit 1: do_edge_detection-my_behavioral" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670328 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_edge_detection " "Found entity 1: do_edge_detection" {  } { { "do_edge_detection.vhd" "" { Text "Y:/Documents/greenscreen/do_edge_detection.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do_black_white.vhd 2 1 " "Found 2 design units, including 1 entities, in source file do_black_white.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 do_black_white-my_behavioral " "Found design unit 1: do_black_white-my_behavioral" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670359 ""} { "Info" "ISGN_ENTITY_NAME" "1 do_black_white " "Found entity 1: do_black_white" {  } { { "do_black_white.vhd" "" { Text "Y:/Documents/greenscreen/do_black_white.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670374 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "Y:/Documents/greenscreen/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670390 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "ed_counter.vhd" "" { Text "Y:/Documents/greenscreen/ed_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_registers.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670437 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "Y:/Documents/greenscreen/RGB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670453 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Y:/Documents/greenscreen/i2c_sender.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sobel_kernel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sobel_kernel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel-Behavioral " "Found design unit 1: edge_sobel-Behavioral" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670468 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel " "Found entity 1: edge_sobel" {  } { { "ed_sobel_kernel.vhd" "" { Text "Y:/Documents/greenscreen/ed_sobel_kernel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frame_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_buffer-SYN " "Found design unit 1: frame_buffer-SYN" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670499 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.vhd" "" { Text "Y:/Documents/greenscreen/frame_buffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670515 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Y:/Documents/greenscreen/ov7670_capture.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_fifo_linebuffer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ed_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TYPES " "Found design unit 1: TYPES" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FIFOLineBuffer-Behavioral " "Found design unit 2: FIFOLineBuffer-Behavioral" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670531 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFOLineBuffer " "Found entity 1: FIFOLineBuffer" {  } { { "ed_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_fifo_linebuffer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_double_fifo_linebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_double_fifo_linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DoubleFiFOLineBuffer-Behavioral " "Found design unit 1: DoubleFiFOLineBuffer-Behavioral" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670562 ""} { "Info" "ISGN_ENTITY_NAME" "1 DoubleFiFOLineBuffer " "Found entity 1: DoubleFiFOLineBuffer" {  } { { "ed_double_fifo_linebuffer.vhd" "" { Text "Y:/Documents/greenscreen/ed_double_fifo_linebuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670578 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "address_Generator.vhd" "" { Text "Y:/Documents/greenscreen/address_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_sync_signals_delayer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_sync_signals_delayer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncSignalsDelayer-Behavioral " "Found design unit 1: SyncSignalsDelayer-Behavioral" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670593 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncSignalsDelayer " "Found entity 1: SyncSignalsDelayer" {  } { { "ed_sync_signals_delayer.vhd" "" { Text "Y:/Documents/greenscreen/ed_sync_signals_delayer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_edge_sobel_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ed_edge_sobel_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_sobel_wrapper-Structural " "Found design unit 1: edge_sobel_wrapper-Structural" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670609 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_sobel_wrapper " "Found entity 1: edge_sobel_wrapper" {  } { { "ed_edge_sobel_wrapper.vhd" "" { Text "Y:/Documents/greenscreen/ed_edge_sobel_wrapper.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_cam_impl4-my_structural " "Found design unit 1: digital_cam_impl4-my_structural" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670640 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_cam_impl4 " "Found entity 1: digital_cam_impl4" {  } { { "top_level.vhd" "" { Text "Y:/Documents/greenscreen/top_level.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525272670656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670656 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670656 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "Y:/Documents/greenscreen/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33 " "Found entity 1: PLL33" {  } { { "PLL33.v" "" { Text "Y:/Documents/greenscreen/PLL33.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33/pll33_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33/pll33_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL33_0002 " "Found entity 1: PLL33_0002" {  } { { "PLL33/PLL33_0002.v" "" { Text "Y:/Documents/greenscreen/PLL33/PLL33_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100 " "Found entity 1: PLL100" {  } { { "PLL100.v" "" { Text "Y:/Documents/greenscreen/PLL100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL100_0002 " "Found entity 1: PLL100_0002" {  } { { "PLL100/PLL100_0002.v" "" { Text "Y:/Documents/greenscreen/PLL100/PLL100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file image_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_memory " "Found entity 1: image_memory" {  } { { "image_memory.v" "" { Text "Y:/Documents/greenscreen/image_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525272670765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272670765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A DE1_SoC_TV.v(266) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(266): created implicit net for \"GPIO_A\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525272670781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B DE1_SoC_TV.v(267) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(267): created implicit net for \"GPIO_B\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525272670781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED DE1_SoC_TV.v(274) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(274): created implicit net for \"LED\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525272670781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WR1_FULL DE1_SoC_TV.v(343) " "Verilog HDL Implicit Net warning at DE1_SoC_TV.v(343): created implicit net for \"WR1_FULL\"" {  } { { "DE1_SoC_TV.v" "" { Text "Y:/Documents/greenscreen/DE1_SoC_TV.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525272670781 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_SYNC_N greenscreen.v(570) " "Verilog HDL error at greenscreen.v(570): object \"VGA_SYNC_N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 570 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525272670797 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_BLANK_N greenscreen.v(570) " "Verilog HDL error at greenscreen.v(570): object \"VGA_BLANK_N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 570 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525272670797 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_BLANK_N greenscreen.v(594) " "Verilog HDL error at greenscreen.v(594): object \"VGA_BLANK_N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 594 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525272670797 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "VGA_SYNC_N greenscreen.v(595) " "Verilog HDL error at greenscreen.v(595): object \"VGA_SYNC_N\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "greenscreen.v" "" { Text "Y:/Documents/greenscreen/greenscreen.v" 595 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1525272670797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Documents/greenscreen/greenscreen.map.smsg " "Generated suppressed messages file Y:/Documents/greenscreen/greenscreen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272671015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525272671296 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 02 16:51:11 2018 " "Processing ended: Wed May 02 16:51:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525272671296 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525272671296 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525272671296 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525272671296 ""}
