SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx45
SET_PREFERENCE projectname RS
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_PARAMETER component_name RS
SET_CORE_CLASS com.xilinx.ip.rs_decoder_v7_1.rs_decoder_v7_1
SET_CORE_PATH E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v7_1\
SET_CORE_GUIPATH E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v7_1\gui\rs_decoder_v7_1.tcl
SET_CORE_NAME Reed-Solomon Decoder
SET_CORE_VERSION 7.1
SET_CORE_VLNV xilinx.com:ip:rs_decoder:7.1
SET_CORE_DATASHEET E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v7_1\doc\rs_decoder_ds252.pdf
SET_CORE_LICENSE_KEY rs_decoder@2010.07
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v7_1\doc\rs_decoder_ds252.pdf><Data Sheet>
ADD_CORE_DOCUMENT <E:\software.engineer\ISE\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\rs_decoder_v7_1\doc\rs_decoder_v7_1_vinfo.html><Version Information>
