This example contains one file:
  always.sv : top level module

This example covers the following SystemVerilog structures:
1. always procedural block
2. always_ff procedural block
3. operator: &
4. procedural timing control