<stg><name>hand_num_nn</name>


<trans_list>

<trans id="155" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="3">
<![CDATA[
entry:5 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %input_r_addr_1 = getelementptr i32 %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="3">
<![CDATA[
entry:10 %input_r_load_1 = load i3 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="3">
<![CDATA[
entry:5 %input_r_load = load i3 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %bitcast_ln23 = bitcast i32 %input_r_load

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %conv = fpext i32 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="3">
<![CDATA[
entry:10 %input_r_load_1 = load i3 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %bitcast_ln23_1 = bitcast i32 %input_r_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %conv2 = fpext i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %conv = fpext i32 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %conv2 = fpext i32 %bitcast_ln23_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %input_r_addr_2 = getelementptr i32 %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_r_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="3">
<![CDATA[
entry:16 %input_r_load_2 = load i3 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="3">
<![CDATA[
entry:16 %input_r_load_2 = load i3 %input_r_addr_2

]]></Node>
<StgValue><ssdm name="input_r_load_2"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %bitcast_ln23_2 = bitcast i32 %input_r_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:18 %conv5 = fpext i32 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %mul = dmul i64 %conv, i64 0.15169

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %mul3 = dmul i64 %conv2, i64 0.984664

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
entry:18 %conv5 = fpext i32 %bitcast_ln23_2

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="88" st_id="15" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %input_r_addr_3 = getelementptr i32 %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_r_addr_3"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
entry:22 %input_r_load_3 = load i3 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="92" st_id="16" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
entry:22 %input_r_load_3 = load i3 %input_r_addr_3

]]></Node>
<StgValue><ssdm name="input_r_load_3"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %bitcast_ln23_3 = bitcast i32 %input_r_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
entry:24 %conv9 = fpext i32 %bitcast_ln23_3

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %add = dadd i64 %mul, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %mul6 = dmul i64 %conv5, i64 -0.199729

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="99" st_id="17" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
entry:24 %conv9 = fpext i32 %bitcast_ln23_3

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="100" st_id="18" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="102" st_id="19" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="104" st_id="20" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="107" st_id="21" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="108" st_id="22" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="109" st_id="22" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="110" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %input_r_addr_4 = getelementptr i32 %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_r_addr_4"/></StgValue>
</operation>

<operation id="111" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
entry:28 %input_r_load_4 = load i3 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="112" st_id="23" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="113" st_id="23" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="114" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
entry:28 %input_r_load_4 = load i3 %input_r_addr_4

]]></Node>
<StgValue><ssdm name="input_r_load_4"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %bitcast_ln23_4 = bitcast i32 %input_r_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln23_4"/></StgValue>
</operation>

<operation id="116" st_id="23" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:30 %conv1 = fpext i32 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="117" st_id="24" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %add7 = dadd i64 %add, i64 %mul6

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="118" st_id="24" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %mul1 = dmul i64 %conv9, i64 0.0520163

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="119" st_id="24" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:30 %conv1 = fpext i32 %bitcast_ln23_4

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="120" st_id="25" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="121" st_id="25" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="122" st_id="26" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="125" st_id="27" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="126" st_id="28" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="128" st_id="29" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="129" st_id="29" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="130" st_id="30" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="131" st_id="30" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="132" st_id="31" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %add1 = dadd i64 %add7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="133" st_id="31" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %mul2 = dmul i64 %conv1, i64 -0.306772

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="134" st_id="32" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="135" st_id="33" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="136" st_id="34" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="137" st_id="35" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="138" st_id="36" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="139" st_id="37" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="140" st_id="38" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %add2 = dadd i64 %add1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="141" st_id="39" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="142" st_id="40" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="143" st_id="41" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="144" st_id="42" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="145" st_id="43" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="146" st_id="44" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="147" st_id="45" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %sub = dadd i64 %add2, i64 -1.61533

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="148" st_id="46" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %ans = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="ans"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="149" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="151" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="47" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %ans = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="ans"/></StgValue>
</operation>

<operation id="154" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32">
<![CDATA[
entry:35 %ret_ln25 = ret i32 %ans

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="201" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="202" from="input_r" to="input_r_addr" fromId="201" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_203" to="input_r_addr" fromId="203" toId="48">
</dataflow>
<dataflow id="205" from="StgValue_203" to="input_r_addr" fromId="203" toId="48">
</dataflow>
<dataflow id="206" from="input_r_addr" to="input_r_load" fromId="48" toId="49">
</dataflow>
<dataflow id="207" from="input_r" to="input_r_addr_1" fromId="201" toId="50">
</dataflow>
<dataflow id="208" from="StgValue_203" to="input_r_addr_1" fromId="203" toId="50">
</dataflow>
<dataflow id="210" from="StgValue_209" to="input_r_addr_1" fromId="209" toId="50">
</dataflow>
<dataflow id="211" from="input_r_addr_1" to="input_r_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="212" from="input_r_addr" to="input_r_load" fromId="48" toId="52">
</dataflow>
<dataflow id="213" from="input_r_load" to="bitcast_ln23" fromId="52" toId="53">
</dataflow>
<dataflow id="214" from="bitcast_ln23" to="conv" fromId="53" toId="54">
</dataflow>
<dataflow id="215" from="input_r_addr_1" to="input_r_load_1" fromId="50" toId="55">
</dataflow>
<dataflow id="216" from="input_r_load_1" to="bitcast_ln23_1" fromId="55" toId="56">
</dataflow>
<dataflow id="217" from="bitcast_ln23_1" to="conv2" fromId="56" toId="57">
</dataflow>
<dataflow id="218" from="bitcast_ln23" to="conv" fromId="53" toId="58">
</dataflow>
<dataflow id="219" from="bitcast_ln23_1" to="conv2" fromId="56" toId="59">
</dataflow>
<dataflow id="220" from="conv" to="mul" fromId="58" toId="60">
</dataflow>
<dataflow id="222" from="StgValue_221" to="mul" fromId="221" toId="60">
</dataflow>
<dataflow id="223" from="conv2" to="mul3" fromId="59" toId="61">
</dataflow>
<dataflow id="225" from="StgValue_224" to="mul3" fromId="224" toId="61">
</dataflow>
<dataflow id="226" from="conv" to="mul" fromId="58" toId="62">
</dataflow>
<dataflow id="227" from="StgValue_221" to="mul" fromId="221" toId="62">
</dataflow>
<dataflow id="228" from="conv2" to="mul3" fromId="59" toId="63">
</dataflow>
<dataflow id="229" from="StgValue_224" to="mul3" fromId="224" toId="63">
</dataflow>
<dataflow id="230" from="conv" to="mul" fromId="58" toId="64">
</dataflow>
<dataflow id="231" from="StgValue_221" to="mul" fromId="221" toId="64">
</dataflow>
<dataflow id="232" from="conv2" to="mul3" fromId="59" toId="65">
</dataflow>
<dataflow id="233" from="StgValue_224" to="mul3" fromId="224" toId="65">
</dataflow>
<dataflow id="234" from="conv" to="mul" fromId="58" toId="66">
</dataflow>
<dataflow id="235" from="StgValue_221" to="mul" fromId="221" toId="66">
</dataflow>
<dataflow id="236" from="conv2" to="mul3" fromId="59" toId="67">
</dataflow>
<dataflow id="237" from="StgValue_224" to="mul3" fromId="224" toId="67">
</dataflow>
<dataflow id="238" from="conv" to="mul" fromId="58" toId="68">
</dataflow>
<dataflow id="239" from="StgValue_221" to="mul" fromId="221" toId="68">
</dataflow>
<dataflow id="240" from="conv2" to="mul3" fromId="59" toId="69">
</dataflow>
<dataflow id="241" from="StgValue_224" to="mul3" fromId="224" toId="69">
</dataflow>
<dataflow id="242" from="input_r" to="input_r_addr_2" fromId="201" toId="70">
</dataflow>
<dataflow id="243" from="StgValue_203" to="input_r_addr_2" fromId="203" toId="70">
</dataflow>
<dataflow id="245" from="StgValue_244" to="input_r_addr_2" fromId="244" toId="70">
</dataflow>
<dataflow id="246" from="input_r_addr_2" to="input_r_load_2" fromId="70" toId="71">
</dataflow>
<dataflow id="247" from="conv" to="mul" fromId="58" toId="72">
</dataflow>
<dataflow id="248" from="StgValue_221" to="mul" fromId="221" toId="72">
</dataflow>
<dataflow id="249" from="conv2" to="mul3" fromId="59" toId="73">
</dataflow>
<dataflow id="250" from="StgValue_224" to="mul3" fromId="224" toId="73">
</dataflow>
<dataflow id="251" from="input_r_addr_2" to="input_r_load_2" fromId="70" toId="74">
</dataflow>
<dataflow id="252" from="input_r_load_2" to="bitcast_ln23_2" fromId="74" toId="75">
</dataflow>
<dataflow id="253" from="bitcast_ln23_2" to="conv5" fromId="75" toId="76">
</dataflow>
<dataflow id="254" from="conv" to="mul" fromId="58" toId="77">
</dataflow>
<dataflow id="255" from="StgValue_221" to="mul" fromId="221" toId="77">
</dataflow>
<dataflow id="256" from="conv2" to="mul3" fromId="59" toId="78">
</dataflow>
<dataflow id="257" from="StgValue_224" to="mul3" fromId="224" toId="78">
</dataflow>
<dataflow id="258" from="bitcast_ln23_2" to="conv5" fromId="75" toId="79">
</dataflow>
<dataflow id="259" from="mul" to="add" fromId="77" toId="80">
</dataflow>
<dataflow id="260" from="mul3" to="add" fromId="78" toId="80">
</dataflow>
<dataflow id="261" from="conv5" to="mul6" fromId="79" toId="81">
</dataflow>
<dataflow id="263" from="StgValue_262" to="mul6" fromId="262" toId="81">
</dataflow>
<dataflow id="264" from="mul" to="add" fromId="77" toId="82">
</dataflow>
<dataflow id="265" from="mul3" to="add" fromId="78" toId="82">
</dataflow>
<dataflow id="266" from="conv5" to="mul6" fromId="79" toId="83">
</dataflow>
<dataflow id="267" from="StgValue_262" to="mul6" fromId="262" toId="83">
</dataflow>
<dataflow id="268" from="mul" to="add" fromId="77" toId="84">
</dataflow>
<dataflow id="269" from="mul3" to="add" fromId="78" toId="84">
</dataflow>
<dataflow id="270" from="conv5" to="mul6" fromId="79" toId="85">
</dataflow>
<dataflow id="271" from="StgValue_262" to="mul6" fromId="262" toId="85">
</dataflow>
<dataflow id="272" from="mul" to="add" fromId="77" toId="86">
</dataflow>
<dataflow id="273" from="mul3" to="add" fromId="78" toId="86">
</dataflow>
<dataflow id="274" from="conv5" to="mul6" fromId="79" toId="87">
</dataflow>
<dataflow id="275" from="StgValue_262" to="mul6" fromId="262" toId="87">
</dataflow>
<dataflow id="276" from="mul" to="add" fromId="77" toId="88">
</dataflow>
<dataflow id="277" from="mul3" to="add" fromId="78" toId="88">
</dataflow>
<dataflow id="278" from="conv5" to="mul6" fromId="79" toId="89">
</dataflow>
<dataflow id="279" from="StgValue_262" to="mul6" fromId="262" toId="89">
</dataflow>
<dataflow id="280" from="input_r" to="input_r_addr_3" fromId="201" toId="90">
</dataflow>
<dataflow id="281" from="StgValue_203" to="input_r_addr_3" fromId="203" toId="90">
</dataflow>
<dataflow id="283" from="StgValue_282" to="input_r_addr_3" fromId="282" toId="90">
</dataflow>
<dataflow id="284" from="input_r_addr_3" to="input_r_load_3" fromId="90" toId="91">
</dataflow>
<dataflow id="285" from="mul" to="add" fromId="77" toId="92">
</dataflow>
<dataflow id="286" from="mul3" to="add" fromId="78" toId="92">
</dataflow>
<dataflow id="287" from="conv5" to="mul6" fromId="79" toId="93">
</dataflow>
<dataflow id="288" from="StgValue_262" to="mul6" fromId="262" toId="93">
</dataflow>
<dataflow id="289" from="input_r_addr_3" to="input_r_load_3" fromId="90" toId="94">
</dataflow>
<dataflow id="290" from="input_r_load_3" to="bitcast_ln23_3" fromId="94" toId="95">
</dataflow>
<dataflow id="291" from="bitcast_ln23_3" to="conv9" fromId="95" toId="96">
</dataflow>
<dataflow id="292" from="mul" to="add" fromId="77" toId="97">
</dataflow>
<dataflow id="293" from="mul3" to="add" fromId="78" toId="97">
</dataflow>
<dataflow id="294" from="conv5" to="mul6" fromId="79" toId="98">
</dataflow>
<dataflow id="295" from="StgValue_262" to="mul6" fromId="262" toId="98">
</dataflow>
<dataflow id="296" from="bitcast_ln23_3" to="conv9" fromId="95" toId="99">
</dataflow>
<dataflow id="297" from="add" to="add7" fromId="97" toId="100">
</dataflow>
<dataflow id="298" from="mul6" to="add7" fromId="98" toId="100">
</dataflow>
<dataflow id="299" from="conv9" to="mul1" fromId="99" toId="101">
</dataflow>
<dataflow id="301" from="StgValue_300" to="mul1" fromId="300" toId="101">
</dataflow>
<dataflow id="302" from="add" to="add7" fromId="97" toId="102">
</dataflow>
<dataflow id="303" from="mul6" to="add7" fromId="98" toId="102">
</dataflow>
<dataflow id="304" from="conv9" to="mul1" fromId="99" toId="103">
</dataflow>
<dataflow id="305" from="StgValue_300" to="mul1" fromId="300" toId="103">
</dataflow>
<dataflow id="306" from="add" to="add7" fromId="97" toId="104">
</dataflow>
<dataflow id="307" from="mul6" to="add7" fromId="98" toId="104">
</dataflow>
<dataflow id="308" from="conv9" to="mul1" fromId="99" toId="105">
</dataflow>
<dataflow id="309" from="StgValue_300" to="mul1" fromId="300" toId="105">
</dataflow>
<dataflow id="310" from="add" to="add7" fromId="97" toId="106">
</dataflow>
<dataflow id="311" from="mul6" to="add7" fromId="98" toId="106">
</dataflow>
<dataflow id="312" from="conv9" to="mul1" fromId="99" toId="107">
</dataflow>
<dataflow id="313" from="StgValue_300" to="mul1" fromId="300" toId="107">
</dataflow>
<dataflow id="314" from="add" to="add7" fromId="97" toId="108">
</dataflow>
<dataflow id="315" from="mul6" to="add7" fromId="98" toId="108">
</dataflow>
<dataflow id="316" from="conv9" to="mul1" fromId="99" toId="109">
</dataflow>
<dataflow id="317" from="StgValue_300" to="mul1" fromId="300" toId="109">
</dataflow>
<dataflow id="318" from="input_r" to="input_r_addr_4" fromId="201" toId="110">
</dataflow>
<dataflow id="319" from="StgValue_203" to="input_r_addr_4" fromId="203" toId="110">
</dataflow>
<dataflow id="321" from="StgValue_320" to="input_r_addr_4" fromId="320" toId="110">
</dataflow>
<dataflow id="322" from="input_r_addr_4" to="input_r_load_4" fromId="110" toId="111">
</dataflow>
<dataflow id="323" from="add" to="add7" fromId="97" toId="112">
</dataflow>
<dataflow id="324" from="mul6" to="add7" fromId="98" toId="112">
</dataflow>
<dataflow id="325" from="conv9" to="mul1" fromId="99" toId="113">
</dataflow>
<dataflow id="326" from="StgValue_300" to="mul1" fromId="300" toId="113">
</dataflow>
<dataflow id="327" from="input_r_addr_4" to="input_r_load_4" fromId="110" toId="114">
</dataflow>
<dataflow id="328" from="input_r_load_4" to="bitcast_ln23_4" fromId="114" toId="115">
</dataflow>
<dataflow id="329" from="bitcast_ln23_4" to="conv1" fromId="115" toId="116">
</dataflow>
<dataflow id="330" from="add" to="add7" fromId="97" toId="117">
</dataflow>
<dataflow id="331" from="mul6" to="add7" fromId="98" toId="117">
</dataflow>
<dataflow id="332" from="conv9" to="mul1" fromId="99" toId="118">
</dataflow>
<dataflow id="333" from="StgValue_300" to="mul1" fromId="300" toId="118">
</dataflow>
<dataflow id="334" from="bitcast_ln23_4" to="conv1" fromId="115" toId="119">
</dataflow>
<dataflow id="335" from="add7" to="add1" fromId="117" toId="120">
</dataflow>
<dataflow id="336" from="mul1" to="add1" fromId="118" toId="120">
</dataflow>
<dataflow id="337" from="conv1" to="mul2" fromId="119" toId="121">
</dataflow>
<dataflow id="339" from="StgValue_338" to="mul2" fromId="338" toId="121">
</dataflow>
<dataflow id="340" from="add7" to="add1" fromId="117" toId="122">
</dataflow>
<dataflow id="341" from="mul1" to="add1" fromId="118" toId="122">
</dataflow>
<dataflow id="342" from="conv1" to="mul2" fromId="119" toId="123">
</dataflow>
<dataflow id="343" from="StgValue_338" to="mul2" fromId="338" toId="123">
</dataflow>
<dataflow id="344" from="add7" to="add1" fromId="117" toId="124">
</dataflow>
<dataflow id="345" from="mul1" to="add1" fromId="118" toId="124">
</dataflow>
<dataflow id="346" from="conv1" to="mul2" fromId="119" toId="125">
</dataflow>
<dataflow id="347" from="StgValue_338" to="mul2" fromId="338" toId="125">
</dataflow>
<dataflow id="348" from="add7" to="add1" fromId="117" toId="126">
</dataflow>
<dataflow id="349" from="mul1" to="add1" fromId="118" toId="126">
</dataflow>
<dataflow id="350" from="conv1" to="mul2" fromId="119" toId="127">
</dataflow>
<dataflow id="351" from="StgValue_338" to="mul2" fromId="338" toId="127">
</dataflow>
<dataflow id="352" from="add7" to="add1" fromId="117" toId="128">
</dataflow>
<dataflow id="353" from="mul1" to="add1" fromId="118" toId="128">
</dataflow>
<dataflow id="354" from="conv1" to="mul2" fromId="119" toId="129">
</dataflow>
<dataflow id="355" from="StgValue_338" to="mul2" fromId="338" toId="129">
</dataflow>
<dataflow id="356" from="add7" to="add1" fromId="117" toId="130">
</dataflow>
<dataflow id="357" from="mul1" to="add1" fromId="118" toId="130">
</dataflow>
<dataflow id="358" from="conv1" to="mul2" fromId="119" toId="131">
</dataflow>
<dataflow id="359" from="StgValue_338" to="mul2" fromId="338" toId="131">
</dataflow>
<dataflow id="360" from="add7" to="add1" fromId="117" toId="132">
</dataflow>
<dataflow id="361" from="mul1" to="add1" fromId="118" toId="132">
</dataflow>
<dataflow id="362" from="conv1" to="mul2" fromId="119" toId="133">
</dataflow>
<dataflow id="363" from="StgValue_338" to="mul2" fromId="338" toId="133">
</dataflow>
<dataflow id="364" from="add1" to="add2" fromId="132" toId="134">
</dataflow>
<dataflow id="365" from="mul2" to="add2" fromId="133" toId="134">
</dataflow>
<dataflow id="366" from="add1" to="add2" fromId="132" toId="135">
</dataflow>
<dataflow id="367" from="mul2" to="add2" fromId="133" toId="135">
</dataflow>
<dataflow id="368" from="add1" to="add2" fromId="132" toId="136">
</dataflow>
<dataflow id="369" from="mul2" to="add2" fromId="133" toId="136">
</dataflow>
<dataflow id="370" from="add1" to="add2" fromId="132" toId="137">
</dataflow>
<dataflow id="371" from="mul2" to="add2" fromId="133" toId="137">
</dataflow>
<dataflow id="372" from="add1" to="add2" fromId="132" toId="138">
</dataflow>
<dataflow id="373" from="mul2" to="add2" fromId="133" toId="138">
</dataflow>
<dataflow id="374" from="add1" to="add2" fromId="132" toId="139">
</dataflow>
<dataflow id="375" from="mul2" to="add2" fromId="133" toId="139">
</dataflow>
<dataflow id="376" from="add1" to="add2" fromId="132" toId="140">
</dataflow>
<dataflow id="377" from="mul2" to="add2" fromId="133" toId="140">
</dataflow>
<dataflow id="378" from="add2" to="sub" fromId="140" toId="141">
</dataflow>
<dataflow id="380" from="StgValue_379" to="sub" fromId="379" toId="141">
</dataflow>
<dataflow id="381" from="add2" to="sub" fromId="140" toId="142">
</dataflow>
<dataflow id="382" from="StgValue_379" to="sub" fromId="379" toId="142">
</dataflow>
<dataflow id="383" from="add2" to="sub" fromId="140" toId="143">
</dataflow>
<dataflow id="384" from="StgValue_379" to="sub" fromId="379" toId="143">
</dataflow>
<dataflow id="385" from="add2" to="sub" fromId="140" toId="144">
</dataflow>
<dataflow id="386" from="StgValue_379" to="sub" fromId="379" toId="144">
</dataflow>
<dataflow id="387" from="add2" to="sub" fromId="140" toId="145">
</dataflow>
<dataflow id="388" from="StgValue_379" to="sub" fromId="379" toId="145">
</dataflow>
<dataflow id="389" from="add2" to="sub" fromId="140" toId="146">
</dataflow>
<dataflow id="390" from="StgValue_379" to="sub" fromId="379" toId="146">
</dataflow>
<dataflow id="391" from="add2" to="sub" fromId="140" toId="147">
</dataflow>
<dataflow id="392" from="StgValue_379" to="sub" fromId="379" toId="147">
</dataflow>
<dataflow id="393" from="sub" to="ans" fromId="147" toId="148">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="394" toId="149">
</dataflow>
<dataflow id="397" from="StgValue_396" to="specbitsmap_ln0" fromId="396" toId="149">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln10" fromId="398" toId="150">
</dataflow>
<dataflow id="401" from="empty_1" to="spectopmodule_ln10" fromId="400" toId="150">
</dataflow>
<dataflow id="403" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="402" toId="151">
</dataflow>
<dataflow id="404" from="input_r" to="specinterface_ln0" fromId="201" toId="151">
</dataflow>
<dataflow id="406" from="empty" to="specinterface_ln0" fromId="405" toId="151">
</dataflow>
<dataflow id="408" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="409" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="411" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="413" from="StgValue_412" to="specinterface_ln0" fromId="412" toId="151">
</dataflow>
<dataflow id="414" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="415" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="416" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="417" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="418" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="419" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="420" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="421" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="422" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="423" from="empty_0" to="specinterface_ln0" fromId="410" toId="151">
</dataflow>
<dataflow id="424" from="StgValue_412" to="specinterface_ln0" fromId="412" toId="151">
</dataflow>
<dataflow id="425" from="StgValue_407" to="specinterface_ln0" fromId="407" toId="151">
</dataflow>
<dataflow id="426" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="394" toId="152">
</dataflow>
<dataflow id="427" from="input_r" to="specbitsmap_ln0" fromId="201" toId="152">
</dataflow>
<dataflow id="428" from="sub" to="ans" fromId="147" toId="153">
</dataflow>
<dataflow id="429" from="ans" to="ret_ln25" fromId="153" toId="154">
</dataflow>
</dataflows>


</stg>
