{
  "module_name": "r9a07g044-cpg.c",
  "hash_id": "35a1cf6f48969a9c7f906dc6119769c57045af91efd47a3d13b14a8f790efe95",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/r9a07g044-cpg.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/device.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n\n#include <dt-bindings/clock/r9a07g044-cpg.h>\n#include <dt-bindings/clock/r9a07g054-cpg.h>\n\n#include \"rzg2l-cpg.h\"\n\nenum clk_ids {\n\t \n\tLAST_DT_CORE_CLK = R9A07G054_CLK_DRP_A,\n\n\t \n\tCLK_EXTAL,\n\n\t \n\tCLK_OSC_DIV1000,\n\tCLK_PLL1,\n\tCLK_PLL2,\n\tCLK_PLL2_DIV2,\n\tCLK_PLL2_DIV2_8,\n\tCLK_PLL2_DIV2_10,\n\tCLK_PLL3,\n\tCLK_PLL3_400,\n\tCLK_PLL3_533,\n\tCLK_M2_DIV2,\n\tCLK_PLL3_DIV2,\n\tCLK_PLL3_DIV2_2,\n\tCLK_PLL3_DIV2_4,\n\tCLK_PLL3_DIV2_4_2,\n\tCLK_SEL_PLL3_3,\n\tCLK_DIV_PLL3_C,\n\tCLK_PLL4,\n\tCLK_PLL5,\n\tCLK_PLL5_FOUTPOSTDIV,\n\tCLK_PLL5_FOUT1PH0,\n\tCLK_PLL5_FOUT3,\n\tCLK_PLL5_250,\n\tCLK_PLL6,\n\tCLK_PLL6_250,\n\tCLK_P1_DIV2,\n\tCLK_PLL2_800,\n\tCLK_PLL2_SDHI_533,\n\tCLK_PLL2_SDHI_400,\n\tCLK_PLL2_SDHI_266,\n\tCLK_SD0_DIV4,\n\tCLK_SD1_DIV4,\n\tCLK_SEL_GPU2,\n\tCLK_SEL_PLL5_4,\n\tCLK_DSI_DIV,\n\tCLK_PLL2_533,\n\tCLK_PLL2_533_DIV2,\n\tCLK_DIV_DSI_LPCLK,\n\n\t \n\tMOD_CLK_BASE,\n};\n\n \nstatic const struct clk_div_table dtable_1_8[] = {\n\t{0, 1},\n\t{1, 2},\n\t{2, 4},\n\t{3, 8},\n\t{0, 0},\n};\n\nstatic const struct clk_div_table dtable_1_32[] = {\n\t{0, 1},\n\t{1, 2},\n\t{2, 4},\n\t{3, 8},\n\t{4, 32},\n\t{0, 0},\n};\n\nstatic const struct clk_div_table dtable_16_128[] = {\n\t{0, 16},\n\t{1, 32},\n\t{2, 64},\n\t{3, 128},\n\t{0, 0},\n};\n\n \nstatic const char * const sel_pll3_3[] = { \".pll3_533\", \".pll3_400\" };\nstatic const char * const sel_pll5_4[] = { \".pll5_foutpostdiv\", \".pll5_fout1ph0\" };\nstatic const char * const sel_pll6_2[]\t= { \".pll6_250\", \".pll5_250\" };\nstatic const char * const sel_shdi[] = { \".clk_533\", \".clk_400\", \".clk_266\" };\nstatic const char * const sel_gpu2[] = { \".pll6\", \".pll3_div2_2\" };\n\nstatic const struct {\n\tstruct cpg_core_clk common[56];\n#ifdef CONFIG_CLK_R9A07G054\n\tstruct cpg_core_clk drp[0];\n#endif\n} core_clks __initconst = {\n\t.common = {\n\t\t \n\t\tDEF_INPUT(\"extal\", CLK_EXTAL),\n\n\t\t \n\t\tDEF_FIXED(\".osc\", R9A07G044_OSCCLK, CLK_EXTAL, 1, 1),\n\t\tDEF_FIXED(\".osc_div1000\", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000),\n\t\tDEF_SAMPLL(\".pll1\", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)),\n\t\tDEF_FIXED(\".pll2\", CLK_PLL2, CLK_EXTAL, 200, 3),\n\t\tDEF_FIXED(\".pll2_533\", CLK_PLL2_533, CLK_PLL2, 1, 3),\n\t\tDEF_FIXED(\".pll3\", CLK_PLL3, CLK_EXTAL, 200, 3),\n\t\tDEF_FIXED(\".pll3_400\", CLK_PLL3_400, CLK_PLL3, 1, 4),\n\t\tDEF_FIXED(\".pll3_533\", CLK_PLL3_533, CLK_PLL3, 1, 3),\n\n\t\tDEF_FIXED(\".pll5\", CLK_PLL5, CLK_EXTAL, 125, 1),\n\t\tDEF_FIXED(\".pll5_fout3\", CLK_PLL5_FOUT3, CLK_PLL5, 1, 6),\n\n\t\tDEF_FIXED(\".pll6\", CLK_PLL6, CLK_EXTAL, 125, 6),\n\n\t\tDEF_FIXED(\".pll2_div2\", CLK_PLL2_DIV2, CLK_PLL2, 1, 2),\n\t\tDEF_FIXED(\".clk_800\", CLK_PLL2_800, CLK_PLL2, 1, 2),\n\t\tDEF_FIXED(\".clk_533\", CLK_PLL2_SDHI_533, CLK_PLL2, 1, 3),\n\t\tDEF_FIXED(\".clk_400\", CLK_PLL2_SDHI_400, CLK_PLL2_800, 1, 2),\n\t\tDEF_FIXED(\".clk_266\", CLK_PLL2_SDHI_266, CLK_PLL2_SDHI_533, 1, 2),\n\n\t\tDEF_FIXED(\".pll2_div2_8\", CLK_PLL2_DIV2_8, CLK_PLL2_DIV2, 1, 8),\n\t\tDEF_FIXED(\".pll2_div2_10\", CLK_PLL2_DIV2_10, CLK_PLL2_DIV2, 1, 10),\n\n\t\tDEF_FIXED(\".pll2_533_div2\", CLK_PLL2_533_DIV2, CLK_PLL2_533, 1, 2),\n\n\t\tDEF_FIXED(\".pll3_div2\", CLK_PLL3_DIV2, CLK_PLL3, 1, 2),\n\t\tDEF_FIXED(\".pll3_div2_2\", CLK_PLL3_DIV2_2, CLK_PLL3_DIV2, 1, 2),\n\t\tDEF_FIXED(\".pll3_div2_4\", CLK_PLL3_DIV2_4, CLK_PLL3_DIV2, 1, 4),\n\t\tDEF_FIXED(\".pll3_div2_4_2\", CLK_PLL3_DIV2_4_2, CLK_PLL3_DIV2_4, 1, 2),\n\t\tDEF_MUX_RO(\".sel_pll3_3\", CLK_SEL_PLL3_3, SEL_PLL3_3, sel_pll3_3),\n\t\tDEF_DIV(\"divpl3c\", CLK_DIV_PLL3_C, CLK_SEL_PLL3_3, DIVPL3C, dtable_1_32),\n\n\t\tDEF_FIXED(\".pll5_250\", CLK_PLL5_250, CLK_PLL5_FOUT3, 1, 2),\n\t\tDEF_FIXED(\".pll6_250\", CLK_PLL6_250, CLK_PLL6, 1, 2),\n\t\tDEF_MUX_RO(\".sel_gpu2\", CLK_SEL_GPU2, SEL_GPU2, sel_gpu2),\n\t\tDEF_PLL5_FOUTPOSTDIV(\".pll5_foutpostdiv\", CLK_PLL5_FOUTPOSTDIV, CLK_EXTAL),\n\t\tDEF_FIXED(\".pll5_fout1ph0\", CLK_PLL5_FOUT1PH0, CLK_PLL5_FOUTPOSTDIV, 1, 2),\n\t\tDEF_PLL5_4_MUX(\".sel_pll5_4\", CLK_SEL_PLL5_4, SEL_PLL5_4, sel_pll5_4),\n\t\tDEF_DIV(\".div_dsi_lpclk\", CLK_DIV_DSI_LPCLK, CLK_PLL2_533_DIV2,\n\t\t\tDIVDSILPCLK, dtable_16_128),\n\n\t\t \n\t\tDEF_DIV(\"I\", R9A07G044_CLK_I, CLK_PLL1, DIVPL1A, dtable_1_8),\n\t\tDEF_DIV(\"P0\", R9A07G044_CLK_P0, CLK_PLL2_DIV2_8, DIVPL2A, dtable_1_32),\n\t\tDEF_FIXED(\"P0_DIV2\", R9A07G044_CLK_P0_DIV2, R9A07G044_CLK_P0, 1, 2),\n\t\tDEF_FIXED(\"TSU\", R9A07G044_CLK_TSU, CLK_PLL2_DIV2_10, 1, 1),\n\t\tDEF_DIV(\"P1\", R9A07G044_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3B, dtable_1_32),\n\t\tDEF_FIXED(\"P1_DIV2\", CLK_P1_DIV2, R9A07G044_CLK_P1, 1, 2),\n\t\tDEF_DIV(\"P2\", R9A07G044_CLK_P2, CLK_PLL3_DIV2_4_2, DIVPL3A, dtable_1_32),\n\t\tDEF_FIXED(\"M0\", R9A07G044_CLK_M0, CLK_PLL3_DIV2_4, 1, 1),\n\t\tDEF_FIXED(\"ZT\", R9A07G044_CLK_ZT, CLK_PLL3_DIV2_4_2, 1, 1),\n\t\tDEF_MUX(\"HP\", R9A07G044_CLK_HP, SEL_PLL6_2, sel_pll6_2),\n\t\tDEF_FIXED(\"SPI0\", R9A07G044_CLK_SPI0, CLK_DIV_PLL3_C, 1, 2),\n\t\tDEF_FIXED(\"SPI1\", R9A07G044_CLK_SPI1, CLK_DIV_PLL3_C, 1, 4),\n\t\tDEF_SD_MUX(\"SD0\", R9A07G044_CLK_SD0, SEL_SDHI0, sel_shdi),\n\t\tDEF_SD_MUX(\"SD1\", R9A07G044_CLK_SD1, SEL_SDHI1, sel_shdi),\n\t\tDEF_FIXED(\"SD0_DIV4\", CLK_SD0_DIV4, R9A07G044_CLK_SD0, 1, 4),\n\t\tDEF_FIXED(\"SD1_DIV4\", CLK_SD1_DIV4, R9A07G044_CLK_SD1, 1, 4),\n\t\tDEF_DIV(\"G\", R9A07G044_CLK_G, CLK_SEL_GPU2, DIVGPU, dtable_1_8),\n\t\tDEF_FIXED(\"M1\", R9A07G044_CLK_M1, CLK_PLL5_FOUTPOSTDIV, 1, 1),\n\t\tDEF_FIXED(\"M2\", R9A07G044_CLK_M2, CLK_PLL3_533, 1, 2),\n\t\tDEF_FIXED(\"M2_DIV2\", CLK_M2_DIV2, R9A07G044_CLK_M2, 1, 2),\n\t\tDEF_DSI_DIV(\"DSI_DIV\", CLK_DSI_DIV, CLK_SEL_PLL5_4, CLK_SET_RATE_PARENT),\n\t\tDEF_FIXED(\"M3\", R9A07G044_CLK_M3, CLK_DSI_DIV, 1, 1),\n\t\tDEF_FIXED(\"M4\", R9A07G044_CLK_M4, CLK_DIV_DSI_LPCLK, 1, 1),\n\t},\n#ifdef CONFIG_CLK_R9A07G054\n\t.drp = {\n\t},\n#endif\n};\n\nstatic const struct {\n\tstruct rzg2l_mod_clk common[79];\n#ifdef CONFIG_CLK_R9A07G054\n\tstruct rzg2l_mod_clk drp[0];\n#endif\n} mod_clks = {\n\t.common = {\n\t\tDEF_MOD(\"gic\",\t\tR9A07G044_GIC600_GICCLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x514, 0),\n\t\tDEF_MOD(\"ia55_pclk\",\tR9A07G044_IA55_PCLK, R9A07G044_CLK_P2,\n\t\t\t\t\t0x518, 0),\n\t\tDEF_MOD(\"ia55_clk\",\tR9A07G044_IA55_CLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x518, 1),\n\t\tDEF_MOD(\"dmac_aclk\",\tR9A07G044_DMAC_ACLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x52c, 0),\n\t\tDEF_MOD(\"dmac_pclk\",\tR9A07G044_DMAC_PCLK, CLK_P1_DIV2,\n\t\t\t\t\t0x52c, 1),\n\t\tDEF_MOD(\"ostm0_pclk\",\tR9A07G044_OSTM0_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x534, 0),\n\t\tDEF_MOD(\"ostm1_pclk\",\tR9A07G044_OSTM1_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x534, 1),\n\t\tDEF_MOD(\"ostm2_pclk\",\tR9A07G044_OSTM2_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x534, 2),\n\t\tDEF_MOD(\"mtu_x_mck\",\tR9A07G044_MTU_X_MCK_MTU3, R9A07G044_CLK_P0,\n\t\t\t\t\t0x538, 0),\n\t\tDEF_MOD(\"gpt_pclk\",\tR9A07G044_GPT_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x540, 0),\n\t\tDEF_MOD(\"poeg_a_clkp\",\tR9A07G044_POEG_A_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x544, 0),\n\t\tDEF_MOD(\"poeg_b_clkp\",\tR9A07G044_POEG_B_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x544, 1),\n\t\tDEF_MOD(\"poeg_c_clkp\",\tR9A07G044_POEG_C_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x544, 2),\n\t\tDEF_MOD(\"poeg_d_clkp\",\tR9A07G044_POEG_D_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x544, 3),\n\t\tDEF_MOD(\"wdt0_pclk\",\tR9A07G044_WDT0_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x548, 0),\n\t\tDEF_MOD(\"wdt0_clk\",\tR9A07G044_WDT0_CLK, R9A07G044_OSCCLK,\n\t\t\t\t\t0x548, 1),\n\t\tDEF_MOD(\"wdt1_pclk\",\tR9A07G044_WDT1_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x548, 2),\n\t\tDEF_MOD(\"wdt1_clk\",\tR9A07G044_WDT1_CLK, R9A07G044_OSCCLK,\n\t\t\t\t\t0x548, 3),\n\t\tDEF_MOD(\"spi_clk2\",\tR9A07G044_SPI_CLK2, R9A07G044_CLK_SPI1,\n\t\t\t\t\t0x550, 0),\n\t\tDEF_MOD(\"spi_clk\",\tR9A07G044_SPI_CLK, R9A07G044_CLK_SPI0,\n\t\t\t\t\t0x550, 1),\n\t\tDEF_MOD(\"sdhi0_imclk\",\tR9A07G044_SDHI0_IMCLK, CLK_SD0_DIV4,\n\t\t\t\t\t0x554, 0),\n\t\tDEF_MOD(\"sdhi0_imclk2\",\tR9A07G044_SDHI0_IMCLK2, CLK_SD0_DIV4,\n\t\t\t\t\t0x554, 1),\n\t\tDEF_MOD(\"sdhi0_clk_hs\",\tR9A07G044_SDHI0_CLK_HS, R9A07G044_CLK_SD0,\n\t\t\t\t\t0x554, 2),\n\t\tDEF_MOD(\"sdhi0_aclk\",\tR9A07G044_SDHI0_ACLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x554, 3),\n\t\tDEF_MOD(\"sdhi1_imclk\",\tR9A07G044_SDHI1_IMCLK, CLK_SD1_DIV4,\n\t\t\t\t\t0x554, 4),\n\t\tDEF_MOD(\"sdhi1_imclk2\",\tR9A07G044_SDHI1_IMCLK2, CLK_SD1_DIV4,\n\t\t\t\t\t0x554, 5),\n\t\tDEF_MOD(\"sdhi1_clk_hs\",\tR9A07G044_SDHI1_CLK_HS, R9A07G044_CLK_SD1,\n\t\t\t\t\t0x554, 6),\n\t\tDEF_MOD(\"sdhi1_aclk\",\tR9A07G044_SDHI1_ACLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x554, 7),\n\t\tDEF_MOD(\"gpu_clk\",\tR9A07G044_GPU_CLK, R9A07G044_CLK_G,\n\t\t\t\t\t0x558, 0),\n\t\tDEF_MOD(\"gpu_axi_clk\",\tR9A07G044_GPU_AXI_CLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x558, 1),\n\t\tDEF_MOD(\"gpu_ace_clk\",\tR9A07G044_GPU_ACE_CLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x558, 2),\n\t\tDEF_MOD(\"cru_sysclk\",   R9A07G044_CRU_SYSCLK, CLK_M2_DIV2,\n\t\t\t\t\t0x564, 0),\n\t\tDEF_MOD(\"cru_vclk\",     R9A07G044_CRU_VCLK, R9A07G044_CLK_M2,\n\t\t\t\t\t0x564, 1),\n\t\tDEF_MOD(\"cru_pclk\",     R9A07G044_CRU_PCLK, R9A07G044_CLK_ZT,\n\t\t\t\t\t0x564, 2),\n\t\tDEF_MOD(\"cru_aclk\",     R9A07G044_CRU_ACLK, R9A07G044_CLK_M0,\n\t\t\t\t\t0x564, 3),\n\t\tDEF_MOD(\"dsi_pll_clk\",\tR9A07G044_MIPI_DSI_PLLCLK, R9A07G044_CLK_M1,\n\t\t\t\t\t0x568, 0),\n\t\tDEF_MOD(\"dsi_sys_clk\",\tR9A07G044_MIPI_DSI_SYSCLK, CLK_M2_DIV2,\n\t\t\t\t\t0x568, 1),\n\t\tDEF_MOD(\"dsi_aclk\",\tR9A07G044_MIPI_DSI_ACLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x568, 2),\n\t\tDEF_MOD(\"dsi_pclk\",\tR9A07G044_MIPI_DSI_PCLK, R9A07G044_CLK_P2,\n\t\t\t\t\t0x568, 3),\n\t\tDEF_MOD(\"dsi_vclk\",\tR9A07G044_MIPI_DSI_VCLK, R9A07G044_CLK_M3,\n\t\t\t\t\t0x568, 4),\n\t\tDEF_MOD(\"dsi_lpclk\",\tR9A07G044_MIPI_DSI_LPCLK, R9A07G044_CLK_M4,\n\t\t\t\t\t0x568, 5),\n\t\tDEF_COUPLED(\"lcdc_a\",\tR9A07G044_LCDC_CLK_A, R9A07G044_CLK_M0,\n\t\t\t\t\t0x56c, 0),\n\t\tDEF_COUPLED(\"lcdc_p\",\tR9A07G044_LCDC_CLK_P, R9A07G044_CLK_ZT,\n\t\t\t\t\t0x56c, 0),\n\t\tDEF_MOD(\"lcdc_clk_d\",\tR9A07G044_LCDC_CLK_D, R9A07G044_CLK_M3,\n\t\t\t\t\t0x56c, 1),\n\t\tDEF_MOD(\"ssi0_pclk\",\tR9A07G044_SSI0_PCLK2, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 0),\n\t\tDEF_MOD(\"ssi0_sfr\",\tR9A07G044_SSI0_PCLK_SFR, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 1),\n\t\tDEF_MOD(\"ssi1_pclk\",\tR9A07G044_SSI1_PCLK2, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 2),\n\t\tDEF_MOD(\"ssi1_sfr\",\tR9A07G044_SSI1_PCLK_SFR, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 3),\n\t\tDEF_MOD(\"ssi2_pclk\",\tR9A07G044_SSI2_PCLK2, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 4),\n\t\tDEF_MOD(\"ssi2_sfr\",\tR9A07G044_SSI2_PCLK_SFR, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 5),\n\t\tDEF_MOD(\"ssi3_pclk\",\tR9A07G044_SSI3_PCLK2, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 6),\n\t\tDEF_MOD(\"ssi3_sfr\",\tR9A07G044_SSI3_PCLK_SFR, R9A07G044_CLK_P0,\n\t\t\t\t\t0x570, 7),\n\t\tDEF_MOD(\"usb0_host\",\tR9A07G044_USB_U2H0_HCLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x578, 0),\n\t\tDEF_MOD(\"usb1_host\",\tR9A07G044_USB_U2H1_HCLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x578, 1),\n\t\tDEF_MOD(\"usb0_func\",\tR9A07G044_USB_U2P_EXR_CPUCLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x578, 2),\n\t\tDEF_MOD(\"usb_pclk\",\tR9A07G044_USB_PCLK, R9A07G044_CLK_P1,\n\t\t\t\t\t0x578, 3),\n\t\tDEF_COUPLED(\"eth0_axi\",\tR9A07G044_ETH0_CLK_AXI, R9A07G044_CLK_M0,\n\t\t\t\t\t0x57c, 0),\n\t\tDEF_COUPLED(\"eth0_chi\",\tR9A07G044_ETH0_CLK_CHI, R9A07G044_CLK_ZT,\n\t\t\t\t\t0x57c, 0),\n\t\tDEF_COUPLED(\"eth1_axi\",\tR9A07G044_ETH1_CLK_AXI, R9A07G044_CLK_M0,\n\t\t\t\t\t0x57c, 1),\n\t\tDEF_COUPLED(\"eth1_chi\",\tR9A07G044_ETH1_CLK_CHI, R9A07G044_CLK_ZT,\n\t\t\t\t\t0x57c, 1),\n\t\tDEF_MOD(\"i2c0\",\t\tR9A07G044_I2C0_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x580, 0),\n\t\tDEF_MOD(\"i2c1\",\t\tR9A07G044_I2C1_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x580, 1),\n\t\tDEF_MOD(\"i2c2\",\t\tR9A07G044_I2C2_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x580, 2),\n\t\tDEF_MOD(\"i2c3\",\t\tR9A07G044_I2C3_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x580, 3),\n\t\tDEF_MOD(\"scif0\",\tR9A07G044_SCIF0_CLK_PCK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x584, 0),\n\t\tDEF_MOD(\"scif1\",\tR9A07G044_SCIF1_CLK_PCK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x584, 1),\n\t\tDEF_MOD(\"scif2\",\tR9A07G044_SCIF2_CLK_PCK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x584, 2),\n\t\tDEF_MOD(\"scif3\",\tR9A07G044_SCIF3_CLK_PCK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x584, 3),\n\t\tDEF_MOD(\"scif4\",\tR9A07G044_SCIF4_CLK_PCK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x584, 4),\n\t\tDEF_MOD(\"sci0\",\t\tR9A07G044_SCI0_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x588, 0),\n\t\tDEF_MOD(\"sci1\",\t\tR9A07G044_SCI1_CLKP, R9A07G044_CLK_P0,\n\t\t\t\t\t0x588, 1),\n\t\tDEF_MOD(\"rspi0\",\tR9A07G044_RSPI0_CLKB, R9A07G044_CLK_P0,\n\t\t\t\t\t0x590, 0),\n\t\tDEF_MOD(\"rspi1\",\tR9A07G044_RSPI1_CLKB, R9A07G044_CLK_P0,\n\t\t\t\t\t0x590, 1),\n\t\tDEF_MOD(\"rspi2\",\tR9A07G044_RSPI2_CLKB, R9A07G044_CLK_P0,\n\t\t\t\t\t0x590, 2),\n\t\tDEF_MOD(\"canfd\",\tR9A07G044_CANFD_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x594, 0),\n\t\tDEF_MOD(\"gpio\",\t\tR9A07G044_GPIO_HCLK, R9A07G044_OSCCLK,\n\t\t\t\t\t0x598, 0),\n\t\tDEF_MOD(\"adc_adclk\",\tR9A07G044_ADC_ADCLK, R9A07G044_CLK_TSU,\n\t\t\t\t\t0x5a8, 0),\n\t\tDEF_MOD(\"adc_pclk\",\tR9A07G044_ADC_PCLK, R9A07G044_CLK_P0,\n\t\t\t\t\t0x5a8, 1),\n\t\tDEF_MOD(\"tsu_pclk\",\tR9A07G044_TSU_PCLK, R9A07G044_CLK_TSU,\n\t\t\t\t\t0x5ac, 0),\n\t},\n#ifdef CONFIG_CLK_R9A07G054\n\t.drp = {\n\t},\n#endif\n};\n\nstatic struct rzg2l_reset r9a07g044_resets[] = {\n\tDEF_RST(R9A07G044_GIC600_GICRESET_N, 0x814, 0),\n\tDEF_RST(R9A07G044_GIC600_DBG_GICRESET_N, 0x814, 1),\n\tDEF_RST(R9A07G044_IA55_RESETN, 0x818, 0),\n\tDEF_RST(R9A07G044_DMAC_ARESETN, 0x82c, 0),\n\tDEF_RST(R9A07G044_DMAC_RST_ASYNC, 0x82c, 1),\n\tDEF_RST(R9A07G044_OSTM0_PRESETZ, 0x834, 0),\n\tDEF_RST(R9A07G044_OSTM1_PRESETZ, 0x834, 1),\n\tDEF_RST(R9A07G044_OSTM2_PRESETZ, 0x834, 2),\n\tDEF_RST(R9A07G044_MTU_X_PRESET_MTU3, 0x838, 0),\n\tDEF_RST(R9A07G044_GPT_RST_C, 0x840, 0),\n\tDEF_RST(R9A07G044_POEG_A_RST, 0x844, 0),\n\tDEF_RST(R9A07G044_POEG_B_RST, 0x844, 1),\n\tDEF_RST(R9A07G044_POEG_C_RST, 0x844, 2),\n\tDEF_RST(R9A07G044_POEG_D_RST, 0x844, 3),\n\tDEF_RST(R9A07G044_WDT0_PRESETN, 0x848, 0),\n\tDEF_RST(R9A07G044_WDT1_PRESETN, 0x848, 1),\n\tDEF_RST(R9A07G044_SPI_RST, 0x850, 0),\n\tDEF_RST(R9A07G044_SDHI0_IXRST, 0x854, 0),\n\tDEF_RST(R9A07G044_SDHI1_IXRST, 0x854, 1),\n\tDEF_RST(R9A07G044_GPU_RESETN, 0x858, 0),\n\tDEF_RST(R9A07G044_GPU_AXI_RESETN, 0x858, 1),\n\tDEF_RST(R9A07G044_GPU_ACE_RESETN, 0x858, 2),\n\tDEF_RST(R9A07G044_CRU_CMN_RSTB, 0x864, 0),\n\tDEF_RST(R9A07G044_CRU_PRESETN, 0x864, 1),\n\tDEF_RST(R9A07G044_CRU_ARESETN, 0x864, 2),\n\tDEF_RST(R9A07G044_MIPI_DSI_CMN_RSTB, 0x868, 0),\n\tDEF_RST(R9A07G044_MIPI_DSI_ARESET_N, 0x868, 1),\n\tDEF_RST(R9A07G044_MIPI_DSI_PRESET_N, 0x868, 2),\n\tDEF_RST(R9A07G044_LCDC_RESET_N, 0x86c, 0),\n\tDEF_RST(R9A07G044_SSI0_RST_M2_REG, 0x870, 0),\n\tDEF_RST(R9A07G044_SSI1_RST_M2_REG, 0x870, 1),\n\tDEF_RST(R9A07G044_SSI2_RST_M2_REG, 0x870, 2),\n\tDEF_RST(R9A07G044_SSI3_RST_M2_REG, 0x870, 3),\n\tDEF_RST(R9A07G044_USB_U2H0_HRESETN, 0x878, 0),\n\tDEF_RST(R9A07G044_USB_U2H1_HRESETN, 0x878, 1),\n\tDEF_RST(R9A07G044_USB_U2P_EXL_SYSRST, 0x878, 2),\n\tDEF_RST(R9A07G044_USB_PRESETN, 0x878, 3),\n\tDEF_RST(R9A07G044_ETH0_RST_HW_N, 0x87c, 0),\n\tDEF_RST(R9A07G044_ETH1_RST_HW_N, 0x87c, 1),\n\tDEF_RST(R9A07G044_I2C0_MRST, 0x880, 0),\n\tDEF_RST(R9A07G044_I2C1_MRST, 0x880, 1),\n\tDEF_RST(R9A07G044_I2C2_MRST, 0x880, 2),\n\tDEF_RST(R9A07G044_I2C3_MRST, 0x880, 3),\n\tDEF_RST(R9A07G044_SCIF0_RST_SYSTEM_N, 0x884, 0),\n\tDEF_RST(R9A07G044_SCIF1_RST_SYSTEM_N, 0x884, 1),\n\tDEF_RST(R9A07G044_SCIF2_RST_SYSTEM_N, 0x884, 2),\n\tDEF_RST(R9A07G044_SCIF3_RST_SYSTEM_N, 0x884, 3),\n\tDEF_RST(R9A07G044_SCIF4_RST_SYSTEM_N, 0x884, 4),\n\tDEF_RST(R9A07G044_SCI0_RST, 0x888, 0),\n\tDEF_RST(R9A07G044_SCI1_RST, 0x888, 1),\n\tDEF_RST(R9A07G044_RSPI0_RST, 0x890, 0),\n\tDEF_RST(R9A07G044_RSPI1_RST, 0x890, 1),\n\tDEF_RST(R9A07G044_RSPI2_RST, 0x890, 2),\n\tDEF_RST(R9A07G044_CANFD_RSTP_N, 0x894, 0),\n\tDEF_RST(R9A07G044_CANFD_RSTC_N, 0x894, 1),\n\tDEF_RST(R9A07G044_GPIO_RSTN, 0x898, 0),\n\tDEF_RST(R9A07G044_GPIO_PORT_RESETN, 0x898, 1),\n\tDEF_RST(R9A07G044_GPIO_SPARE_RESETN, 0x898, 2),\n\tDEF_RST(R9A07G044_ADC_PRESETN, 0x8a8, 0),\n\tDEF_RST(R9A07G044_ADC_ADRST_N, 0x8a8, 1),\n\tDEF_RST(R9A07G044_TSU_PRESETN, 0x8ac, 0),\n};\n\nstatic const unsigned int r9a07g044_crit_mod_clks[] __initconst = {\n\tMOD_CLK_BASE + R9A07G044_GIC600_GICCLK,\n\tMOD_CLK_BASE + R9A07G044_IA55_CLK,\n\tMOD_CLK_BASE + R9A07G044_DMAC_ACLK,\n};\n\nstatic const unsigned int r9a07g044_no_pm_mod_clks[] = {\n\tMOD_CLK_BASE + R9A07G044_CRU_SYSCLK,\n\tMOD_CLK_BASE + R9A07G044_CRU_VCLK,\n};\n\n#ifdef CONFIG_CLK_R9A07G044\nconst struct rzg2l_cpg_info r9a07g044_cpg_info = {\n\t \n\t.core_clks = core_clks.common,\n\t.num_core_clks = ARRAY_SIZE(core_clks.common),\n\t.last_dt_core_clk = LAST_DT_CORE_CLK,\n\t.num_total_core_clks = MOD_CLK_BASE,\n\n\t \n\t.crit_mod_clks = r9a07g044_crit_mod_clks,\n\t.num_crit_mod_clks = ARRAY_SIZE(r9a07g044_crit_mod_clks),\n\n\t \n\t.mod_clks = mod_clks.common,\n\t.num_mod_clks = ARRAY_SIZE(mod_clks.common),\n\t.num_hw_mod_clks = R9A07G044_TSU_PCLK + 1,\n\n\t \n\t.no_pm_mod_clks = r9a07g044_no_pm_mod_clks,\n\t.num_no_pm_mod_clks = ARRAY_SIZE(r9a07g044_no_pm_mod_clks),\n\n\t \n\t.resets = r9a07g044_resets,\n\t.num_resets = R9A07G044_TSU_PRESETN + 1,  \n\n\t.has_clk_mon_regs = true,\n};\n#endif\n\n#ifdef CONFIG_CLK_R9A07G054\nconst struct rzg2l_cpg_info r9a07g054_cpg_info = {\n\t \n\t.core_clks = core_clks.common,\n\t.num_core_clks = ARRAY_SIZE(core_clks.common) + ARRAY_SIZE(core_clks.drp),\n\t.last_dt_core_clk = LAST_DT_CORE_CLK,\n\t.num_total_core_clks = MOD_CLK_BASE,\n\n\t \n\t.crit_mod_clks = r9a07g044_crit_mod_clks,\n\t.num_crit_mod_clks = ARRAY_SIZE(r9a07g044_crit_mod_clks),\n\n\t \n\t.mod_clks = mod_clks.common,\n\t.num_mod_clks = ARRAY_SIZE(mod_clks.common) + ARRAY_SIZE(mod_clks.drp),\n\t.num_hw_mod_clks = R9A07G054_STPAI_ACLK_DRP + 1,\n\n\t \n\t.no_pm_mod_clks = r9a07g044_no_pm_mod_clks,\n\t.num_no_pm_mod_clks = ARRAY_SIZE(r9a07g044_no_pm_mod_clks),\n\n\t \n\t.resets = r9a07g044_resets,\n\t.num_resets = R9A07G054_STPAI_ARESETN + 1,  \n\n\t.has_clk_mon_regs = true,\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}