Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Watch100.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Watch100.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Watch100"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Watch100
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\Switcher.v" into library work
Parsing module <Switcher>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\DividerForDynamicLighting.v" into library work
Parsing module <DividerForDynamicLighting>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\DividerForCounter.v" into library work
Parsing module <DividerForCounter>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\Decoder8.v" into library work
Parsing module <Decoder8>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\Counter100.v" into library work
Parsing module <Counter100>.
Analyzing Verilog file "C:\Code\Kosen\4th\Verilog\SevenSegDev\Watch100.v" into library work
Parsing module <Watch100>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Watch100>.

Elaborating module <DividerForCounter>.

Elaborating module <DividerForDynamicLighting>.

Elaborating module <Counter100>.
WARNING:HDLCompiler:413 - "C:\Code\Kosen\4th\Verilog\SevenSegDev\Counter100.v" Line 46: Result of 14-bit expression is truncated to fit in 4-bit target.

Elaborating module <Selector>.

Elaborating module <Decoder8>.

Elaborating module <Switcher>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Watch100>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\Watch100.v".
    Summary:
	no macro.
Unit <Watch100> synthesized.

Synthesizing Unit <DividerForCounter>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\DividerForCounter.v".
    Found 26-bit register for signal <CNT>.
    Found 1-bit register for signal <CEOUT>.
    Found 26-bit adder for signal <CNT[25]_GND_2_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <DividerForCounter> synthesized.

Synthesizing Unit <DividerForDynamicLighting>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\DividerForDynamicLighting.v".
    Found 15-bit register for signal <COUNT>.
    Found 1-bit register for signal <CEOUT>.
    Found 15-bit adder for signal <COUNT[14]_GND_3_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <DividerForDynamicLighting> synthesized.

Synthesizing Unit <Counter100>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\Counter100.v".
    Found 4-bit register for signal <CNT4>.
    Found 4-bit register for signal <CNT3>.
    Found 4-bit register for signal <CNT2>.
    Found 4-bit register for signal <CNT1>.
    Found 14-bit register for signal <CNT>.
    Found 14-bit adder for signal <CNT[13]_GND_4_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <Counter100> synthesized.

Synthesizing Unit <div_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_5_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_5_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_5_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_5_o_add_27_OUT[13:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_10u> synthesized.

Synthesizing Unit <div_14u_7u>.
    Related source file is "".
    Found 21-bit adder for signal <GND_6_o_b[6]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[6]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[6]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[6]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[6]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[6]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_27_OUT[13:0]> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_7u> synthesized.

Synthesizing Unit <mod_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <n0565> created at line 0.
    Found 18-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <n0569> created at line 0.
    Found 17-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <n0573> created at line 0.
    Found 16-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <n0577> created at line 0.
    Found 15-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <n0581> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <n0585> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <n0589> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <n0593> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <n0597> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <n0601> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <n0605> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <n0609> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <n0613> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <n0617> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <n0621> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_7_o_add_29_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_4u> synthesized.

Synthesizing Unit <div_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_8_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_27_OUT[13:0]> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_4u> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\Selector.v".
    Found 2-bit register for signal <TEMP>.
    Found 4-bit register for signal <CNT>.
    Found 2-bit adder for signal <TEMP[1]_GND_9_o_add_10_OUT> created at line 54.
    Found 4-bit 4-to-1 multiplexer for signal <CNT[3]_CNT3_TMP[3]_mux_8_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Selector> synthesized.

Synthesizing Unit <Decoder8>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\Decoder8.v".
    Found 16x8-bit Read Only RAM for signal <DOUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder8> synthesized.

Synthesizing Unit <Switcher>.
    Related source file is "C:\Code\Kosen\4th\Verilog\SevenSegDev\Switcher.v".
    Found 1-bit register for signal <D4>.
    Found 1-bit register for signal <D2>.
    Found 1-bit register for signal <D3>.
    Found 2-bit register for signal <COUNT>.
    Found 1-bit register for signal <D1>.
    Found 2-bit adder for signal <COUNT[1]_GND_11_o_add_5_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <Switcher> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 137
 14-bit adder                                          : 88
 15-bit adder                                          : 10
 16-bit adder                                          : 9
 17-bit adder                                          : 9
 18-bit adder                                          : 9
 19-bit adder                                          : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 16
 1-bit register                                        : 6
 14-bit register                                       : 1
 15-bit register                                       : 1
 2-bit register                                        : 2
 26-bit register                                       : 1
 4-bit register                                        : 5
# Comparators                                          : 90
 14-bit comparator lessequal                           : 57
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1063
 1-bit 2-to-1 multiplexer                              : 1050
 14-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter100>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
Unit <Counter100> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder8>.
INFO:Xst:3231 - The small RAM <Mram_DOUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIN>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
Unit <Decoder8> synthesized (advanced).

Synthesizing (advanced) Unit <DividerForCounter>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
Unit <DividerForCounter> synthesized (advanced).

Synthesizing (advanced) Unit <DividerForDynamicLighting>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DividerForDynamicLighting> synthesized (advanced).

Synthesizing (advanced) Unit <Selector>.
The following registers are absorbed into counter <TEMP>: 1 register on signal <TEMP>.
Unit <Selector> synthesized (advanced).

Synthesizing (advanced) Unit <Switcher>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <Switcher> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 87
 14-bit adder                                          : 42
 14-bit adder carry in                                 : 42
 4-bit adder carry in                                  : 3
# Counters                                             : 5
 14-bit up counter                                     : 1
 15-bit up counter                                     : 1
 2-bit up counter                                      : 2
 26-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 90
 14-bit comparator lessequal                           : 57
 15-bit comparator lessequal                           : 6
 16-bit comparator lessequal                           : 6
 17-bit comparator lessequal                           : 6
 18-bit comparator lessequal                           : 6
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
# Multiplexers                                         : 1063
 1-bit 2-to-1 multiplexer                              : 1050
 14-bit 2-to-1 multiplexer                             : 9
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Watch100> ...

Optimizing unit <Counter100> ...

Optimizing unit <mod_14u_4u> ...

Optimizing unit <Switcher> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Watch100, actual ratio is 13.
FlipFlop C100/CNT_10 has been replicated 3 time(s)
FlipFlop C100/CNT_11 has been replicated 2 time(s)
FlipFlop C100/CNT_12 has been replicated 3 time(s)
FlipFlop C100/CNT_13 has been replicated 3 time(s)
FlipFlop C100/CNT_7 has been replicated 2 time(s)
FlipFlop C100/CNT_8 has been replicated 2 time(s)
FlipFlop C100/CNT_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Watch100.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1470
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 53
#      LUT2                        : 33
#      LUT3                        : 45
#      LUT4                        : 74
#      LUT5                        : 143
#      LUT6                        : 625
#      MUXCY                       : 219
#      MUXF7                       : 22
#      VCC                         : 1
#      XORCY                       : 239
# FlipFlops/Latches                : 102
#      FD                          : 20
#      FDE                         : 5
#      FDR                         : 77
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  11440     0%  
 Number of Slice LUTs:                  988  out of   5720    17%  
    Number used as Logic:               988  out of   5720    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1013
   Number with an unused Flip Flop:     911  out of   1013    89%  
   Number with an unused LUT:            25  out of   1013     2%  
   Number of fully used LUT-FF pairs:    77  out of   1013     7%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 43    |
DFDL/CEOUT                         | NONE(SEL/CNT_3)        | 12    |
DFC/CEOUT                          | BUFG                   | 47    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 21.143ns (Maximum Frequency: 47.296MHz)
   Minimum input arrival time before clock: 3.289ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.245ns (frequency: 190.642MHz)
  Total number of paths / destination ports: 1415 / 86
-------------------------------------------------------------------------
Delay:               5.245ns (Levels of Logic = 2)
  Source:            DFC/CNT_13 (FF)
  Destination:       DFC/CNT_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DFC/CNT_13 to DFC/CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  DFC/CNT_13 (DFC/CNT_13)
     LUT6:I0->O            1   0.254   1.137  DFC/GND_2_o_GND_2_o_equal_2_o<25>1 (DFC/GND_2_o_GND_2_o_equal_2_o<25>)
     LUT6:I0->O           27   0.254   1.435  DFC/GND_2_o_GND_2_o_equal_2_o<25>5 (DFC/GND_2_o_GND_2_o_equal_2_o)
     FDR:R                     0.459          DFC/CNT_0
    ----------------------------------------
    Total                      5.245ns (1.492ns logic, 3.753ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DFDL/CEOUT'
  Clock period: 3.043ns (frequency: 328.623MHz)
  Total number of paths / destination ports: 35 / 20
-------------------------------------------------------------------------
Delay:               3.043ns (Levels of Logic = 1)
  Source:            SW/COUNT_1 (FF)
  Destination:       SW/COUNT_1 (FF)
  Source Clock:      DFDL/CEOUT rising
  Destination Clock: DFDL/CEOUT rising

  Data Path: SW/COUNT_1 to SW/COUNT_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.084  SW/COUNT_1 (SW/COUNT_1)
     LUT2:I0->O            2   0.250   0.725  SW/COUNT[1]_PWR_11_o_equal_5_o<1>1 (SW/COUNT[1]_PWR_11_o_equal_5_o)
     FDR:R                     0.459          SW/COUNT_0
    ----------------------------------------
    Total                      3.043ns (1.234ns logic, 1.809ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DFC/CEOUT'
  Clock period: 21.143ns (frequency: 47.296MHz)
  Total number of paths / destination ports: 2756190475 / 47
-------------------------------------------------------------------------
Delay:               21.143ns (Levels of Logic = 21)
  Source:            C100/CNT_12_1 (FF)
  Destination:       C100/CNT2_3 (FF)
  Source Clock:      DFC/CEOUT rising
  Destination Clock: DFC/CEOUT rising

  Data Path: C100/CNT_12_1 to C100/CNT2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   1.234  C100/CNT_12_1 (C100/CNT_12_1)
     LUT5:I0->O           12   0.254   1.177  C100/CNT[13]_PWR_4_o_div_7/Mmux_a[0]_a[13]_MUX_1097_o121 (C100/CNT[13]_PWR_4_o_div_7/a[11]_a[13]_MUX_1086_o)
     LUT6:I4->O           14   0.250   1.126  C100/CNT[13]_PWR_4_o_div_7_OUT<6>11 (C100/CNT[13]_PWR_4_o_div_7_OUT<6>)
     MUXCY:DI->O           1   0.181   0.000  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_17_OUT_Madd_cy<6> (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_17_OUT_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_17_OUT_Madd_cy<7> (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_17_OUT_Madd_cy<7>)
     XORCY:CI->O           6   0.206   0.876  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_17_OUT_Madd_xor<8> (C100/CNT[13]_PWR_4_o_mod_8/a[13]_GND_7_o_add_17_OUT<8>)
     LUT5:I4->O            6   0.254   0.875  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[8]_a[13]_MUX_897_o11 (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_lut<8>)
     MUXCY:DI->O           1   0.181   0.000  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_cy<8> (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_cy<9> (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_cy<9>)
     XORCY:CI->O          11   0.206   1.039  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_19_OUT_Madd_xor<10> (C100/CNT[13]_PWR_4_o_mod_8/a[13]_GND_7_o_add_19_OUT<10>)
     LUT6:I5->O           15   0.254   1.155  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[10]_a[13]_MUX_909_o11 (C100/CNT[13]_PWR_4_o_mod_8/a[10]_a[13]_MUX_909_o)
     LUT6:I5->O            1   0.254   0.790  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[10]_a[13]_MUX_923_o11_SW0 (N904)
     LUT6:I4->O           13   0.250   1.098  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[10]_a[13]_MUX_923_o11 (C100/CNT[13]_PWR_4_o_mod_8/a[10]_a[13]_MUX_923_o)
     LUT5:I4->O           10   0.254   1.008  C100/CNT[13]_PWR_4_o_mod_8/BUS_0012_INV_713_o2_SW0_1 (C100/CNT[13]_PWR_4_o_mod_8/BUS_0012_INV_713_o2_SW0)
     LUT6:I5->O            7   0.254   1.340  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[6]_a[13]_MUX_941_o11 (C100/CNT[13]_PWR_4_o_mod_8/a[6]_a[13]_MUX_941_o)
     LUT6:I1->O           16   0.254   1.182  C100/CNT[13]_PWR_4_o_mod_8/BUS_0013_INV_728_o2_SW0 (N38)
     LUT6:I5->O            7   0.254   0.909  C100/CNT[13]_PWR_4_o_mod_8/Mmux_a[0]_a[13]_MUX_961_o131 (C100/CNT[13]_PWR_4_o_mod_8/a[3]_a[13]_MUX_958_o)
     MUXCY:DI->O           1   0.181   0.000  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_27_OUT_Madd_cy<3> (C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_27_OUT_Madd_cy<3>)
     XORCY:CI->O           3   0.206   0.874  C100/CNT[13]_PWR_4_o_mod_8/Madd_a[13]_GND_7_o_add_27_OUT_Madd_xor<4> (C100/CNT[13]_PWR_4_o_mod_8/a[13]_GND_7_o_add_27_OUT<4>)
     LUT5:I3->O            1   0.250   0.682  C100/CNT[13]_PWR_4_o_mod_8/BUS_0015_INV_758_o25_SW0 (N789)
     LUT6:I5->O            1   0.254   0.682  C100/CNT[13]_PWR_4_o_mod_8/Mmux_o41_SW1 (N520)
     LUT6:I5->O            1   0.254   0.000  C100/CNT[13]_PWR_4_o_mod_8/Mmux_o41 (C100/CNT[13]_PWR_4_o_mod_8_OUT<3>)
     FD:D                      0.074          C100/CNT2_3
    ----------------------------------------
    Total                     21.143ns (5.096ns logic, 16.047ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DFC/CEOUT'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.289ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       C100/CNT_13 (FF)
  Destination Clock: DFC/CEOUT rising

  Data Path: RESET to C100/CNT_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.328   1.502  RESET_IBUF (RESET_IBUF)
     FDR:R                     0.459          C100/CNT_0
    ----------------------------------------
    Total                      3.289ns (1.787ns logic, 1.502ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DFDL/CEOUT'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            SEL/CNT_2 (FF)
  Destination:       DOUT<6> (PAD)
  Source Clock:      DFDL/CEOUT rising

  Data Path: SEL/CNT_2 to DOUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.186  SEL/CNT_2 (SEL/CNT_2)
     LUT4:I0->O            1   0.254   0.681  DEC/Mram_DOUT61 (DOUT_6_OBUF)
     OBUF:I->O                 2.912          DOUT_6_OBUF (DOUT<6>)
    ----------------------------------------
    Total                      5.558ns (3.691ns logic, 1.867ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.245|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DFC/CEOUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DFC/CEOUT      |   21.143|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DFDL/CEOUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DFC/CEOUT      |    1.811|         |         |         |
DFDL/CEOUT     |    3.043|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.62 secs
 
--> 

Total memory usage is 4545648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

