

================================================================
== Vitis HLS Report for 'EphemeralSecretAgreement_A_1_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Tue May 20 14:34:40 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       64|       64|         3|          1|          1|    63|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 0, i6 %i" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 7 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i249"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_289 = load i6 %i" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 9 'load' 'i_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i_289, i6 63" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 10 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln40 = add i6 %i_289, i6 1" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 11 'add' 'add_ln40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.i249.split, void %fp2_encode.31.exit.exitStub" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 12 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i_289, i32 3, i32 5" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 13 'partselect' 'lshr_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i3 %lshr_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 14 'zext' 'zext_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t_i_addr = getelementptr i64 %t_i, i32 0, i32 %zext_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 15 'getelementptr' 't_i_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 16 'load' 't_i_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %lshr_ln42" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 17 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %zext_ln" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 18 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_i_addr_1 = getelementptr i64 %t_i, i32 0, i32 %zext_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 19 'getelementptr' 't_i_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%t_i_load_1 = load i4 %t_i_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 20 'load' 't_i_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln36 = store i6 %add_ln40, i6 %i" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 21 'store' 'store_ln36' <Predicate = (!icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load = load i4 %t_i_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 22 'load' 't_i_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/2] ( I:3.25ns O:3.25ns )   --->   "%t_i_load_1 = load i4 %t_i_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 23 'load' 't_i_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %i_289" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 24 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 25 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63" [src/sidh.c:36->src/sidh.c:277]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 27 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln42 = shl i6 %i_289, i6 3" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 28 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %shl_ln42" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 29 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (4.59ns)   --->   "%lshr_ln42_1 = lshr i64 %t_i_load, i64 %zext_ln42_1" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 30 'lshr' 'lshr_ln42_1' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %lshr_ln42_1" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 31 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %i_289" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 32 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%SharedSecretA_addr = getelementptr i8 %SharedSecretA, i32 0, i32 %zext_ln42_2" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 33 'getelementptr' 'SharedSecretA_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln42 = store i8 %trunc_ln42, i7 %SharedSecretA_addr" [src/sidh.c:42->src/sidh.c:277]   --->   Operation 34 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_3 : Operation 35 [1/1] (4.59ns)   --->   "%lshr_ln43 = lshr i64 %t_i_load_1, i64 %zext_ln42_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 35 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 36 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln43 = add i7 %zext_ln40, i7 63" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 37 'add' 'add_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i7 %add_ln43" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 38 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%SharedSecretA_addr_1 = getelementptr i8 %SharedSecretA, i32 0, i32 %zext_ln43_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 39 'getelementptr' 'SharedSecretA_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln43 = store i8 %trunc_ln43, i7 %SharedSecretA_addr_1" [src/sidh.c:43->src/sidh.c:277]   --->   Operation 40 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 126> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i249" [src/sidh.c:40->src/sidh.c:277]   --->   Operation 41 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ SharedSecretA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
store_ln36             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_289                  (load             ) [ 0111]
icmp_ln40              (icmp             ) [ 0110]
add_ln40               (add              ) [ 0000]
br_ln40                (br               ) [ 0000]
lshr_ln42              (partselect       ) [ 0000]
zext_ln42              (zext             ) [ 0000]
t_i_addr               (getelementptr    ) [ 0110]
zext_ln                (bitconcatenate   ) [ 0000]
zext_ln43              (zext             ) [ 0000]
t_i_addr_1             (getelementptr    ) [ 0110]
store_ln36             (store            ) [ 0000]
t_i_load               (load             ) [ 0101]
t_i_load_1             (load             ) [ 0101]
zext_ln40              (zext             ) [ 0000]
specpipeline_ln36      (specpipeline     ) [ 0000]
speclooptripcount_ln36 (speclooptripcount) [ 0000]
specloopname_ln40      (specloopname     ) [ 0000]
shl_ln42               (shl              ) [ 0000]
zext_ln42_1            (zext             ) [ 0000]
lshr_ln42_1            (lshr             ) [ 0000]
trunc_ln42             (trunc            ) [ 0000]
zext_ln42_2            (zext             ) [ 0000]
SharedSecretA_addr     (getelementptr    ) [ 0000]
store_ln42             (store            ) [ 0000]
lshr_ln43              (lshr             ) [ 0000]
trunc_ln43             (trunc            ) [ 0000]
add_ln43               (add              ) [ 0000]
zext_ln43_1            (zext             ) [ 0000]
SharedSecretA_addr_1   (getelementptr    ) [ 0000]
store_ln43             (store            ) [ 0000]
br_ln40                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_i"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SharedSecretA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SharedSecretA"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="t_i_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_i_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="64" slack="1"/>
<pin id="61" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_i_load/1 t_i_load_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="t_i_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_i_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="SharedSecretA_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SharedSecretA_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="7" slack="0"/>
<pin id="84" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="86" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/3 store_ln43/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="SharedSecretA_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SharedSecretA_addr_1/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln36_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_289_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_289/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln40_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln40_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lshr_ln42_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="6" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln42/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln42_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln43_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln36_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln40_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="2"/>
<pin id="151" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln42_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="2"/>
<pin id="154" dir="0" index="1" bw="3" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln42_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lshr_ln42_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42_1/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln42_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln42_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="2"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="lshr_ln43_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln43/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln43_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln43_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln43_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_289_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="2"/>
<pin id="205" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i_289 "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln40_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="214" class="1005" name="t_i_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_i_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="t_i_addr_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_i_addr_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="t_i_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="t_i_load_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_i_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="71" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="101" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="116" pin="4"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="148"><net_src comp="110" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="152" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="78" pin=4"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="179"><net_src comp="157" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="175" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="189"><net_src comp="149" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="199"><net_src comp="42" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="206"><net_src comp="101" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="213"><net_src comp="104" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="46" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="222"><net_src comp="63" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="227"><net_src comp="53" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="232"><net_src comp="53" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="175" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SharedSecretA | {3 }
 - Input state : 
	Port: EphemeralSecretAgreement_A.1_Pipeline_VITIS_LOOP_40_1 : t_i | {1 2 }
  - Chain level:
	State 1
		store_ln36 : 1
		i_289 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		lshr_ln42 : 2
		zext_ln42 : 3
		t_i_addr : 4
		t_i_load : 5
		zext_ln : 3
		zext_ln43 : 4
		t_i_addr_1 : 5
		t_i_load_1 : 6
		store_ln36 : 3
	State 2
	State 3
		lshr_ln42_1 : 1
		trunc_ln42 : 2
		SharedSecretA_addr : 1
		store_ln42 : 3
		lshr_ln43 : 1
		trunc_ln43 : 2
		add_ln43 : 1
		zext_ln43_1 : 2
		SharedSecretA_addr_1 : 3
		store_ln43 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   lshr   | lshr_ln42_1_fu_161 |    0    |   182   |
|          |  lshr_ln43_fu_175  |    0    |   182   |
|----------|--------------------|---------|---------|
|    add   |   add_ln40_fu_110  |    0    |    14   |
|          |   add_ln43_fu_185  |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln40_fu_104  |    0    |    14   |
|----------|--------------------|---------|---------|
|partselect|  lshr_ln42_fu_116  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln42_fu_126  |    0    |    0    |
|          |  zext_ln43_fu_139  |    0    |    0    |
|   zext   |  zext_ln40_fu_149  |    0    |    0    |
|          | zext_ln42_1_fu_157 |    0    |    0    |
|          | zext_ln42_2_fu_171 |    0    |    0    |
|          | zext_ln43_1_fu_191 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|   zext_ln_fu_131   |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |   shl_ln42_fu_152  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln42_fu_166 |    0    |    0    |
|          |  trunc_ln43_fu_180 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   406   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_289_reg_203  |    6   |
|     i_reg_196    |    6   |
| icmp_ln40_reg_210|    1   |
|t_i_addr_1_reg_219|    4   |
| t_i_addr_reg_214 |    4   |
|t_i_load_1_reg_229|   64   |
| t_i_load_reg_224 |   64   |
+------------------+--------+
|       Total      |   149  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   406  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   149  |   424  |
+-----------+--------+--------+--------+
