// Seed: 3719380986
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    output tri0 id_3,
    input  wire id_4,
    input  wor  id_5
    , id_7
);
  tri0 id_8;
  wire id_9;
  id_10(
      .id_0(id_0),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5(1),
      .id_6(id_3),
      .id_7(),
      .id_8(1)
  );
  always @(1 or id_7) id_8 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2
);
  logic [7:0] id_4, id_5;
  wire id_6 = id_4[1], id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0
  );
endmodule
