Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/UNIVERSITY/chengxu/vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 133165dfc691401d98ea3e47cfb5dacc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'arst_n' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/Driver_HDMI.v" Line 3. Module Driver_HDMI_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.clockdown
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.game
Compiling module xil_defaultlib.turn_to_rgb
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkprimitive="PLL")(1...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkprimitive="PLL",krs...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.Driver_HDMI_default
Compiling module xil_defaultlib.demo2
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
