# Hardware Policy Layer - Executive Summary

## Problem

The new generic peripheral APIs (Simple, Fluent, Expert) are platform-agnostic but need to access MCU-specific hardware registers. Each MCU family has different register layouts, making it impossible to write a single implementation that works across all platforms.

**Example:**
- **SAME70** UART uses: `CR`, `MR`, `BRGR`, `THR`, `RHR`
- **STM32F4** UART uses: `CR1`, `CR2`, `BRR`, `DR`

## Solution: Policy-Based Design

Inject hardware-specific behavior into generic APIs using **Hardware Policies**.

### Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Generic API (uart_simple.hpp) â”‚
â”‚   - Pin validation               â”‚
â”‚   - Signal routing               â”‚
â”‚   - Configuration logic          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚ uses
            â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Hardware Policy (generated)   â”‚
â”‚   - Register access              â”‚
â”‚   - Bitfield operations          â”‚
â”‚   - Clock configuration          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Benefits

âœ… **Separation of Concerns**: Generic logic vs hardware access
âœ… **Zero Overhead**: All inline, resolved at compile-time
âœ… **Testability**: Mock policies enable testing without hardware
âœ… **Maintainability**: Hardware changes isolated to policies
âœ… **Scalability**: One generic API supports all MCU families

## Code Examples

### 1. Hardware Policy (Generated)

```cpp
// hal/vendors/atmel/same70/uart_hardware_policy.hpp
template <uint32_t BASE_ADDR, uint32_t PERIPH_CLOCK_HZ>
struct Same70UartHardwarePolicy {
    static inline volatile UART0_Registers* hw() {
        #ifdef ALLOY_UART_MOCK_HW
            return ALLOY_UART_MOCK_HW();  // Test hook
        #else
            return reinterpret_cast<volatile UART0_Registers*>(BASE_ADDR);
        #endif
    }

    static void reset() {
        hw()->CR = uart::cr::RSTRX::mask | uart::cr::RSTTX::mask;
    }

    static void set_baudrate(uint32_t baud) {
        hw()->BRGR = PERIPH_CLOCK_HZ / (16 * baud);
    }

    // ... other methods
};
```

### 2. Generic API Using Policy

```cpp
// hal/api/uart_simple.hpp
template <PeripheralId PeriphId, typename HardwarePolicy>
class UartImpl {
public:
    template <typename TxPin, typename RxPin>
    static auto quick_setup(BaudRate baud) {
        // Generic pin validation
        static_assert(is_valid_tx_pin<TxPin>(), "Invalid TX pin");

        return SimpleUartConfig<TxPin, RxPin, HardwarePolicy>{
            PeriphId, baud, /* ... */
        };
    }
};

template <typename TxPin, typename RxPin, typename HardwarePolicy>
struct SimpleUartConfig {
    Result<void, ErrorCode> initialize() const {
        // Generic: Configure pins
        TxPin::configure_alternate_function(/* ... */);

        // Policy-specific: Configure hardware
        HardwarePolicy::reset();
        HardwarePolicy::set_baudrate(baudrate.value);
        HardwarePolicy::enable_tx();

        return Ok();
    }
};
```

### 3. User-Facing API (Platform-Specific Aliases)

```cpp
// platform/same70/peripherals.hpp
using Uart0 = hal::UartImpl<
    hal::PeripheralId::USART0,
    Same70UartHardwarePolicy<0x400E0800, 150000000>
>;

// User code:
auto config = Uart0::quick_setup<PinD3, PinD4>(BaudRate{115200});
config.initialize();
```

## Automatic Code Generation

Hardware policies are **auto-generated** from JSON metadata:

### Input: JSON Metadata

```json
{
  "family": "same70",
  "peripheral_name": "UART",
  "policy_methods": {
    "reset": {
      "return_type": "void",
      "code": "hw()->CR = uart::cr::RSTRX::mask;"
    },
    "set_baudrate": {
      "return_type": "void",
      "parameters": [{"name": "baud", "type": "uint32_t"}],
      "code": "hw()->BRGR = PERIPH_CLOCK_HZ / (16 * baud);"
    }
  }
}
```

### Output: Generated C++ Header

```cpp
template <uint32_t BASE_ADDR, uint32_t PERIPH_CLOCK_HZ>
struct Same70UartHardwarePolicy {
    static inline void reset() {
        hw()->CR = uart::cr::RSTRX::mask;
    }

    static inline void set_baudrate(uint32_t baud) {
        hw()->BRGR = PERIPH_CLOCK_HZ / (16 * baud);
    }
};
```

## Testing Strategy

### 1. Unit Tests (Mock-Based)

```cpp
// Mock registers for testing
static volatile UART0_Registers mock_registers;
#define ALLOY_UART_MOCK_HW() (&mock_registers)

TEST_CASE("UART Policy - Set Baudrate") {
    TestPolicy::set_baudrate(115200);
    REQUIRE(mock_registers.BRGR == 81);  // 150MHz / (16 * 115200)
}
```

### 2. Integration Tests

```cpp
TEST_CASE("UART Simple API - Initialize") {
    auto config = TestUart::quick_setup<MockTxPin, MockRxPin>(BaudRate{115200});
    REQUIRE(config.initialize().is_ok());

    // Verify hardware was configured
    REQUIRE(mock_registers.BRGR != 0);
}
```

### 3. Hardware Tests

```cpp
TEST_CASE("UART Hardware - Loopback") {
    auto uart = Uart0::quick_setup<PinD3, PinD4>(BaudRate{115200});
    uart.initialize();

    uart.write("TEST", 4);
    char buffer[4];
    uart.read(buffer, 4);

    REQUIRE(memcmp(buffer, "TEST", 4) == 0);
}
```

## File Organization

### Before (Messy)

```
src/hal/
â”œâ”€â”€ uart_simple.hpp
â”œâ”€â”€ uart_fluent.hpp
â”œâ”€â”€ spi_simple.hpp
â”œâ”€â”€ gpio.hpp
â””â”€â”€ ... (mixed files)
```

### After (Clean)

```
src/hal/
â”œâ”€â”€ concepts.hpp
â”œâ”€â”€ signals.hpp
â”œâ”€â”€ interface/          (Platform-agnostic types)
â”‚   â”œâ”€â”€ uart.hpp
â”‚   â”œâ”€â”€ spi.hpp
â”‚   â””â”€â”€ ...
â”œâ”€â”€ api/                (Generic implementations)
â”‚   â”œâ”€â”€ uart_simple.hpp
â”‚   â”œâ”€â”€ uart_fluent.hpp
â”‚   â””â”€â”€ ...
â””â”€â”€ vendors/            (Hardware policies)
    â”œâ”€â”€ atmel/same70/
    â”‚   â”œâ”€â”€ uart_hardware_policy.hpp
    â”‚   â””â”€â”€ spi_hardware_policy.hpp
    â””â”€â”€ st/stm32f4/
        â”œâ”€â”€ uart_hardware_policy.hpp
        â””â”€â”€ ...
```

## Peripheral Coverage

| Peripheral | Priority | Status |
|------------|----------|--------|
| UART       | P0       | ğŸ”² TODO |
| SPI        | P0       | ğŸ”² TODO |
| I2C        | P0       | ğŸ”² TODO |
| GPIO       | P0       | ğŸ”² TODO |
| ADC        | P1       | ğŸ”² TODO |
| Timer      | P1       | ğŸ”² TODO |
| PWM        | P2       | ğŸ”² TODO |
| DMA        | P1       | ğŸ”² TODO |
| DAC        | P3       | ğŸ”² TODO |
| CAN        | P3       | ğŸ”² TODO |

## Platform Support

| Platform | Status | Notes |
|----------|--------|-------|
| SAME70   | âœ… Primary | Development target |
| STM32F4  | ğŸ”² TODO | Discovery boards |
| STM32F1  | ğŸ”² TODO | Blue Pill |
| RP2040   | ğŸ”² TODO | Raspberry Pi Pico |
| ESP32    | ğŸ”² TODO | WiFi/BLE |

## Timeline

| Phase | Duration | Focus |
|-------|----------|-------|
| Phase 8 | Weeks 15-17 | UART policy + tests |
| Phase 9 | Week 18 | File cleanup |
| Phase 10 | Weeks 19-21 | Multi-platform |
| Phase 11 | Week 22 | Hardware testing |
| Phase 12 | Weeks 23-24 | Documentation |
| Phase 13 | Week 25 | Performance validation |

**Total: 11 weeks**

## Success Metrics

- âœ… **Zero runtime overhead** (verified via benchmarks)
- âœ… **< 15% compile time increase**
- âœ… **100% unit test coverage** for policies
- âœ… **All hardware tests pass** on all platforms
- âœ… **Clear file organization** (no duplicates)
- âœ… **Complete migration guide**

## Next Steps

1. **Read the full spec**: `spec.md`
2. **Review task breakdown**: `../../tasks.md` (Phases 8-13)
3. **Start with UART**: Implement first policy as proof of concept
4. **Iterate**: Extend to other peripherals once UART is validated

## Related Documents

- [Full Specification](spec.md) - Detailed requirements and implementation
- [Task Breakdown](../../tasks.md) - Phase-by-phase implementation tasks
- [Design Document](../../design.md) - Overall architecture
- [Proposal](../../proposal.md) - Original problem statement

---

**Status**: ğŸ“ Specification Complete - Ready for Implementation
**Owner**: Architecture Team
**Last Updated**: 2025-01-10
