`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/10/2023 01:18:47 PM
// Design Name: 
// Module Name: queue_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module queue_tb;
    reg clk, en, wr_en;
    reg[82:0] din;
    wire[82:0] dout;
    
    queue #(.data_width(83)) dut(.clk(clk), .en(en), .wr_en(wr_en), .din(din), .dout(dout));
    
    initial clk = 0;
    
    always #5 clk = ~clk;
    
    initial begin
        $dumpvars(1, queue_tb);
        #3 en = 1'b1; wr_en = 1'b1; din <= 83'h01010001111011110001101100101110101001000111111100001100111101100011011100101101110;
        #10 din <= 83'b00110011111011111100111010011000101010011100100001100000010101100111000100110010100;
        #10 din <= 83'b01001010001110100010100011101000111001000110000111100110100011010000100111111011001;
        #10 din <= 83'b10000100011000000101011011100000001101110101000101010011100000000110110101001110001;
        #10 din <= 83'b00000100011101111111011001011110000011010001110111001011011000011000011110100100011;
        #10 din <= 83'b01100101110111011001101000001011100110010010101011001001111100011100100101010011010;
        #10 din <= 83'b01010110100101110111001110011011011000101110000110100000011001011011100111011110110;
        #10 din <= 83'b11000111000101011010010100011111000010001010110100011011111001100111110000010110001;
        #10 din <= 83'b10111001110000011101001110010011011011100001111011010000001100111010100100101010110;
        #10 wr_en = 1'b0;
        #40 din = 83'b00010111110000010010000110110011000001111111101011000000010001001100000111000011000;wr_en = 1'b1; 
        #10 en = 1'b0;
        #10 $finish;
    end
    
endmodule
