/home/tieovi/Documents/Python_Bootcamp/Intermediate/operator_overloading.py
/home/tieovi/Documents/Python_Bootcamp/Intermediate/#operator_overloading.py#
/m2_ssd/Workspace/Git/vgasim/rtl/atxfifo.v
/m2_ssd/Workspace/Git/vgasim/rtl/#atxfifo.v#
/m2_ssd/Workspace/Git/vgasim/rtl/afifo.v
/m2_ssd/Workspace/Git/vgasim/rtl/#afifo.v#
/home/tieovi/Org/Synthesis.org
/home/tieovi/Org/#Synthesis.org#
/home/tieovi/.emacs
/home/tieovi/#.emacs#
/home/tieovi/Documents/Shell_Scripts/simpleread.sh
/home/tieovi/Documents/Shell_Scripts/#simpleread.sh#
/home/tieovi/Documents/Python_Bootcamp/Intermediate/overloading.py
/home/tieovi/Documents/Python_Bootcamp/Intermediate/#overloading.py#
/home/tieovi/Documents/Python_Bootcamp/Intermediate/class_and_object1.py
/home/tieovi/Documents/Python_Bootcamp/Intermediate/#class_and_object1.py#
/home/tieovi/Git/SystemVerilog/ENCOUT/rtl/ENCOUT_PHASE_GEN.v
/home/tieovi/Git/SystemVerilog/ENCOUT/rtl/#ENCOUT_PHASE_GEN.v#
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/ENCOUT_unit_test.sv
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/#ENCOUT_unit_test.sv#
/home/tieovi/Org/SystemVerilog_for_Verification.org
/home/tieovi/Org/#SystemVerilog_for_Verification.org#
/home/tieovi/Downloads/multi_bit_mcp_synchronizer_tb.sv
/home/tieovi/Downloads/#multi_bit_mcp_synchronizer_tb.sv#
/home/tieovi/.bashrc
/home/tieovi/#.bashrc#
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab3/scripts/MY_DESIGN.con
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab3/scripts/#MY_DESIGN.con#
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab3/dc_setup.tcl
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab3/#dc_setup.tcl#
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab1/scripts/TOP.con
/home/tieovi/Downloads/Labs/DC_2017.09-SP4/lab1/scripts/#TOP.con#
/home/tieovi/Org/Git.org
/home/tieovi/Org/#Git.org#
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/.svunit.f
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/#.svunit.f#
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/.__testsuite.sv
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/#.__testsuite.sv#
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/.testrunner.sv
/home/tieovi/Git/SystemVerilog/ENCOUT/sim/#.testrunner.sv#
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/svunit.f
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/#svunit.f#
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/Makefile
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/#Makefile#
/home/tieovi/Git/SystemVerilog/ENCOUT/ENCOUT.v
/home/tieovi/Git/SystemVerilog/ENCOUT/#ENCOUT.v#
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/ENCOUT_ut.sv
/home/tieovi/Git/SystemVerilog/ENCOUT/svunit/#ENCOUT_ut.sv#
/home/tieovi/Git/SystemVerilog/ENCOUT/ENCOUT_APB_IF.v
/home/tieovi/Git/SystemVerilog/ENCOUT/#ENCOUT_APB_IF.v#
/home/tieovi/Git/SystemVerilog/ENCOUT/ENCOUT_RESET_SYNC.v
/home/tieovi/Git/SystemVerilog/ENCOUT/#ENCOUT_RESET_SYNC.v#
/home/tieovi/Git/SystemVerilog/ENCOUT/ENCOUT_ELC_IN_SYNC.v
/home/tieovi/Git/SystemVerilog/ENCOUT/#ENCOUT_ELC_IN_SYNC.v#
/home/tieovi/Tmp/lint_check/ENCOUT_REG_BLK.v
/home/tieovi/Tmp/lint_check/#ENCOUT_REG_BLK.v#
