# Logic Design Lab Report 04

## Lab Part

### Structural

#### Code

#### Simulation

### Dataflow

#### Code

#### Simulation

### Behavior

#### Code

#### Simulation

## Homework Part

### Truth Table

|IN3|IN2|IN1|IN0| a | b | c | d | e | f | g |
|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

### Karnaugh Map

### Verilog code

#### Structural

#### Dataflow

#### Behavior

### Simulation result

#### Code

#### Screeshot
