{
  "Top": "make_marker",
  "RtlTop": "make_marker",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "csg324",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "838068",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "make_marker",
    "Version": "1.0",
    "DisplayName": "Make_marker",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/make_marker_ctrl_bus_s_axi.vhd",
      "impl\/vhdl\/make_marker_faddfbkb.vhd",
      "impl\/vhdl\/make_marker_fcmp_fYi.vhd",
      "impl\/vhdl\/make_marker_fdiv_dEe.vhd",
      "impl\/vhdl\/make_marker_fmul_cud.vhd",
      "impl\/vhdl\/make_marker_histog8j.vhd",
      "impl\/vhdl\/make_marker_img_fhbi.vhd",
      "impl\/vhdl\/make_marker_lineBibs.vhd",
      "impl\/vhdl\/make_marker_sitofeOg.vhd",
      "impl\/vhdl\/otsu.vhd",
      "impl\/vhdl\/make_marker.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/make_marker_ctrl_bus_s_axi.v",
      "impl\/verilog\/make_marker_faddfbkb.v",
      "impl\/verilog\/make_marker_fcmp_fYi.v",
      "impl\/verilog\/make_marker_fdiv_dEe.v",
      "impl\/verilog\/make_marker_fmul_cud.v",
      "impl\/verilog\/make_marker_histog8j.v",
      "impl\/verilog\/make_marker_img_fhbi.v",
      "impl\/verilog\/make_marker_lineBibs.v",
      "impl\/verilog\/make_marker_sitofeOg.v",
      "impl\/verilog\/otsu.v",
      "impl\/verilog\/make_marker.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/make_marker_v1_0\/data\/make_marker.mdd",
      "impl\/misc\/drivers\/make_marker_v1_0\/data\/make_marker.tcl",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/xmake_marker.c",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/xmake_marker.h",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/xmake_marker_hw.h",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/xmake_marker_linux.c",
      "impl\/misc\/drivers\/make_marker_v1_0\/src\/xmake_marker_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/make_marker_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/make_marker_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/make_marker_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/make_marker_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/make_marker_ap_sitofp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "make_marker_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name make_marker_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "make_marker_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name make_marker_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "make_marker_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name make_marker_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "make_marker_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name make_marker_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "make_marker_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name make_marker_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_ctrl_bus inputStream outputStream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "inputStream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "inputStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "2"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "6",
        "TID": "2",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "5"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "outputStream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "outputStream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "2"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TDEST": "6",
        "TID": "2",
        "TKEEP": "1",
        "TLAST": "1",
        "TSTRB": "1",
        "TUSER": "5"
      }
    },
    "s_axi_ctrl_bus": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_ctrl_bus",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "inputStream_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "inputStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "inputStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "inputStream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "inputStream_TKEEP": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inputStream_TSTRB": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inputStream_TUSER": {
      "dir": "in",
      "width": "5"
    },
    "inputStream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "inputStream_TID": {
      "dir": "in",
      "width": "2"
    },
    "outputStream_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "outputStream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "outputStream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "outputStream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "outputStream_TKEEP": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outputStream_TSTRB": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outputStream_TUSER": {
      "dir": "out",
      "width": "5"
    },
    "outputStream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "outputStream_TID": {
      "dir": "out",
      "width": "2"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_ctrl_bus",
      "dir": "in",
      "offset": "0"
    },
    "inputStream_V_data_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_dest_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_keep_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_strb_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_user_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_last_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "inputStream_V_id_V": {
      "interfaceRef": "inputStream",
      "dir": "in"
    },
    "outputStream_V_data_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_dest_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_keep_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_strb_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_user_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_last_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    },
    "outputStream_V_id_V": {
      "interfaceRef": "outputStream",
      "dir": "out",
      "firstOutLatency": "9"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "make_marker",
      "Instances": [{
          "ModuleName": "otsu",
          "InstanceName": "grp_otsu_fu_488"
        }]
    },
    "Metrics": {
      "otsu": {
        "Latency": {
          "LatencyBest": "3589",
          "LatencyAvg": "7044",
          "LatencyWorst": "16388",
          "PipelineIIMin": "3589",
          "PipelineIIMax": "16388",
          "PipelineII": "3589 ~ 16388",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.66"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "3584",
            "PipelineII": "",
            "PipelineDepth": "14"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "12801",
            "Latency": "3 ~ 12801",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "50",
            "PipelineDepth": "3 ~ 50"
          }
        ],
        "Area": {
          "DSP48E": "11",
          "FF": "3345",
          "LUT": "3593",
          "BRAM_18K": "0"
        }
      },
      "make_marker": {
        "Latency": {
          "LatencyBest": "838068",
          "LatencyAvg": "841523",
          "LatencyWorst": "850867",
          "PipelineIIMin": "838069",
          "PipelineIIMax": "850868",
          "PipelineII": "838069 ~ 850868",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.79"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "64170",
            "Latency": "256680",
            "PipelineII": "",
            "PipelineDepth": "4"
          },
          {
            "Name": "Loop 3",
            "TripCount": "64170",
            "Latency": "192510",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 4",
            "TripCount": "64170",
            "Latency": "320853",
            "PipelineII": "5",
            "PipelineDepth": "9"
          },
          {
            "Name": "Loop 5",
            "TripCount": "64170",
            "Latency": "64172",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }
        ],
        "Area": {
          "BRAM_18K": "68",
          "DSP48E": "11",
          "FF": "4261",
          "LUT": "5370"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-07-05 12:11:45 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
