EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 12
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2950 1450 1150 600 
U 6109916F
F0 "sheet61099168" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 1600 50 
F3 "SIPM[0..31]" I L 2950 1600 50 
F4 "D_PROBE" O R 4100 1850 50 
F5 "A_PROBE" O R 4100 1750 50 
F6 "CCTL[0..4]" I L 2950 1700 50 
F7 "SROUT" O R 4100 2000 50 
F8 "SRCLK" I L 2950 1850 50 
F9 "SRIN" I L 2950 2000 50 
$EndSheet
Text Label 2400 1600 0    50   ~ 0
SIPM[0..31]
Wire Bus Line
	2950 2450 2300 2450
Entry Bus Bus
	2200 2350 2300 2450
Text Label 2300 2450 0    50   ~ 0
SIPM[32..63]
Entry Bus Bus
	2200 3200 2300 3300
Text Label 2300 3300 0    50   ~ 0
SIPM[64..95]
Entry Bus Bus
	2200 4050 2300 4150
Text Label 2350 4150 0    50   ~ 0
SIPM[96..127]
Entry Bus Bus
	2200 4900 2300 5000
Text Label 2300 5000 0    50   ~ 0
SIPM[128..159]
Entry Bus Bus
	2200 5750 2300 5850
Text Label 2300 5850 0    50   ~ 0
SIPM[160..191]
Wire Bus Line
	2300 1600 2950 1600
Entry Bus Bus
	2200 1500 2300 1600
Wire Bus Line
	2200 1300 2100 1300
Text HLabel 2100 1300 0    50   Input ~ 0
SIPM[0..191]
Wire Bus Line
	4100 1600 4800 1600
Text Label 4200 1600 0    50   ~ 0
TRIG[0..31]
Wire Bus Line
	4100 2450 4800 2450
Text Label 4200 2450 0    50   ~ 0
TRIG[32..63]
Text Label 4200 3300 0    50   ~ 0
TRIG[64..95]
Entry Bus Bus
	4800 1600 4900 1500
Entry Bus Bus
	4800 2450 4900 2350
Entry Bus Bus
	4800 3300 4900 3200
Wire Bus Line
	4900 1300 5050 1300
Text HLabel 5050 1300 2    50   Output ~ 0
TRIG[0..95]
Text Label 4200 4150 0    50   ~ 0
TRIG[96..127]
Text Label 4200 5000 0    50   ~ 0
TRIG[128..159]
Text Label 4200 5850 0    50   ~ 0
TRIG[160..191]
Entry Bus Bus
	4800 4150 4900 4050
Entry Bus Bus
	4800 5000 4900 4900
Entry Bus Bus
	4800 5850 4900 5750
Wire Bus Line
	4900 3850 5400 3850
Text HLabel 5400 3850 2    50   Output ~ 0
TRIG[96..191]
Wire Bus Line
	2950 1700 2050 1700
$Sheet
S 2950 2300 1150 600 
U 610D88E6
F0 "sheet610D88E6" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 2450 50 
F3 "SIPM[0..31]" I L 2950 2450 50 
F4 "D_PROBE" O R 4100 2700 50 
F5 "A_PROBE" O R 4100 2600 50 
F6 "CCTL[0..4]" I L 2950 2550 50 
F7 "SROUT" O R 4100 2850 50 
F8 "SRCLK" I L 2950 2700 50 
F9 "SRIN" I L 2950 2850 50 
$EndSheet
Wire Wire Line
	4100 2000 4200 2000
Wire Wire Line
	4200 2000 4200 2200
Wire Wire Line
	4200 2200 2850 2200
Wire Wire Line
	2850 2200 2850 2850
Wire Wire Line
	2850 2850 2950 2850
$Sheet
S 2950 3150 1150 600 
U 610D9B8E
F0 "sheet610D9B8E" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 3300 50 
F3 "SIPM[0..31]" I L 2950 3300 50 
F4 "D_PROBE" O R 4100 3550 50 
F5 "A_PROBE" O R 4100 3450 50 
F6 "CCTL[0..4]" I L 2950 3400 50 
F7 "SROUT" O R 4100 3700 50 
F8 "SRCLK" I L 2950 3550 50 
F9 "SRIN" I L 2950 3700 50 
$EndSheet
Wire Bus Line
	2950 4150 2300 4150
Wire Bus Line
	2300 3300 2950 3300
Wire Bus Line
	4100 3300 4800 3300
Wire Bus Line
	4100 4150 4800 4150
Wire Bus Line
	2950 3400 2050 3400
$Sheet
S 2950 4000 1150 600 
U 610D9B9D
F0 "sheet610D9B9D" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 4150 50 
F3 "SIPM[0..31]" I L 2950 4150 50 
F4 "D_PROBE" O R 4100 4400 50 
F5 "A_PROBE" O R 4100 4300 50 
F6 "CCTL[0..4]" I L 2950 4250 50 
F7 "SROUT" O R 4100 4550 50 
F8 "SRCLK" I L 2950 4400 50 
F9 "SRIN" I L 2950 4550 50 
$EndSheet
Wire Wire Line
	4100 3700 4200 3700
Wire Wire Line
	4200 3900 2850 3900
Wire Wire Line
	2850 4550 2950 4550
$Sheet
S 2950 4850 1150 600 
U 610DA535
F0 "sheet610DA535" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 5000 50 
F3 "SIPM[0..31]" I L 2950 5000 50 
F4 "D_PROBE" O R 4100 5250 50 
F5 "A_PROBE" O R 4100 5150 50 
F6 "CCTL[0..4]" I L 2950 5100 50 
F7 "SROUT" O R 4100 5400 50 
F8 "SRCLK" I L 2950 5250 50 
F9 "SRIN" I L 2950 5400 50 
$EndSheet
Wire Bus Line
	2950 5850 2300 5850
Wire Bus Line
	2300 5000 2950 5000
Wire Bus Line
	4100 5000 4800 5000
Wire Bus Line
	4100 5850 4800 5850
Wire Bus Line
	2950 5100 2050 5100
$Sheet
S 2950 5700 1150 600 
U 610DA544
F0 "sheet610DA544" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 5850 50 
F3 "SIPM[0..31]" I L 2950 5850 50 
F4 "D_PROBE" O R 4100 6100 50 
F5 "A_PROBE" O R 4100 6000 50 
F6 "CCTL[0..4]" I L 2950 5950 50 
F7 "SROUT" O R 4100 6250 50 
F8 "SRCLK" I L 2950 6100 50 
F9 "SRIN" I L 2950 6250 50 
$EndSheet
Wire Wire Line
	4100 5400 4200 5400
Wire Wire Line
	4200 5600 2850 5600
Wire Wire Line
	2850 6250 2950 6250
Wire Wire Line
	4200 3700 4200 3900
Wire Wire Line
	4100 2850 4200 2850
Wire Wire Line
	4200 3000 2850 3000
Wire Wire Line
	2850 3000 2850 3700
Wire Wire Line
	2850 3700 2950 3700
Wire Wire Line
	4200 2850 4200 3000
Wire Wire Line
	2850 3900 2850 4550
Wire Wire Line
	4100 4550 4200 4550
Wire Wire Line
	4200 4550 4200 4700
Wire Wire Line
	4200 4700 2850 4700
Wire Wire Line
	2850 4700 2850 5400
Wire Wire Line
	2850 5400 2950 5400
Wire Wire Line
	4200 5400 4200 5600
Wire Wire Line
	2850 5600 2850 6250
Wire Bus Line
	2950 2550 2050 2550
Wire Bus Line
	2050 2550 2050 1700
Wire Bus Line
	2050 2550 2050 3400
Connection ~ 2050 2550
Wire Bus Line
	2050 3400 2050 4250
Wire Bus Line
	2050 4250 2950 4250
Connection ~ 2050 3400
Wire Bus Line
	2050 4250 2050 5100
Connection ~ 2050 4250
Wire Bus Line
	2050 5100 2050 5950
Wire Bus Line
	2050 5950 2950 5950
Connection ~ 2050 5100
Wire Bus Line
	2050 1700 1950 1700
Connection ~ 2050 1700
Text HLabel 1950 1700 0    50   Input ~ 0
CCTRL[0..4]
Entry Wire Line
	5100 1850 5000 1750
Entry Wire Line
	5100 2700 5000 2600
Entry Wire Line
	5100 3550 5000 3450
Entry Wire Line
	5100 4400 5000 4300
Entry Wire Line
	5100 5250 5000 5150
Entry Wire Line
	5100 6100 5000 6000
Wire Wire Line
	5000 1750 4100 1750
Wire Wire Line
	5000 2600 4100 2600
Wire Wire Line
	5000 3450 4100 3450
Wire Wire Line
	5000 4300 4100 4300
Wire Wire Line
	5000 5150 4100 5150
Wire Wire Line
	5000 6000 4100 6000
Text Label 4200 1750 0    50   ~ 0
APROBE0
Text Label 4200 2600 0    50   ~ 0
APROBE1
Text Label 4200 3450 0    50   ~ 0
APROBE2
Text Label 4200 4300 0    50   ~ 0
APROBE3
Text Label 4200 5150 0    50   ~ 0
APROBE4
Text Label 4200 6000 0    50   ~ 0
APROBE5
Wire Bus Line
	5400 6300 5100 6300
Text HLabel 5400 6300 2    50   Output ~ 0
APROBE[0..5]
Entry Wire Line
	5250 1950 5150 1850
Entry Wire Line
	5250 2800 5150 2700
Entry Wire Line
	5250 3650 5150 3550
Entry Wire Line
	5250 4500 5150 4400
Entry Wire Line
	5250 5350 5150 5250
Entry Wire Line
	5250 6200 5150 6100
Text Label 4200 1850 0    50   ~ 0
DPROBE0
Text Label 4200 2700 0    50   ~ 0
DPROBE1
Text Label 4200 3550 0    50   ~ 0
DPROBE2
Text Label 4200 4400 0    50   ~ 0
DPROBE3
Text Label 4200 5250 0    50   ~ 0
DPROBE4
Text Label 4200 6100 0    50   ~ 0
DPROBE5
Wire Bus Line
	5400 6400 5250 6400
Text HLabel 5400 6400 2    50   Output ~ 0
DPROBE[0..5]
Entry Wire Line
	1850 1950 1950 1850
Entry Wire Line
	1850 2800 1950 2700
Entry Wire Line
	1850 3650 1950 3550
Entry Wire Line
	1850 4500 1950 4400
Entry Wire Line
	1850 5350 1950 5250
Entry Wire Line
	1850 6200 1950 6100
Wire Wire Line
	1950 1850 2950 1850
Wire Wire Line
	1950 2700 2950 2700
Wire Wire Line
	1950 3550 2950 3550
Wire Wire Line
	1950 4400 2950 4400
Wire Wire Line
	1950 5250 2950 5250
Wire Wire Line
	1950 6100 2950 6100
Text Label 2400 1850 0    50   ~ 0
SRCLK0
Text Label 2400 2700 0    50   ~ 0
SRCLK1
Text Label 2400 3550 0    50   ~ 0
SRCLK2
Text Label 2350 4400 0    50   ~ 0
SRCLK3
Text Label 2300 5250 0    50   ~ 0
SRCLK4
Text Label 2300 6100 0    50   ~ 0
SRCLK5
Wire Bus Line
	1750 6400 1850 6400
Text HLabel 1750 6400 0    50   Input ~ 0
SRCLK[0..5]
Wire Wire Line
	4100 1850 5150 1850
Wire Wire Line
	4100 2700 5150 2700
Wire Wire Line
	4100 3550 5150 3550
Wire Wire Line
	4100 4400 5150 4400
Wire Wire Line
	4100 5250 5150 5250
Wire Wire Line
	4100 6100 5150 6100
Wire Bus Line
	4900 1300 4900 3200
Wire Bus Line
	4900 3850 4900 5750
Wire Bus Line
	2200 1300 2200 5750
Wire Bus Line
	5100 1850 5100 6300
Wire Bus Line
	5250 1950 5250 6400
Wire Bus Line
	1850 1950 1850 6400
$EndSCHEMATC
