<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src\hotspot\cpu\aarch64\c1_Defs_aarch64.hpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
  </head>
<body>
<center><a href="assembler_aarch64.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="c1_FpuStackSim_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src\hotspot\cpu\aarch64\c1_Defs_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
27 #define CPU_AARCH64_C1_DEFS_AARCH64_HPP
28 
29 // native word offsets from memory address (little endian)
30 enum {
31   pd_lo_word_offset_in_bytes = 0,
32   pd_hi_word_offset_in_bytes = BytesPerWord
33 };
34 
35 // explicit rounding operations are required to implement the strictFP mode
36 enum {
37   pd_strict_fp_requires_explicit_rounding = false
38 };
39 
40 // FIXME: There are no callee-saved
41 
42 // registers
43 enum {
44   pd_nof_cpu_regs_frame_map = RegisterImpl::number_of_registers,       // number of registers used during code emission
45   pd_nof_fpu_regs_frame_map = FloatRegisterImpl::number_of_registers,  // number of registers used during code emission
46 
<span class="line-modified">47   pd_nof_caller_save_cpu_regs_frame_map = 19 - 2,  // number of registers killed by calls</span>
48   pd_nof_caller_save_fpu_regs_frame_map = 32,  // number of registers killed by calls
49 
<span class="line-modified">50   pd_first_callee_saved_reg = 19 - 2,</span>
<span class="line-modified">51   pd_last_callee_saved_reg = 26 - 2,</span>
52 
<span class="line-modified">53   pd_last_allocatable_cpu_reg = 16,</span>
54 
55   pd_nof_cpu_regs_reg_alloc
56     = pd_last_allocatable_cpu_reg + 1,  // number of registers that are visible to register allocator
57   pd_nof_fpu_regs_reg_alloc = 8,  // number of registers that are visible to register allocator
58 
59   pd_nof_cpu_regs_linearscan = 32, // number of registers visible to linear scan
60   pd_nof_fpu_regs_linearscan = pd_nof_fpu_regs_frame_map, // number of registers visible to linear scan
61   pd_nof_xmm_regs_linearscan = 0, // like sparc we don&#39;t have any of these
62   pd_first_cpu_reg = 0,
<span class="line-modified">63   pd_last_cpu_reg = 16,</span>
64   pd_first_byte_reg = 0,
<span class="line-modified">65   pd_last_byte_reg = 16,</span>
66   pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
67   pd_last_fpu_reg =  pd_first_fpu_reg + 31,
68 
69   pd_first_callee_saved_fpu_reg = 8 + pd_first_fpu_reg,
70   pd_last_callee_saved_fpu_reg = 15 + pd_first_fpu_reg,
71 };
72 
73 
74 // Encoding of float value in debug info.  This is true on x86 where
75 // floats are extended to doubles when stored in the stack, false for
76 // AArch64 where floats and doubles are stored in their native form.
77 enum {
78   pd_float_saved_as_double = false
79 };
80 
81 #endif // CPU_AARCH64_C1_DEFS_AARCH64_HPP
</pre>
</td>
<td>
<hr />
<pre>
27 #define CPU_AARCH64_C1_DEFS_AARCH64_HPP
28 
29 // native word offsets from memory address (little endian)
30 enum {
31   pd_lo_word_offset_in_bytes = 0,
32   pd_hi_word_offset_in_bytes = BytesPerWord
33 };
34 
35 // explicit rounding operations are required to implement the strictFP mode
36 enum {
37   pd_strict_fp_requires_explicit_rounding = false
38 };
39 
40 // FIXME: There are no callee-saved
41 
42 // registers
43 enum {
44   pd_nof_cpu_regs_frame_map = RegisterImpl::number_of_registers,       // number of registers used during code emission
45   pd_nof_fpu_regs_frame_map = FloatRegisterImpl::number_of_registers,  // number of registers used during code emission
46 
<span class="line-modified">47   pd_nof_caller_save_cpu_regs_frame_map = 19 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),  // number of registers killed by calls</span>
48   pd_nof_caller_save_fpu_regs_frame_map = 32,  // number of registers killed by calls
49 
<span class="line-modified">50   pd_first_callee_saved_reg = 19 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),</span>
<span class="line-modified">51   pd_last_callee_saved_reg = 26 - 2 /* rscratch1 and rsractch2 */ WIN64_ONLY(- 1 /* r18 */),</span>
52 
<span class="line-modified">53   pd_last_allocatable_cpu_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
54 
55   pd_nof_cpu_regs_reg_alloc
56     = pd_last_allocatable_cpu_reg + 1,  // number of registers that are visible to register allocator
57   pd_nof_fpu_regs_reg_alloc = 8,  // number of registers that are visible to register allocator
58 
59   pd_nof_cpu_regs_linearscan = 32, // number of registers visible to linear scan
60   pd_nof_fpu_regs_linearscan = pd_nof_fpu_regs_frame_map, // number of registers visible to linear scan
61   pd_nof_xmm_regs_linearscan = 0, // like sparc we don&#39;t have any of these
62   pd_first_cpu_reg = 0,
<span class="line-modified">63   pd_last_cpu_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
64   pd_first_byte_reg = 0,
<span class="line-modified">65   pd_last_byte_reg = 16 WIN64_ONLY(- 1 /* r18 */),</span>
66   pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
67   pd_last_fpu_reg =  pd_first_fpu_reg + 31,
68 
69   pd_first_callee_saved_fpu_reg = 8 + pd_first_fpu_reg,
70   pd_last_callee_saved_fpu_reg = 15 + pd_first_fpu_reg,
71 };
72 
73 
74 // Encoding of float value in debug info.  This is true on x86 where
75 // floats are extended to doubles when stored in the stack, false for
76 // AArch64 where floats and doubles are stored in their native form.
77 enum {
78   pd_float_saved_as_double = false
79 };
80 
81 #endif // CPU_AARCH64_C1_DEFS_AARCH64_HPP
</pre>
</td>
</tr>
</table>
<center><a href="assembler_aarch64.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="c1_FpuStackSim_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>