set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {mil1_FSM.vo mil1_FSM_v.sdo}}
	{{"Fast Model"} {mil1_FSM_fast.vo mil1_FSM_v_fast.sdo}}
}
