// Seed: 652640801
module module_0 (
    input wire id_0,
    output wand id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  id_7(
      id_2, 1, 1 || (!id_1), id_4
  );
  assign module_1.id_0 = 0;
  assign id_2 = 1;
endmodule : SymbolIdentifier
module module_1 (
    input logic id_0,
    output wire id_1,
    inout wire id_2,
    output logic id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7
    , id_9
);
  always id_3 <= id_0;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_5,
      id_5
  );
  wand id_10, id_11;
  assign id_10 = 1;
endmodule
