0.7
2020.2
Nov 18 2020
09:47:47
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_clocking_wrapper.v,1618371404,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_common_wrapper.v,,xxv_ethernet_0_clocking_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_common_wrapper.v,1618371405,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_core_support.v,,gtwizard_ultrascale_v1_6_3_gthe3_common;xxv_ethernet_0_common_wrapper;xxv_ethernet_0_gt_gthe3_common_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_core_support.v,1618371405,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_exdes.v,,xxv_ethernet_0_core_support,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_exdes.v,1618811625,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_gt_wrapper.v,,xxv_ethernet_0_exdes,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_gt_wrapper.v,1618371403,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_pkt_gen_mon.v,,xxv_ethernet_0_gt_wrapper_0;xxv_ethernet_0_gt_wrapper_1;xxv_ethernet_0_gt_wrapper_2;xxv_ethernet_0_gt_wrapper_3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_pkt_gen_mon.v,1618373788,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_reset_wrapper.v,,xxv_ethernet_0_pkt_gen_mon,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_reset_wrapper.v,1618371404,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_sharedlogic_wrapper.v,,xxv_ethernet_0_reset_wrapper;xxv_ethernet_0_reset_wrapper_cdc_sync,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_sharedlogic_wrapper.v,1618371404,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_ultrascale_rx_userclk.v,,xxv_ethernet_0_sharedlogic_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_ultrascale_rx_userclk.v,1618371404,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_ultrascale_tx_userclk.v,,xxv_ethernet_0_ultrascale_rx_userclk,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_ultrascale_tx_userclk.v,1618371404,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sim_3/new/sim_all.v,,xxv_ethernet_0_ultrascale_tx_userclk,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1618900179,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,,blk_mem_gen_0,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1618468491,vhdl,,,,div_gen_0,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1618379967,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v,,fifo_generator_0,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.v,1618323627,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v,,xxv_ethernet_0,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_v3_3_0/xxv_ethernet_0_top.v,1618323616,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_0.v,,xxv_ethernet_0_top,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_v3_3_0/xxv_ethernet_0_wrapper.v,1618323616,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_v3_3_0/xxv_ethernet_0_top.v,,xxv_ethernet_0_cdc_sync;xxv_ethernet_0_retiming_sync;xxv_ethernet_0_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0.v,1618371453,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0/xxv_ethernet_v3_3_0/xxv_ethernet_0_wrapper.v,,xxv_ethernet_0_gt_0,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gthe3_channel_wrapper.v,1618371452,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gtwizard_gthe3.v,,xxv_ethernet_0_gt_0_gthe3_channel_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gtwizard_gthe3.v,1618371453,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gtwizard_top.v,,xxv_ethernet_0_gt_0_gtwizard_gthe3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gtwizard_top.v,1618371453,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0.v,,xxv_ethernet_0_gt_0_gtwizard_top,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1.v,1618371467,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/sim/xxv_ethernet_0_gt_0_gthe3_channel_wrapper.v,,xxv_ethernet_0_gt_1,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gthe3_channel_wrapper.v,1618371466,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gtwizard_gthe3.v,,xxv_ethernet_0_gt_1_gthe3_channel_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gtwizard_gthe3.v,1618371466,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gtwizard_top.v,,xxv_ethernet_0_gt_1_gtwizard_gthe3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gtwizard_top.v,1618371467,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1.v,,xxv_ethernet_0_gt_1_gtwizard_top,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2.v,1618371480,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/sim/xxv_ethernet_0_gt_1_gthe3_channel_wrapper.v,,xxv_ethernet_0_gt_2,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gthe3_channel_wrapper.v,1618371479,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gtwizard_gthe3.v,,xxv_ethernet_0_gt_2_gthe3_channel_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gtwizard_gthe3.v,1618371480,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gtwizard_top.v,,xxv_ethernet_0_gt_2_gtwizard_gthe3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gtwizard_top.v,1618371480,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2.v,,xxv_ethernet_0_gt_2_gtwizard_top,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v,1618371492,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gthe3_channel_wrapper.v,,gtwizard_ultrascale_v1_7_9_gthe3_channel,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3.v,1618371493,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/sim/xxv_ethernet_0_gt_2_gthe3_channel_wrapper.v,,xxv_ethernet_0_gt_3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gthe3_channel_wrapper.v,1618371493,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gtwizard_gthe3.v,,xxv_ethernet_0_gt_3_gthe3_channel_wrapper,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gtwizard_gthe3.v,1618371493,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gtwizard_top.v,,xxv_ethernet_0_gt_3_gtwizard_gthe3,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3_gtwizard_top.v,1618371493,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/sim/xxv_ethernet_0_gt_3.v,,xxv_ethernet_0_gt_3_gtwizard_top,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.sim/sim_3/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm;xxv_ethernet_v3_3_0,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sim_3/new/sim_all.v,1622018449,verilog,,,,sim_all,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Control.v,1623910390,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v,,CWnd_Control,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/CWnd_Rate_Computation_verilog.v,1623842203,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v,,CWnd_Rate_Computation_verilog,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Ports1.vhd,1621845712,vhdl,,,,ports1,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Ports_for_CC.v,1618647274,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v,,Ports_for_CC,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/RTT_Measurement.vhd,1618554881,vhdl,,,,rtt_measurement,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Rate_Control.v,1618468520,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_axi_fifo.v,,Rate_Control,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/Receive_Timestamp.vhd,1618379902,vhdl,,,,receive_timestamp,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_axi_fifo.v,1618378197,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_clocking.v,,axi_10g_ethernet_0_axi_fifo,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_clocking.v,1618378152,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_fifo_ram.v,,axi_10g_ethernet_0_clocking,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_fifo_ram.v,1618378266,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_block.v,,axi_10g_ethernet_0_fifo_ram,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_block.v,1618378247,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_reset.v,,axi_10g_ethernet_0_sync_block,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_reset.v,1618378221,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_xgmac_fifo.v,,axi_10g_ethernet_0_sync_reset,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_xgmac_fifo.v,1618373890,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/bao_cnt_debug.v,,axi_10g_ethernet_0_xgmac_fifo,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/bao_cnt_debug.v,1618640006,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/bao_cnt_debug_myself.v,,bao_cnt_debug,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/bao_cnt_debug_myself.v,1618758378,verilog,,D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/my_project.v,,bao_cnt_debug_myself,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/my_project.v,1623908999,verilog,,D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_clocking_wrapper.v,,my_project,,uvm;xxv_ethernet_v3_3_0,D:/Vivado_2020.2/Vivado/2020.2/data/xilinx_vip/include,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/send_ack.vhd,1618379919,vhdl,,,,send_ack,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/send_data.vhd,1618468647,vhdl,,,,send_data,,,,,,,,
D:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.srcs/sources_1/new/send_data_five_gig.vhd,1623736100,vhdl,,,,send_data_five_gig,,,,,,,,
