0.7
2020.1
May 27 2020
20:09:33
D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.srcs/sim_1/new/SR_Latch_TB.v,1697306977,verilog,,,,SR_Latch_TB,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.srcs/sources_1/new/SR_Latch.v,1697306498,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_16/Day_16.srcs/sim_1/new/SR_Latch_TB.v,,SR_Latch,,,,,,,,
