-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Nov  7 00:45:39 2023
-- Host        : The_Ghost_TWO running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_4/Lab_4.srcs/sources_1/bd/Lab_4/ip/Lab_4_Mips_CPU_0_0/Lab_4_Mips_CPU_0_0_sim_netlist.vhdl
-- Design      : Lab_4_Mips_CPU_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Control_Unit is
  port (
    start : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    \next_state_reg[0]_0\ : in STD_LOGIC;
    \next_state_reg[1]_P_0\ : in STD_LOGIC;
    mult_EN : in STD_LOGIC;
    MemoryDataOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    output : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \current_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \LSR_load2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Control_Unit : entity is "Control_Unit";
end Lab_4_Mips_CPU_0_0_Control_Unit;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Control_Unit is
  signal LSR_load_i_1_n_0 : STD_LOGIC;
  signal LSR_shift_i_1_n_0 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \next_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \next_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \next_state[1]_C_i_1_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_C_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_LDC_n_0\ : STD_LOGIC;
  signal \next_state_reg[1]_P_n_0\ : STD_LOGIC;
  signal shift : STD_LOGIC;
  signal \^start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[4]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \current[0]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \current[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \current[10]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \current[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \current[11]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \current[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \current[12]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \current[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \current[13]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \current[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \current[14]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \current[15]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \current[15]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \current[16]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \current[16]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \current[17]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \current[17]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \current[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \current[18]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \current[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \current[19]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \current[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \current[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \current[20]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \current[21]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \current[21]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \current[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \current[22]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \current[23]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \current[23]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \current[24]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \current[24]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \current[25]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \current[25]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \current[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \current[26]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \current[27]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \current[27]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \current[28]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \current[28]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \current[29]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \current[29]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \current[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \current[2]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \current[30]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \current[30]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \current[31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \current[31]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \current[31]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \current[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \current[3]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \current[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \current[4]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \current[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \current[5]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \current[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \current[6]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \current[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \current[7]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \current[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \current[8]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \current[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \current[9]_i_1__0\ : label is "soft_lutpair59";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \next_state_reg[1]_LDC\ : label is "LDC";
begin
  start <= \^start\;
LSR_load_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA333A3AAAAAAAA"
    )
        port map (
      I0 => \^start\,
      I1 => next_state(0),
      I2 => \next_state_reg[1]_C_n_0\,
      I3 => \next_state_reg[1]_LDC_n_0\,
      I4 => \next_state_reg[1]_P_n_0\,
      I5 => \LSR_load2__0\,
      O => LSR_load_i_1_n_0
    );
LSR_load_reg: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => LSR_load_i_1_n_0,
      Q => \^start\,
      R => '0'
    );
LSR_shift_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAACCCACAAAAAAAA"
    )
        port map (
      I0 => shift,
      I1 => next_state(0),
      I2 => \next_state_reg[1]_C_n_0\,
      I3 => \next_state_reg[1]_LDC_n_0\,
      I4 => \next_state_reg[1]_P_n_0\,
      I5 => \LSR_load2__0\,
      O => LSR_shift_i_1_n_0
    );
LSR_shift_reg: unisim.vcomponents.FDRE
     port map (
      C => Clock,
      CE => '1',
      D => LSR_shift_i_1_n_0,
      Q => shift,
      R => '0'
    );
\count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^start\,
      I1 => mult_EN,
      O => AR(0)
    );
\current[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(0),
      I1 => \^start\,
      I2 => Q(0),
      O => D(0)
    );
\current[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start\,
      I1 => output(0),
      O => Q_reg(0)
    );
\current[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(10),
      I1 => \^start\,
      I2 => Q(10),
      O => D(10)
    );
\current[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(10),
      I1 => \^start\,
      I2 => \current_reg[31]\(9),
      O => Q_reg(10)
    );
\current[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(11),
      I1 => \^start\,
      I2 => Q(11),
      O => D(11)
    );
\current[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(11),
      I1 => \^start\,
      I2 => \current_reg[31]\(10),
      O => Q_reg(11)
    );
\current[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(12),
      I1 => \^start\,
      I2 => Q(12),
      O => D(12)
    );
\current[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(12),
      I1 => \^start\,
      I2 => \current_reg[31]\(11),
      O => Q_reg(12)
    );
\current[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(13),
      I1 => \^start\,
      I2 => Q(13),
      O => D(13)
    );
\current[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(13),
      I1 => \^start\,
      I2 => \current_reg[31]\(12),
      O => Q_reg(13)
    );
\current[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(14),
      I1 => \^start\,
      I2 => Q(14),
      O => D(14)
    );
\current[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(14),
      I1 => \^start\,
      I2 => \current_reg[31]\(13),
      O => Q_reg(14)
    );
\current[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(15),
      I1 => \^start\,
      I2 => Q(15),
      O => D(15)
    );
\current[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(15),
      I1 => \^start\,
      I2 => \current_reg[31]\(14),
      O => Q_reg(15)
    );
\current[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(16),
      I1 => \^start\,
      I2 => Q(16),
      O => D(16)
    );
\current[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(16),
      I1 => \^start\,
      I2 => \current_reg[31]\(15),
      O => Q_reg(16)
    );
\current[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(17),
      I1 => \^start\,
      I2 => Q(17),
      O => D(17)
    );
\current[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(17),
      I1 => \^start\,
      I2 => \current_reg[31]\(16),
      O => Q_reg(17)
    );
\current[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(18),
      I1 => \^start\,
      I2 => Q(18),
      O => D(18)
    );
\current[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(18),
      I1 => \^start\,
      I2 => \current_reg[31]\(17),
      O => Q_reg(18)
    );
\current[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(19),
      I1 => \^start\,
      I2 => Q(19),
      O => D(19)
    );
\current[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(19),
      I1 => \^start\,
      I2 => \current_reg[31]\(18),
      O => Q_reg(19)
    );
\current[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(1),
      I1 => \^start\,
      I2 => Q(1),
      O => D(1)
    );
\current[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(1),
      I1 => \^start\,
      I2 => \current_reg[31]\(0),
      O => Q_reg(1)
    );
\current[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(20),
      I1 => \^start\,
      I2 => Q(20),
      O => D(20)
    );
\current[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(20),
      I1 => \^start\,
      I2 => \current_reg[31]\(19),
      O => Q_reg(20)
    );
\current[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(21),
      I1 => \^start\,
      I2 => Q(21),
      O => D(21)
    );
\current[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(21),
      I1 => \^start\,
      I2 => \current_reg[31]\(20),
      O => Q_reg(21)
    );
\current[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(22),
      I1 => \^start\,
      I2 => Q(22),
      O => D(22)
    );
\current[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(22),
      I1 => \^start\,
      I2 => \current_reg[31]\(21),
      O => Q_reg(22)
    );
\current[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(23),
      I1 => \^start\,
      I2 => Q(23),
      O => D(23)
    );
\current[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(23),
      I1 => \^start\,
      I2 => \current_reg[31]\(22),
      O => Q_reg(23)
    );
\current[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(24),
      I1 => \^start\,
      I2 => Q(24),
      O => D(24)
    );
\current[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(24),
      I1 => \^start\,
      I2 => \current_reg[31]\(23),
      O => Q_reg(24)
    );
\current[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(25),
      I1 => \^start\,
      I2 => Q(25),
      O => D(25)
    );
\current[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(25),
      I1 => \^start\,
      I2 => \current_reg[31]\(24),
      O => Q_reg(25)
    );
\current[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(26),
      I1 => \^start\,
      I2 => Q(26),
      O => D(26)
    );
\current[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(26),
      I1 => \^start\,
      I2 => \current_reg[31]\(25),
      O => Q_reg(26)
    );
\current[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(27),
      I1 => \^start\,
      I2 => Q(27),
      O => D(27)
    );
\current[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(27),
      I1 => \^start\,
      I2 => \current_reg[31]\(26),
      O => Q_reg(27)
    );
\current[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(28),
      I1 => \^start\,
      I2 => Q(28),
      O => D(28)
    );
\current[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(28),
      I1 => \^start\,
      I2 => \current_reg[31]\(27),
      O => Q_reg(28)
    );
\current[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(29),
      I1 => \^start\,
      I2 => Q(29),
      O => D(29)
    );
\current[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(29),
      I1 => \^start\,
      I2 => \current_reg[31]\(28),
      O => Q_reg(29)
    );
\current[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(2),
      I1 => \^start\,
      I2 => Q(2),
      O => D(2)
    );
\current[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(2),
      I1 => \^start\,
      I2 => \current_reg[31]\(1),
      O => Q_reg(2)
    );
\current[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(30),
      I1 => \^start\,
      I2 => Q(30),
      O => D(30)
    );
\current[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(30),
      I1 => \^start\,
      I2 => \current_reg[31]\(29),
      O => Q_reg(30)
    );
\current[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^start\,
      I1 => shift,
      O => E(0)
    );
\current[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(31),
      I1 => \^start\,
      I2 => \current_reg[31]\(30),
      O => Q_reg(31)
    );
\current[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^start\,
      I1 => MemoryDataOut(31),
      O => D(31)
    );
\current[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(3),
      I1 => \^start\,
      I2 => Q(3),
      O => D(3)
    );
\current[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(3),
      I1 => \^start\,
      I2 => \current_reg[31]\(2),
      O => Q_reg(3)
    );
\current[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(4),
      I1 => \^start\,
      I2 => Q(4),
      O => D(4)
    );
\current[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(4),
      I1 => \^start\,
      I2 => \current_reg[31]\(3),
      O => Q_reg(4)
    );
\current[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(5),
      I1 => \^start\,
      I2 => Q(5),
      O => D(5)
    );
\current[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(5),
      I1 => \^start\,
      I2 => \current_reg[31]\(4),
      O => Q_reg(5)
    );
\current[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(6),
      I1 => \^start\,
      I2 => Q(6),
      O => D(6)
    );
\current[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(6),
      I1 => \^start\,
      I2 => \current_reg[31]\(5),
      O => Q_reg(6)
    );
\current[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(7),
      I1 => \^start\,
      I2 => Q(7),
      O => D(7)
    );
\current[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(7),
      I1 => \^start\,
      I2 => \current_reg[31]\(6),
      O => Q_reg(7)
    );
\current[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(8),
      I1 => \^start\,
      I2 => Q(8),
      O => D(8)
    );
\current[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(8),
      I1 => \^start\,
      I2 => \current_reg[31]\(7),
      O => Q_reg(8)
    );
\current[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MemoryDataOut(9),
      I1 => \^start\,
      I2 => Q(9),
      O => D(9)
    );
\current[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => output(9),
      I1 => \^start\,
      I2 => \current_reg[31]\(8),
      O => Q_reg(9)
    );
\next_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => next_state(0),
      I1 => \next_state_reg[1]_C_n_0\,
      I2 => \next_state_reg[1]_LDC_n_0\,
      I3 => \next_state_reg[1]_P_n_0\,
      O => \next_state[0]_i_1_n_0\
    );
\next_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABF"
    )
        port map (
      I0 => next_state(0),
      I1 => \next_state_reg[1]_P_n_0\,
      I2 => \next_state_reg[1]_LDC_n_0\,
      I3 => \next_state_reg[1]_C_n_0\,
      O => \next_state[0]_i_2_n_0\
    );
\next_state[1]_C_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DC0C"
    )
        port map (
      I0 => next_state(0),
      I1 => \next_state_reg[1]_C_n_0\,
      I2 => \next_state_reg[1]_LDC_n_0\,
      I3 => \next_state_reg[1]_P_n_0\,
      O => \next_state[1]_C_i_1_n_0\
    );
\next_state[1]_P_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_state_reg[1]_P_n_0\,
      I1 => \next_state_reg[1]_LDC_n_0\,
      I2 => \next_state_reg[1]_C_n_0\,
      O => next_state(1)
    );
\next_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \next_state[0]_i_1_n_0\,
      CLR => \next_state_reg[0]_0\,
      D => \next_state[0]_i_2_n_0\,
      Q => next_state(0)
    );
\next_state_reg[1]_C\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => mult_EN,
      D => \next_state[1]_C_i_1_n_0\,
      Q => \next_state_reg[1]_C_n_0\
    );
\next_state_reg[1]_LDC\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => mult_EN,
      D => '1',
      G => \next_state_reg[1]_P_0\,
      GE => '1',
      Q => \next_state_reg[1]_LDC_n_0\
    );
\next_state_reg[1]_P\: unisim.vcomponents.FDPE
     port map (
      C => Clock,
      CE => \next_state[0]_i_1_n_0\,
      D => next_state(1),
      PRE => \next_state_reg[1]_P_0\,
      Q => \next_state_reg[1]_P_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Control_Unit_CPU is
  port (
    PCWriteCond : out STD_LOGIC;
    IorD : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ALUSrcA : out STD_LOGIC;
    RegDst : out STD_LOGIC;
    signed_flag : out STD_LOGIC;
    Shamt_sel : out STD_LOGIC;
    LO_EN : out STD_LOGIC;
    \FSM_sequential_current_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_current_state_reg[3]_1\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    RegWrite : out STD_LOGIC;
    PCWrite : out STD_LOGIC;
    MDR_EN : out STD_LOGIC;
    ALU_out_EN : out STD_LOGIC;
    MemWrite : out STD_LOGIC;
    A_EN : out STD_LOGIC;
    mult_EN : out STD_LOGIC;
    \FSM_sequential_current_state_reg[1]_0\ : out STD_LOGIC;
    I10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_current_state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_current_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_current_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Op : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_9 : in STD_LOGIC;
    signed_flag_reg_0 : in STD_LOGIC;
    \ALUOp_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[1]_2\ : in STD_LOGIC;
    Shamt_sel_reg_0 : in STD_LOGIC;
    signExtend_output : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ALUOp_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]_3\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_0\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_1\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_2\ : in STD_LOGIC;
    Q_i_3_0 : in STD_LOGIC;
    \Mem_to_Reg_reg[1]_0\ : in STD_LOGIC;
    \Mem_to_Reg_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[3]_2\ : in STD_LOGIC;
    Q_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Shamt : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__11_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ALU_B : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_i_4__10_0\ : in STD_LOGIC;
    MemoryDataOut : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_i_4__0_0\ : in STD_LOGIC;
    ALU_A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Q_i_2__12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    input_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_12 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Control_Unit_CPU : entity is "Control_Unit_CPU";
end Lab_4_Mips_CPU_0_0_Control_Unit_CPU;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Control_Unit_CPU is
  signal ALUOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ALUOp_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALUOp_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ALUOp_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \^alusrca\ : STD_LOGIC;
  signal ALUSrcA_reg_i_1_n_0 : STD_LOGIC;
  signal \ALUSrcB_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ALUSrcB_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ALUSrcB_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ALU_map/CompR\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ALU_map/L_0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ALU_map/L_1\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \ALU_map/L_2\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \ALU_map/L_3\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \ALU_map/LogicalR\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ALU_map/R_0\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \ALU_map/R_1\ : STD_LOGIC_VECTOR ( 31 downto 13 );
  signal \ALU_map/R_2\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \ALU_map/R_3\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ARITH/PC_write_i_22_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_23_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_24_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_25_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_30_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_31_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_32_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_33_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_38_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_39_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_40_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_41_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_46_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_47_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_48_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_49_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_54_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_55_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_56_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_57_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_62_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_63_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_64_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_65_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_70_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_71_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_72_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_73_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_78_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_79_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_80_n_0\ : STD_LOGIC;
  signal \ARITH/PC_write_i_81_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_current_state_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HI_EN_reg_i_1_n_0 : STD_LOGIC;
  signal HI_EN_reg_i_2_n_0 : STD_LOGIC;
  signal IorD_reg_i_1_n_0 : STD_LOGIC;
  signal \Mem_to_Reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Mem_to_Reg_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Mem_to_Reg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Mem_to_Reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \PCSource_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PCSource_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal PCWriteCond_reg_i_1_n_0 : STD_LOGIC;
  signal PCWriteCond_reg_i_2_n_0 : STD_LOGIC;
  signal PC_write_i_10_n_0 : STD_LOGIC;
  signal PC_write_i_10_n_1 : STD_LOGIC;
  signal PC_write_i_10_n_2 : STD_LOGIC;
  signal PC_write_i_10_n_3 : STD_LOGIC;
  signal PC_write_i_12_n_0 : STD_LOGIC;
  signal PC_write_i_12_n_1 : STD_LOGIC;
  signal PC_write_i_12_n_2 : STD_LOGIC;
  signal PC_write_i_12_n_3 : STD_LOGIC;
  signal PC_write_i_13_n_0 : STD_LOGIC;
  signal PC_write_i_13_n_1 : STD_LOGIC;
  signal PC_write_i_13_n_2 : STD_LOGIC;
  signal PC_write_i_13_n_3 : STD_LOGIC;
  signal PC_write_i_15_n_0 : STD_LOGIC;
  signal PC_write_i_15_n_1 : STD_LOGIC;
  signal PC_write_i_15_n_2 : STD_LOGIC;
  signal PC_write_i_15_n_3 : STD_LOGIC;
  signal PC_write_i_16_n_0 : STD_LOGIC;
  signal PC_write_i_16_n_1 : STD_LOGIC;
  signal PC_write_i_16_n_2 : STD_LOGIC;
  signal PC_write_i_16_n_3 : STD_LOGIC;
  signal PC_write_i_6_n_0 : STD_LOGIC;
  signal PC_write_i_6_n_1 : STD_LOGIC;
  signal PC_write_i_6_n_2 : STD_LOGIC;
  signal PC_write_i_6_n_3 : STD_LOGIC;
  signal PC_write_i_7_n_0 : STD_LOGIC;
  signal PC_write_i_7_n_1 : STD_LOGIC;
  signal PC_write_i_7_n_2 : STD_LOGIC;
  signal PC_write_i_7_n_3 : STD_LOGIC;
  signal PC_write_i_9_n_0 : STD_LOGIC;
  signal PC_write_i_9_n_1 : STD_LOGIC;
  signal PC_write_i_9_n_2 : STD_LOGIC;
  signal PC_write_i_9_n_3 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Q_i_2__10_n_0\ : STD_LOGIC;
  signal \Q_i_2__11_n_0\ : STD_LOGIC;
  signal \Q_i_2__12_n_0\ : STD_LOGIC;
  signal \Q_i_2__13_n_0\ : STD_LOGIC;
  signal \Q_i_2__14_n_0\ : STD_LOGIC;
  signal \Q_i_2__15_n_0\ : STD_LOGIC;
  signal \Q_i_2__16_n_0\ : STD_LOGIC;
  signal \Q_i_2__17_n_0\ : STD_LOGIC;
  signal \Q_i_2__18_n_0\ : STD_LOGIC;
  signal \Q_i_2__19_n_0\ : STD_LOGIC;
  signal \Q_i_2__1_n_0\ : STD_LOGIC;
  signal \Q_i_2__20_n_0\ : STD_LOGIC;
  signal \Q_i_2__21_n_0\ : STD_LOGIC;
  signal \Q_i_2__22_n_0\ : STD_LOGIC;
  signal \Q_i_2__23_n_0\ : STD_LOGIC;
  signal \Q_i_2__24_n_0\ : STD_LOGIC;
  signal \Q_i_2__25_n_0\ : STD_LOGIC;
  signal \Q_i_2__26_n_0\ : STD_LOGIC;
  signal \Q_i_2__27_n_0\ : STD_LOGIC;
  signal \Q_i_2__28_n_0\ : STD_LOGIC;
  signal \Q_i_2__29_n_0\ : STD_LOGIC;
  signal \Q_i_2__2_n_0\ : STD_LOGIC;
  signal \Q_i_2__30_n_0\ : STD_LOGIC;
  signal \Q_i_2__31_n_0\ : STD_LOGIC;
  signal \Q_i_2__3_n_0\ : STD_LOGIC;
  signal \Q_i_2__4_n_0\ : STD_LOGIC;
  signal \Q_i_2__5_n_0\ : STD_LOGIC;
  signal \Q_i_2__6_n_0\ : STD_LOGIC;
  signal \Q_i_2__7_n_0\ : STD_LOGIC;
  signal \Q_i_2__8_n_0\ : STD_LOGIC;
  signal \Q_i_2__9_n_0\ : STD_LOGIC;
  signal \Q_i_3__30_n_0\ : STD_LOGIC;
  signal \Q_i_4__14_n_0\ : STD_LOGIC;
  signal \Q_i_4__16_n_0\ : STD_LOGIC;
  signal \Q_i_4__17_n_0\ : STD_LOGIC;
  signal \Q_i_6__62_n_0\ : STD_LOGIC;
  signal \Q_i_6__66_n_0\ : STD_LOGIC;
  signal \Q_i_6__68_n_0\ : STD_LOGIC;
  signal \Q_i_6__71_n_0\ : STD_LOGIC;
  signal \Q_i_6__74_n_0\ : STD_LOGIC;
  signal \Q_i_7__65_n_0\ : STD_LOGIC;
  signal \Q_i_8__69_n_0\ : STD_LOGIC;
  signal \Q_i_8__76_n_0\ : STD_LOGIC;
  signal \Q_i_8__77_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q_reg_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Q_reg_i_12_n_3 : STD_LOGIC;
  signal \^regdst\ : STD_LOGIC;
  signal RegDst_reg_i_1_n_0 : STD_LOGIC;
  signal RegDst_reg_i_2_n_0 : STD_LOGIC;
  signal \^regwrite\ : STD_LOGIC;
  signal \^shamt_sel\ : STD_LOGIC;
  signal Shamt_sel_reg_i_1_n_0 : STD_LOGIC;
  signal Shamt_sel_reg_i_2_n_0 : STD_LOGIC;
  signal \^signed_flag\ : STD_LOGIC;
  signal signed_flag_reg_i_1_n_0 : STD_LOGIC;
  signal signed_flag_reg_i_2_n_0 : STD_LOGIC;
  signal NLW_Q_reg_i_12_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Q_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ALUOp_reg[2]_i_1\ : label is "soft_lutpair25";
  attribute XILINX_LEGACY_PRIM of \ALUOp_reg[3]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of ALUSrcA_reg : label is "LD";
  attribute SOFT_HLUTNM of ALUSrcA_reg_i_1 : label is "soft_lutpair34";
  attribute XILINX_LEGACY_PRIM of \ALUSrcB_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \ALUSrcB_reg[0]_i_1\ : label is "soft_lutpair34";
  attribute XILINX_LEGACY_PRIM of \ALUSrcB_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \ALUSrcB_reg[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ALUSrcB_reg[1]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[0]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_sequential_current_state[1]_i_1\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[0]\ : label is "memory_acess_load:0101,memory_address_compute:0011,instruction_decode:0010,clo_exe:1111,i_type_done:1000,i_type_exe:0111,jump_done:1101,instruction_fetch:0001,resetting:0000,r_type_exe:1011,branch_exe:1110,r_type_done:1100,memory_acess_save:0100,move:1001,multiply_exe:1010,memory_load_done:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[1]\ : label is "memory_acess_load:0101,memory_address_compute:0011,instruction_decode:0010,clo_exe:1111,i_type_done:1000,i_type_exe:0111,jump_done:1101,instruction_fetch:0001,resetting:0000,r_type_exe:1011,branch_exe:1110,r_type_done:1100,memory_acess_save:0100,move:1001,multiply_exe:1010,memory_load_done:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[2]\ : label is "memory_acess_load:0101,memory_address_compute:0011,instruction_decode:0010,clo_exe:1111,i_type_done:1000,i_type_exe:0111,jump_done:1101,instruction_fetch:0001,resetting:0000,r_type_exe:1011,branch_exe:1110,r_type_done:1100,memory_acess_save:0100,move:1001,multiply_exe:1010,memory_load_done:0110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_current_state_reg[3]\ : label is "memory_acess_load:0101,memory_address_compute:0011,instruction_decode:0010,clo_exe:1111,i_type_done:1000,i_type_exe:0111,jump_done:1101,instruction_fetch:0001,resetting:0000,r_type_exe:1011,branch_exe:1110,r_type_done:1100,memory_acess_save:0100,move:1001,multiply_exe:1010,memory_load_done:0110";
  attribute XILINX_LEGACY_PRIM of HI_EN_reg : label is "LD";
  attribute SOFT_HLUTNM of HI_EN_reg_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of HI_EN_reg_i_2 : label is "soft_lutpair31";
  attribute XILINX_LEGACY_PRIM of IorD_reg : label is "LD";
  attribute SOFT_HLUTNM of IorD_reg_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of MemWrite_INST_0 : label is "soft_lutpair33";
  attribute XILINX_LEGACY_PRIM of \Mem_to_Reg_reg[0]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \Mem_to_Reg_reg[1]\ : label is "LD";
  attribute XILINX_LEGACY_PRIM of \Mem_to_Reg_reg[2]\ : label is "LD";
  attribute SOFT_HLUTNM of \Mem_to_Reg_reg[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Mem_to_Reg_reg[2]_i_2\ : label is "soft_lutpair21";
  attribute XILINX_LEGACY_PRIM of \PCSource_reg[0]\ : label is "LD";
  attribute SOFT_HLUTNM of \PCSource_reg[0]_i_1\ : label is "soft_lutpair35";
  attribute XILINX_LEGACY_PRIM of \PCSource_reg[1]\ : label is "LD";
  attribute SOFT_HLUTNM of \PCSource_reg[1]_i_1\ : label is "soft_lutpair26";
  attribute XILINX_LEGACY_PRIM of PCWriteCond_reg : label is "LD";
  attribute SOFT_HLUTNM of PCWriteCond_reg_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of PCWriteCond_reg_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of PC_write_i_5 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Q_i_10__66\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Q_i_1__110\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Q_i_1__111\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Q_i_1__61\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Q_i_1__62\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Q_i_1__63\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Q_i_4__4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q_i_4__5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q_i_4__7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Q_i_4__9\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Q_i_6__67\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Q_i_6__68\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Q_i_6__73\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Q_i_6__74\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Q_i_8__69\ : label is "soft_lutpair28";
  attribute XILINX_LEGACY_PRIM of RegDst_reg : label is "LD";
  attribute SOFT_HLUTNM of RegDst_reg_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of RegDst_reg_i_2 : label is "soft_lutpair32";
  attribute XILINX_LEGACY_PRIM of Shamt_sel_reg : label is "LD";
  attribute SOFT_HLUTNM of Shamt_sel_reg_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \current[31]_i_3\ : label is "soft_lutpair31";
  attribute XILINX_LEGACY_PRIM of signed_flag_reg : label is "LD";
  attribute SOFT_HLUTNM of signed_flag_reg_i_1 : label is "soft_lutpair37";
begin
  ALUSrcA <= \^alusrca\;
  \FSM_sequential_current_state_reg[1]_1\(1 downto 0) <= \^fsm_sequential_current_state_reg[1]_1\(1 downto 0);
  O(3 downto 0) <= \^o\(3 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  Q_reg_0(3 downto 0) <= \^q_reg_0\(3 downto 0);
  Q_reg_2(3 downto 0) <= \^q_reg_2\(3 downto 0);
  Q_reg_3(3 downto 0) <= \^q_reg_3\(3 downto 0);
  Q_reg_4(3 downto 0) <= \^q_reg_4\(3 downto 0);
  Q_reg_5(3 downto 0) <= \^q_reg_5\(3 downto 0);
  Q_reg_6(3 downto 0) <= \^q_reg_6\(3 downto 0);
  Q_reg_7(3 downto 0) <= \^q_reg_7\(3 downto 0);
  Q_reg_8(3 downto 0) <= \^q_reg_8\(3 downto 0);
  RegDst <= \^regdst\;
  RegWrite <= \^regwrite\;
  Shamt_sel <= \^shamt_sel\;
  signed_flag <= \^signed_flag\;
\ALUOp_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUOp_reg[0]_i_1_n_0\,
      G => \ALUOp_reg[3]_i_2_n_0\,
      GE => '1',
      Q => ALUOp(0)
    );
\ALUOp_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF0F0088FF0F00"
    )
        port map (
      I0 => Op(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => signExtend_output(0),
      O => \ALUOp_reg[0]_i_1_n_0\
    );
\ALUOp_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Q_reg_12(0),
      G => \ALUOp_reg[3]_i_2_n_0\,
      GE => '1',
      Q => ALUOp(1)
    );
\ALUOp_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUOp_reg[2]_i_1_n_0\,
      G => \ALUOp_reg[3]_i_2_n_0\,
      GE => '1',
      Q => ALUOp(2)
    );
\ALUOp_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE00E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \ALUOp_reg[2]_0\,
      O => \ALUOp_reg[2]_i_1_n_0\
    );
\ALUOp_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Q_reg_12(1),
      G => \ALUOp_reg[3]_i_2_n_0\,
      GE => '1',
      Q => ALUOp(3)
    );
\ALUOp_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0E0FF000000FF"
    )
        port map (
      I0 => \ALUOp_reg[0]_0\,
      I1 => signed_flag_reg_0,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \ALUOp_reg[3]_i_2_n_0\
    );
ALUSrcA_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => ALUSrcA_reg_i_1_n_0,
      G => \ALUSrcB_reg[1]_i_2_n_0\,
      GE => '1',
      Q => \^alusrca\
    );
ALUSrcA_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => ALUSrcA_reg_i_1_n_0
    );
\ALUSrcB_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUSrcB_reg[0]_i_1_n_0\,
      G => \ALUSrcB_reg[1]_i_2_n_0\,
      GE => '1',
      Q => \^fsm_sequential_current_state_reg[1]_1\(0)
    );
\ALUSrcB_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => \ALUSrcB_reg[0]_i_1_n_0\
    );
\ALUSrcB_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \ALUSrcB_reg[1]_i_1_n_0\,
      G => \ALUSrcB_reg[1]_i_2_n_0\,
      GE => '1',
      Q => \^fsm_sequential_current_state_reg[1]_1\(1)
    );
\ALUSrcB_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => \ALUSrcB_reg[1]_i_1_n_0\
    );
\ALUSrcB_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6B03"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \ALUSrcB_reg[1]_i_2_n_0\
    );
\ARITH/PC_write_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(23),
      I2 => output(23),
      I3 => ALU_B(23),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_22_n_0\
    );
\ARITH/PC_write_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(22),
      I2 => output(22),
      I3 => ALU_B(22),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_23_n_0\
    );
\ARITH/PC_write_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(21),
      I2 => output(21),
      I3 => ALU_B(21),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_24_n_0\
    );
\ARITH/PC_write_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(20),
      I2 => output(20),
      I3 => ALU_B(20),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_25_n_0\
    );
\ARITH/PC_write_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(27),
      I2 => output(27),
      I3 => ALU_B(27),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_30_n_0\
    );
\ARITH/PC_write_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(26),
      I2 => output(26),
      I3 => ALU_B(26),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_31_n_0\
    );
\ARITH/PC_write_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(25),
      I2 => output(25),
      I3 => ALU_B(25),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_32_n_0\
    );
\ARITH/PC_write_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(24),
      I2 => output(24),
      I3 => ALU_B(24),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_33_n_0\
    );
\ARITH/PC_write_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(31),
      I2 => output(31),
      I3 => ALU_B(31),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_38_n_0\
    );
\ARITH/PC_write_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(30),
      I2 => output(30),
      I3 => ALU_B(30),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_39_n_0\
    );
\ARITH/PC_write_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(29),
      I2 => output(29),
      I3 => ALU_B(29),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_40_n_0\
    );
\ARITH/PC_write_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(28),
      I2 => output(28),
      I3 => ALU_B(28),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_41_n_0\
    );
\ARITH/PC_write_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(3),
      I2 => output(3),
      I3 => ALU_B(3),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_46_n_0\
    );
\ARITH/PC_write_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(2),
      I2 => output(2),
      I3 => ALU_B(2),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_47_n_0\
    );
\ARITH/PC_write_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(1),
      I2 => output(1),
      I3 => ALU_B(1),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_48_n_0\
    );
\ARITH/PC_write_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(0),
      I2 => output(0),
      I3 => ALU_B(0),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_49_n_0\
    );
\ARITH/PC_write_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(7),
      I2 => output(7),
      I3 => ALU_B(7),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_54_n_0\
    );
\ARITH/PC_write_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(6),
      I2 => output(6),
      I3 => ALU_B(6),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_55_n_0\
    );
\ARITH/PC_write_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(5),
      I2 => output(5),
      I3 => ALU_B(5),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_56_n_0\
    );
\ARITH/PC_write_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(4),
      I2 => output(4),
      I3 => ALU_B(4),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_57_n_0\
    );
\ARITH/PC_write_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(11),
      I2 => output(11),
      I3 => ALU_B(11),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_62_n_0\
    );
\ARITH/PC_write_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(10),
      I2 => output(10),
      I3 => ALU_B(10),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_63_n_0\
    );
\ARITH/PC_write_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(9),
      I2 => output(9),
      I3 => ALU_B(9),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_64_n_0\
    );
\ARITH/PC_write_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(8),
      I2 => output(8),
      I3 => ALU_B(8),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_65_n_0\
    );
\ARITH/PC_write_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(15),
      I2 => output(15),
      I3 => ALU_B(15),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_70_n_0\
    );
\ARITH/PC_write_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(14),
      I2 => output(14),
      I3 => ALU_B(14),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_71_n_0\
    );
\ARITH/PC_write_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(13),
      I2 => output(13),
      I3 => ALU_B(13),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_72_n_0\
    );
\ARITH/PC_write_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(12),
      I2 => output(12),
      I3 => ALU_B(12),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_73_n_0\
    );
\ARITH/PC_write_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(19),
      I2 => output(19),
      I3 => ALU_B(19),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_78_n_0\
    );
\ARITH/PC_write_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(18),
      I2 => output(18),
      I3 => ALU_B(18),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_79_n_0\
    );
\ARITH/PC_write_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(17),
      I2 => output(17),
      I3 => ALU_B(17),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_80_n_0\
    );
\ARITH/PC_write_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E41B1BE4"
    )
        port map (
      I0 => \^alusrca\,
      I1 => O4(16),
      I2 => output(16),
      I3 => ALU_B(16),
      I4 => ALUOp(1),
      O => \ARITH/PC_write_i_81_n_0\
    );
\FSM_sequential_current_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \FSM_sequential_current_state_reg[1]_0\
    );
\FSM_sequential_current_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03440044"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \FSM_sequential_current_state_reg[1]_2\,
      O => \FSM_sequential_current_state[1]_i_1_n_0\
    );
\FSM_sequential_current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030C0400030C04F"
    )
        port map (
      I0 => Op(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \FSM_sequential_current_state_reg[2]_0\,
      O => \FSM_sequential_current_state[2]_i_1_n_0\
    );
\FSM_sequential_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFEFEFFFEF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \FSM_sequential_current_state_reg[0]_2\,
      I4 => \^q\(0),
      I5 => \FSM_sequential_current_state_reg[0]_3\,
      O => \FSM_sequential_current_state[3]_i_1_n_0\
    );
\FSM_sequential_current_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888888880002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => Op(1),
      I3 => \FSM_sequential_current_state_reg[3]_2\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \FSM_sequential_current_state[3]_i_2_n_0\
    );
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \FSM_sequential_current_state[3]_i_1_n_0\,
      CLR => Reset,
      D => D(0),
      Q => \^q\(0)
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \FSM_sequential_current_state[3]_i_1_n_0\,
      CLR => Reset,
      D => \FSM_sequential_current_state[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\FSM_sequential_current_state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \FSM_sequential_current_state[3]_i_1_n_0\,
      CLR => Reset,
      D => \FSM_sequential_current_state[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\FSM_sequential_current_state_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \FSM_sequential_current_state[3]_i_1_n_0\,
      CLR => Reset,
      D => \FSM_sequential_current_state[3]_i_2_n_0\,
      Q => \^q\(3)
    );
HI_EN_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => HI_EN_reg_i_1_n_0,
      G => HI_EN_reg_i_2_n_0,
      GE => '1',
      Q => LO_EN
    );
HI_EN_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => HI_EN_reg_i_1_n_0
    );
HI_EN_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => HI_EN_reg_i_2_n_0
    );
IorD_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \^q\(2),
      G => IorD_reg_i_1_n_0,
      GE => '1',
      Q => IorD
    );
IorD_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      O => IorD_reg_i_1_n_0
    );
MemWrite_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => MemWrite
    );
\Mem_to_Reg_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Mem_to_Reg_reg[0]_i_1_n_0\,
      G => \Mem_to_Reg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => \FSM_sequential_current_state_reg[0]_0\(0)
    );
\Mem_to_Reg_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFF0F88888888"
    )
        port map (
      I0 => \Mem_to_Reg_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \Mem_to_Reg_reg[0]_1\,
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \Mem_to_Reg_reg[0]_i_1_n_0\
    );
\Mem_to_Reg_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Mem_to_Reg_reg[1]_i_1_n_0\,
      G => \Mem_to_Reg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => \FSM_sequential_current_state_reg[0]_0\(1)
    );
\Mem_to_Reg_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFF0F88888888"
    )
        port map (
      I0 => \Mem_to_Reg_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \Mem_to_Reg_reg[1]_1\,
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => \Mem_to_Reg_reg[1]_i_1_n_0\
    );
\Mem_to_Reg_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Mem_to_Reg_reg[2]_i_1_n_0\,
      G => \Mem_to_Reg_reg[2]_i_2_n_0\,
      GE => '1',
      Q => \FSM_sequential_current_state_reg[0]_0\(2)
    );
\Mem_to_Reg_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(3),
      O => \Mem_to_Reg_reg[2]_i_1_n_0\
    );
\Mem_to_Reg_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C30833C3"
    )
        port map (
      I0 => \Mem_to_Reg_reg[0]_2\,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \Mem_to_Reg_reg[2]_i_2_n_0\
    );
\PCSource_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \PCSource_reg[0]_i_1_n_0\,
      G => \PCSource_reg[1]_i_1_n_0\,
      GE => '1',
      Q => \FSM_sequential_current_state_reg[0]_1\(0)
    );
\PCSource_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \PCSource_reg[0]_i_1_n_0\
    );
\PCSource_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \Mem_to_Reg_reg[2]_i_1_n_0\,
      G => \PCSource_reg[1]_i_1_n_0\,
      GE => '1',
      Q => \FSM_sequential_current_state_reg[0]_1\(1)
    );
\PCSource_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58A5A505"
    )
        port map (
      I0 => \^q\(3),
      I1 => Q_reg_9,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \PCSource_reg[1]_i_1_n_0\
    );
PCWriteCond_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => PCWriteCond_reg_i_1_n_0,
      G => PCWriteCond_reg_i_2_n_0,
      GE => '1',
      Q => PCWriteCond
    );
PCWriteCond_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => PCWriteCond_reg_i_1_n_0
    );
PCWriteCond_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      O => PCWriteCond_reg_i_2_n_0
    );
PC_write_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PC_write_i_10_n_0,
      CO(2) => PC_write_i_10_n_1,
      CO(1) => PC_write_i_10_n_2,
      CO(0) => PC_write_i_10_n_3,
      CYINIT => ALUOp(1),
      DI(3 downto 0) => ALU_A(3 downto 0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \ARITH/PC_write_i_46_n_0\,
      S(2) => \ARITH/PC_write_i_47_n_0\,
      S(1) => \ARITH/PC_write_i_48_n_0\,
      S(0) => \ARITH/PC_write_i_49_n_0\
    );
PC_write_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_10_n_0,
      CO(3) => PC_write_i_12_n_0,
      CO(2) => PC_write_i_12_n_1,
      CO(1) => PC_write_i_12_n_2,
      CO(0) => PC_write_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(7 downto 4),
      O(3 downto 0) => \^q_reg_4\(3 downto 0),
      S(3) => \ARITH/PC_write_i_54_n_0\,
      S(2) => \ARITH/PC_write_i_55_n_0\,
      S(1) => \ARITH/PC_write_i_56_n_0\,
      S(0) => \ARITH/PC_write_i_57_n_0\
    );
PC_write_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_12_n_0,
      CO(3) => PC_write_i_13_n_0,
      CO(2) => PC_write_i_13_n_1,
      CO(1) => PC_write_i_13_n_2,
      CO(0) => PC_write_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(11 downto 8),
      O(3 downto 0) => \^q_reg_2\(3 downto 0),
      S(3) => \ARITH/PC_write_i_62_n_0\,
      S(2) => \ARITH/PC_write_i_63_n_0\,
      S(1) => \ARITH/PC_write_i_64_n_0\,
      S(0) => \ARITH/PC_write_i_65_n_0\
    );
PC_write_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_13_n_0,
      CO(3) => PC_write_i_15_n_0,
      CO(2) => PC_write_i_15_n_1,
      CO(1) => PC_write_i_15_n_2,
      CO(0) => PC_write_i_15_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(15 downto 12),
      O(3 downto 0) => \^q_reg_6\(3 downto 0),
      S(3) => \ARITH/PC_write_i_70_n_0\,
      S(2) => \ARITH/PC_write_i_71_n_0\,
      S(1) => \ARITH/PC_write_i_72_n_0\,
      S(0) => \ARITH/PC_write_i_73_n_0\
    );
PC_write_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_15_n_0,
      CO(3) => PC_write_i_16_n_0,
      CO(2) => PC_write_i_16_n_1,
      CO(1) => PC_write_i_16_n_2,
      CO(0) => PC_write_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(19 downto 16),
      O(3 downto 0) => \^q_reg_0\(3 downto 0),
      S(3) => \ARITH/PC_write_i_78_n_0\,
      S(2) => \ARITH/PC_write_i_79_n_0\,
      S(1) => \ARITH/PC_write_i_80_n_0\,
      S(0) => \ARITH/PC_write_i_81_n_0\
    );
PC_write_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080A050"
    )
        port map (
      I0 => \^q\(3),
      I1 => Q_reg_9,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => PCWrite
    );
PC_write_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_16_n_0,
      CO(3) => PC_write_i_6_n_0,
      CO(2) => PC_write_i_6_n_1,
      CO(1) => PC_write_i_6_n_2,
      CO(0) => PC_write_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(23 downto 20),
      O(3 downto 0) => \^q_reg_5\(3 downto 0),
      S(3) => \ARITH/PC_write_i_22_n_0\,
      S(2) => \ARITH/PC_write_i_23_n_0\,
      S(1) => \ARITH/PC_write_i_24_n_0\,
      S(0) => \ARITH/PC_write_i_25_n_0\
    );
PC_write_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_6_n_0,
      CO(3) => PC_write_i_7_n_0,
      CO(2) => PC_write_i_7_n_1,
      CO(1) => PC_write_i_7_n_2,
      CO(0) => PC_write_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => ALU_A(27 downto 24),
      O(3 downto 0) => \^q_reg_3\(3 downto 0),
      S(3) => \ARITH/PC_write_i_30_n_0\,
      S(2) => \ARITH/PC_write_i_31_n_0\,
      S(1) => \ARITH/PC_write_i_32_n_0\,
      S(0) => \ARITH/PC_write_i_33_n_0\
    );
PC_write_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_7_n_0,
      CO(3) => PC_write_i_9_n_0,
      CO(2) => PC_write_i_9_n_1,
      CO(1) => PC_write_i_9_n_2,
      CO(0) => PC_write_i_9_n_3,
      CYINIT => '0',
      DI(3) => A(0),
      DI(2 downto 0) => ALU_A(30 downto 28),
      O(3 downto 0) => \^q_reg_7\(3 downto 0),
      S(3) => \ARITH/PC_write_i_38_n_0\,
      S(2) => \ARITH/PC_write_i_39_n_0\,
      S(1) => \ARITH/PC_write_i_40_n_0\,
      S(0) => \ARITH/PC_write_i_41_n_0\
    );
\Q_i_10__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(24),
      I1 => ALU_B(23),
      I2 => Shamt(1),
      I3 => ALU_B(22),
      I4 => Shamt(0),
      I5 => ALU_B(21),
      O => \ALU_map/R_1\(21)
    );
\Q_i_10__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(26),
      I1 => ALU_B(25),
      I2 => Shamt(1),
      I3 => ALU_B(24),
      I4 => Shamt(0),
      I5 => ALU_B(23),
      O => \ALU_map/R_1\(23)
    );
\Q_i_10__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(29),
      I1 => ALU_B(28),
      I2 => Shamt(1),
      I3 => ALU_B(27),
      I4 => Shamt(0),
      I5 => ALU_B(26),
      O => \ALU_map/R_1\(26)
    );
\Q_i_10__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ALU_B(0),
      I1 => Shamt(1),
      I2 => ALU_B(1),
      I3 => Shamt(0),
      I4 => ALU_B(2),
      O => \ALU_map/L_1\(2)
    );
\Q_i_11__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(20),
      I1 => ALU_B(19),
      I2 => Shamt(1),
      I3 => ALU_B(18),
      I4 => Shamt(0),
      I5 => ALU_B(17),
      O => \ALU_map/R_1\(17)
    );
\Q_i_11__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(22),
      I1 => ALU_B(21),
      I2 => Shamt(1),
      I3 => ALU_B(20),
      I4 => Shamt(0),
      I5 => ALU_B(19),
      O => \ALU_map/R_1\(19)
    );
\Q_i_11__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(25),
      I1 => ALU_B(24),
      I2 => Shamt(1),
      I3 => ALU_B(23),
      I4 => Shamt(0),
      I5 => ALU_B(22),
      O => \ALU_map/R_1\(22)
    );
\Q_i_12__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(16),
      I1 => ALU_B(15),
      I2 => Shamt(1),
      I3 => ALU_B(14),
      I4 => Shamt(0),
      I5 => ALU_B(13),
      O => \ALU_map/R_1\(13)
    );
\Q_i_12__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(18),
      I1 => ALU_B(17),
      I2 => Shamt(1),
      I3 => ALU_B(16),
      I4 => Shamt(0),
      I5 => ALU_B(15),
      O => \ALU_map/R_1\(15)
    );
\Q_i_12__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(21),
      I1 => ALU_B(20),
      I2 => Shamt(1),
      I3 => ALU_B(19),
      I4 => Shamt(0),
      I5 => ALU_B(18),
      O => \ALU_map/R_1\(18)
    );
\Q_i_13__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(17),
      I1 => ALU_B(16),
      I2 => Shamt(1),
      I3 => ALU_B(15),
      I4 => Shamt(0),
      I5 => ALU_B(14),
      O => \ALU_map/R_1\(14)
    );
\Q_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(31),
      I1 => ALU_B(30),
      I2 => Shamt(1),
      I3 => ALU_B(29),
      I4 => Shamt(0),
      I5 => ALU_B(28),
      O => \ALU_map/R_1\(28)
    );
\Q_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(27),
      I1 => ALU_B(26),
      I2 => Shamt(1),
      I3 => ALU_B(25),
      I4 => Shamt(0),
      I5 => ALU_B(24),
      O => \ALU_map/R_1\(24)
    );
\Q_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(23),
      I1 => ALU_B(22),
      I2 => Shamt(1),
      I3 => ALU_B(21),
      I4 => Shamt(0),
      I5 => ALU_B(20),
      O => \ALU_map/R_1\(20)
    );
\Q_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(0),
      I1 => ALU_B(1),
      I2 => Shamt(1),
      I3 => ALU_B(2),
      I4 => Shamt(0),
      I5 => ALU_B(3),
      O => \ALU_map/L_1\(3)
    );
Q_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(19),
      I1 => ALU_B(18),
      I2 => Shamt(1),
      I3 => ALU_B(17),
      I4 => Shamt(0),
      I5 => ALU_B(16),
      O => \ALU_map/R_1\(16)
    );
\Q_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \FSM_sequential_current_state_reg[3]_0\
    );
\Q_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \FSM_sequential_current_state_reg[3]_1\
    );
\Q_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => MDR_EN
    );
\Q_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => ALU_out_EN
    );
\Q_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => A_EN
    );
\Q_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__1_n_0\,
      I1 => \^o\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(2),
      I4 => ALUOp(3),
      O => I10(2)
    );
\Q_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__2_n_0\,
      I1 => \^q_reg_0\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(18),
      I4 => ALUOp(3),
      O => I10(18)
    );
\Q_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__3_n_0\,
      I1 => \^q_reg_2\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(10),
      I4 => ALUOp(3),
      O => I10(10)
    );
\Q_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__4_n_0\,
      I1 => \^q_reg_3\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(26),
      I4 => ALUOp(3),
      O => I10(26)
    );
\Q_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__5_n_0\,
      I1 => \^q_reg_4\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(6),
      I4 => ALUOp(3),
      O => I10(6)
    );
\Q_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__6_n_0\,
      I1 => \^q_reg_5\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(22),
      I4 => ALUOp(3),
      O => I10(22)
    );
\Q_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__7_n_0\,
      I1 => \^q_reg_6\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(14),
      I4 => ALUOp(3),
      O => I10(14)
    );
\Q_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__8_n_0\,
      I1 => \^q_reg_7\(2),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(30),
      I4 => ALUOp(3),
      O => I10(30)
    );
\Q_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__9_n_0\,
      I1 => \^q_reg_4\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(4),
      I4 => ALUOp(3),
      O => I10(4)
    );
\Q_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__10_n_0\,
      I1 => \^q_reg_5\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(20),
      I4 => ALUOp(3),
      O => I10(20)
    );
\Q_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__11_n_0\,
      I1 => \^q_reg_6\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(12),
      I4 => ALUOp(3),
      O => I10(12)
    );
\Q_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__12_n_0\,
      I1 => \^q_reg_7\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(28),
      I4 => ALUOp(3),
      O => I10(28)
    );
\Q_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__13_n_0\,
      I1 => \^q_reg_2\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(8),
      I4 => ALUOp(3),
      O => I10(8)
    );
\Q_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__14_n_0\,
      I1 => \^q_reg_3\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(24),
      I4 => ALUOp(3),
      O => I10(24)
    );
\Q_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__15_n_0\,
      I1 => \^o\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(1),
      I4 => ALUOp(3),
      O => I10(1)
    );
\Q_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__16_n_0\,
      I1 => \^q_reg_0\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(17),
      I4 => ALUOp(3),
      O => I10(17)
    );
\Q_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__17_n_0\,
      I1 => \^q_reg_2\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(9),
      I4 => ALUOp(3),
      O => I10(9)
    );
\Q_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__18_n_0\,
      I1 => \^q_reg_3\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(25),
      I4 => ALUOp(3),
      O => I10(25)
    );
\Q_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__19_n_0\,
      I1 => \^q_reg_4\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(5),
      I4 => ALUOp(3),
      O => I10(5)
    );
\Q_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__20_n_0\,
      I1 => \^q_reg_5\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(21),
      I4 => ALUOp(3),
      O => I10(21)
    );
\Q_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__21_n_0\,
      I1 => \^q_reg_6\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(13),
      I4 => ALUOp(3),
      O => I10(13)
    );
\Q_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__22_n_0\,
      I1 => \^q_reg_7\(1),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(29),
      I4 => ALUOp(3),
      O => I10(29)
    );
\Q_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__23_n_0\,
      I1 => \^o\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(3),
      I4 => ALUOp(3),
      O => I10(3)
    );
\Q_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__24_n_0\,
      I1 => \^q_reg_0\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(19),
      I4 => ALUOp(3),
      O => I10(19)
    );
\Q_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__25_n_0\,
      I1 => \^q_reg_2\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(11),
      I4 => ALUOp(3),
      O => I10(11)
    );
\Q_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__26_n_0\,
      I1 => \^q_reg_3\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(27),
      I4 => ALUOp(3),
      O => I10(27)
    );
\Q_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__27_n_0\,
      I1 => \^q_reg_4\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(7),
      I4 => ALUOp(3),
      O => I10(7)
    );
\Q_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__28_n_0\,
      I1 => \^q_reg_5\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(23),
      I4 => ALUOp(3),
      O => I10(23)
    );
\Q_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__29_n_0\,
      I1 => \^q_reg_6\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(15),
      I4 => ALUOp(3),
      O => I10(15)
    );
\Q_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__30_n_0\,
      I1 => \^q_reg_7\(3),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(31),
      I4 => ALUOp(3),
      O => I10(31)
    );
\Q_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Q_i_2__31_n_0\,
      I1 => \^q_reg_0\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/LogicalR\(16),
      I4 => ALUOp(3),
      O => I10(16)
    );
Q_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_1(0)
    );
\Q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \ALU_map/R_3\(18),
      I1 => \ALU_map/R_3\(2),
      I2 => ALUOp(1),
      I3 => Shamt(3),
      I4 => \Q_i_7__65_n_0\,
      I5 => Shamt(4),
      O => \Q_i_2__1_n_0\
    );
\Q_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(20),
      I2 => ALUOp(1),
      I3 => \Q_i_6__71_n_0\,
      I4 => Shamt(4),
      I5 => Q_reg_11(3),
      O => \Q_i_2__10_n_0\
    );
\Q_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(28),
      I1 => \ALU_map/R_3\(12),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(12),
      I4 => Shamt(4),
      O => \Q_i_2__11_n_0\
    );
\Q_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(28),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(12),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(28),
      O => \Q_i_2__12_n_0\
    );
\Q_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(24),
      I1 => \ALU_map/R_3\(8),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(8),
      I4 => Shamt(4),
      O => \Q_i_2__13_n_0\
    );
\Q_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(24),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(8),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(24),
      O => \Q_i_2__14_n_0\
    );
\Q_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(17),
      I1 => \ALU_map/R_3\(1),
      I2 => ALUOp(1),
      I3 => \Q_i_6__62_n_0\,
      I4 => Shamt(4),
      O => \Q_i_2__15_n_0\
    );
\Q_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(17),
      I2 => ALUOp(1),
      I3 => \Q_i_6__62_n_0\,
      I4 => Shamt(4),
      I5 => Q_reg_11(0),
      O => \Q_i_2__16_n_0\
    );
\Q_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(25),
      I1 => \ALU_map/R_3\(9),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(9),
      I4 => Shamt(4),
      O => \Q_i_2__17_n_0\
    );
\Q_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(25),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(9),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(25),
      O => \Q_i_2__18_n_0\
    );
\Q_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0C0CFC0C0"
    )
        port map (
      I0 => \ALU_map/R_3\(21),
      I1 => \ALU_map/R_3\(5),
      I2 => ALUOp(1),
      I3 => Shamt(3),
      I4 => \ALU_map/L_2\(5),
      I5 => Shamt(4),
      O => \Q_i_2__19_n_0\
    );
\Q_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(18),
      I2 => ALUOp(1),
      I3 => \Q_i_4__17_n_0\,
      I4 => Shamt(4),
      I5 => Q_reg_11(1),
      O => \Q_i_2__2_n_0\
    );
\Q_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(21),
      I2 => ALUOp(1),
      I3 => \Q_i_4__16_n_0\,
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(21),
      O => \Q_i_2__20_n_0\
    );
\Q_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(29),
      I1 => \ALU_map/R_3\(13),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(13),
      I4 => Shamt(4),
      O => \Q_i_2__21_n_0\
    );
\Q_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(29),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(13),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(29),
      O => \Q_i_2__22_n_0\
    );
\Q_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(19),
      I1 => \ALU_map/R_3\(3),
      I2 => ALUOp(1),
      I3 => \Q_i_6__66_n_0\,
      I4 => Shamt(4),
      O => \Q_i_2__23_n_0\
    );
\Q_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(19),
      I2 => ALUOp(1),
      I3 => \Q_i_6__66_n_0\,
      I4 => Shamt(4),
      I5 => Q_reg_11(2),
      O => \Q_i_2__24_n_0\
    );
\Q_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(27),
      I1 => \ALU_map/R_3\(11),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(11),
      I4 => Shamt(4),
      O => \Q_i_2__25_n_0\
    );
\Q_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(27),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(11),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(27),
      O => \Q_i_2__26_n_0\
    );
\Q_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(23),
      I1 => \ALU_map/R_3\(7),
      I2 => ALUOp(1),
      I3 => \Q_i_6__68_n_0\,
      I4 => Shamt(4),
      O => \Q_i_2__27_n_0\
    );
\Q_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(23),
      I2 => ALUOp(1),
      I3 => \Q_i_6__68_n_0\,
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(23),
      O => \Q_i_2__28_n_0\
    );
\Q_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(31),
      I1 => \ALU_map/R_3\(15),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(15),
      I4 => Shamt(4),
      O => \Q_i_2__29_n_0\
    );
\Q_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(26),
      I1 => \ALU_map/R_3\(10),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(10),
      I4 => Shamt(4),
      O => \Q_i_2__3_n_0\
    );
\Q_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(31),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(15),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(31),
      O => \Q_i_2__30_n_0\
    );
\Q_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(16),
      I2 => ALUOp(1),
      I3 => \Q_i_8__76_n_0\,
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(16),
      O => \Q_i_2__31_n_0\
    );
\Q_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_3__30_n_0\,
      I1 => \^o\(0),
      I2 => ALUOp(2),
      I3 => \ALU_map/CompR\(0),
      I4 => ALUOp(3),
      I5 => \ALU_map/LogicalR\(0),
      O => I10(0)
    );
\Q_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(26),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(10),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(26),
      O => \Q_i_2__4_n_0\
    );
\Q_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(22),
      I1 => \ALU_map/R_3\(6),
      I2 => ALUOp(1),
      I3 => \Q_i_6__74_n_0\,
      I4 => Shamt(4),
      O => \Q_i_2__5_n_0\
    );
\Q_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(22),
      I2 => ALUOp(1),
      I3 => \Q_i_6__74_n_0\,
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(22),
      O => \Q_i_2__6_n_0\
    );
\Q_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(30),
      I1 => \ALU_map/R_3\(14),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(14),
      I4 => Shamt(4),
      O => \Q_i_2__7_n_0\
    );
\Q_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_3\(30),
      I2 => ALUOp(1),
      I3 => \ALU_map/L_3\(14),
      I4 => Shamt(4),
      I5 => \ALU_map/L_3\(30),
      O => \Q_i_2__8_n_0\
    );
\Q_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(20),
      I1 => \ALU_map/R_3\(4),
      I2 => ALUOp(1),
      I3 => \Q_i_6__71_n_0\,
      I4 => Shamt(4),
      O => \Q_i_2__9_n_0\
    );
Q_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(31),
      I3 => output(31),
      I4 => O4(31),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(31)
    );
\Q_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(1),
      I3 => output(1),
      I4 => O4(1),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(1)
    );
\Q_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(2),
      I3 => output(2),
      I4 => O4(2),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(2)
    );
\Q_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(11),
      I3 => output(11),
      I4 => O4(11),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(11)
    );
\Q_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(12),
      I3 => output(12),
      I4 => O4(12),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(12)
    );
\Q_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(13),
      I3 => output(13),
      I4 => O4(13),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(13)
    );
\Q_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(14),
      I3 => output(14),
      I4 => O4(14),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(14)
    );
\Q_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(15),
      I3 => output(15),
      I4 => O4(15),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(15)
    );
\Q_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(16),
      I3 => output(16),
      I4 => O4(16),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(16)
    );
\Q_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(17),
      I3 => output(17),
      I4 => O4(17),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(17)
    );
\Q_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(18),
      I3 => output(18),
      I4 => O4(18),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(18)
    );
\Q_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(19),
      I3 => output(19),
      I4 => O4(19),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(19)
    );
\Q_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(20),
      I3 => output(20),
      I4 => O4(20),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(20)
    );
\Q_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(3),
      I3 => output(3),
      I4 => O4(3),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(3)
    );
\Q_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(21),
      I3 => output(21),
      I4 => O4(21),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(21)
    );
\Q_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(22),
      I3 => output(22),
      I4 => O4(22),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(22)
    );
\Q_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(23),
      I3 => output(23),
      I4 => O4(23),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(23)
    );
\Q_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(24),
      I3 => output(24),
      I4 => O4(24),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(24)
    );
\Q_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(25),
      I3 => output(25),
      I4 => O4(25),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(25)
    );
\Q_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(26),
      I3 => output(26),
      I4 => O4(26),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(26)
    );
\Q_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(27),
      I3 => output(27),
      I4 => O4(27),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(27)
    );
\Q_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(28),
      I3 => output(28),
      I4 => O4(28),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(28)
    );
\Q_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(29),
      I3 => output(29),
      I4 => O4(29),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(29)
    );
\Q_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(30),
      I3 => output(30),
      I4 => O4(30),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(30)
    );
\Q_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(4),
      I3 => output(4),
      I4 => O4(4),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(4)
    );
\Q_i_3__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \ALU_map/R_3\(16),
      I1 => Q_reg_10(0),
      I2 => ALUOp(1),
      I3 => \Q_i_8__76_n_0\,
      I4 => Shamt(4),
      O => \Q_i_3__30_n_0\
    );
\Q_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(5),
      I3 => output(5),
      I4 => O4(5),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(5)
    );
\Q_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(6),
      I3 => output(6),
      I4 => O4(6),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(6)
    );
\Q_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(7),
      I3 => output(7),
      I4 => O4(7),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(7)
    );
\Q_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(8),
      I3 => output(8),
      I4 => O4(8),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(8)
    );
\Q_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(9),
      I3 => output(9),
      I4 => O4(9),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(9)
    );
\Q_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(10),
      I3 => output(10),
      I4 => O4(10),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(10)
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(30),
      I1 => \ALU_map/R_1\(26),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(22),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(18),
      O => \ALU_map/R_3\(18)
    );
\Q_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => Shamt(3),
      I1 => \Q_i_4__14_n_0\,
      I2 => Shamt(1),
      I3 => \ALU_map/R_0\(30),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(26),
      O => \ALU_map/R_3\(26)
    );
\Q_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_map/R_2\(30),
      I1 => Shamt(3),
      I2 => \ALU_map/R_1\(26),
      I3 => Shamt(2),
      I4 => \ALU_map/R_1\(22),
      O => \ALU_map/R_3\(22)
    );
\Q_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(31),
      I1 => \ALU_map/R_1\(27),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(23),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(19),
      O => \ALU_map/R_3\(19)
    );
\Q_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => Shamt(3),
      I1 => \Q_i_4__14_n_0\,
      I2 => Shamt(1),
      I3 => \ALU_map/R_0\(31),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(27),
      O => \ALU_map/R_3\(27)
    );
\Q_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \ALU_map/R_2\(31),
      I1 => Shamt(3),
      I2 => \ALU_map/R_1\(27),
      I3 => Shamt(2),
      I4 => \ALU_map/R_1\(23),
      O => \ALU_map/R_3\(23)
    );
\Q_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
        port map (
      I0 => Shamt(3),
      I1 => Shamt(2),
      I2 => Shamt(1),
      I3 => ALUOp(0),
      I4 => Shamt(0),
      I5 => ALU_B(31),
      O => \ALU_map/R_3\(31)
    );
\Q_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2020202A0000000"
    )
        port map (
      I0 => ALUOp(0),
      I1 => \^fsm_sequential_current_state_reg[1]_1\(0),
      I2 => \^fsm_sequential_current_state_reg[1]_1\(1),
      I3 => input_1(1),
      I4 => \^signed_flag\,
      I5 => MemoryDataOut(2),
      O => \Q_i_4__14_n_0\
    );
\Q_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B200FF00B200"
    )
        port map (
      I0 => \^q_reg_7\(3),
      I1 => ALU_B(31),
      I2 => ALU_A(31),
      I3 => ALUOp(1),
      I4 => ALUOp(0),
      I5 => Q_reg_i_12_n_3,
      O => \ALU_map/CompR\(0)
    );
\Q_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \Q_i_2__12_0\(0),
      I1 => Shamt(2),
      I2 => Shamt(1),
      I3 => \ALU_map/L_0\(1),
      I4 => Shamt(3),
      O => \Q_i_4__16_n_0\
    );
\Q_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A202A2A2"
    )
        port map (
      I0 => \Q_i_7__65_n_0\,
      I1 => input_0(0),
      I2 => \^shamt_sel\,
      I3 => \^alusrca\,
      I4 => O4(3),
      I5 => output(3),
      O => \Q_i_4__17_n_0\
    );
\Q_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => Shamt(3),
      I1 => Shamt(2),
      I2 => \Q_i_4__14_n_0\,
      I3 => Shamt(1),
      I4 => \ALU_map/R_0\(30),
      O => \ALU_map/R_3\(30)
    );
\Q_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(5),
      I1 => \Q_i_2__12_0\(9),
      I2 => Shamt(3),
      I3 => \^q_reg_8\(1),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(22),
      O => \ALU_map/L_3\(22)
    );
\Q_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(6),
      I1 => \Q_i_2__12_0\(10),
      I2 => Shamt(3),
      I3 => \^q_reg_8\(2),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(23),
      O => \ALU_map/L_3\(23)
    );
\Q_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(7),
      I1 => \Q_i_2__12_0\(11),
      I2 => Shamt(3),
      I3 => \^q_reg_8\(3),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(24),
      O => \ALU_map/L_3\(24)
    );
\Q_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(8),
      I1 => \^q_reg_8\(0),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(21),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(25),
      O => \ALU_map/L_3\(25)
    );
\Q_i_4__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(9),
      I1 => \^q_reg_8\(1),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(22),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(26),
      O => \ALU_map/L_3\(26)
    );
\Q_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(10),
      I1 => \^q_reg_8\(2),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(23),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(27),
      O => \ALU_map/L_3\(27)
    );
\Q_i_4__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(11),
      I1 => \^q_reg_8\(3),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(24),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(28),
      O => \ALU_map/L_3\(28)
    );
\Q_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_8\(0),
      I1 => \ALU_map/L_1\(21),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(25),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(29),
      O => \ALU_map/L_3\(29)
    );
\Q_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_8\(1),
      I1 => \ALU_map/L_1\(22),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(26),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(30),
      O => \ALU_map/L_3\(30)
    );
\Q_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_1\(28),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(24),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(20),
      O => \ALU_map/R_3\(20)
    );
\Q_i_4__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_8\(2),
      I1 => \ALU_map/L_1\(23),
      I2 => Shamt(3),
      I3 => \ALU_map/L_1\(27),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(31),
      O => \ALU_map/L_3\(31)
    );
\Q_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => Shamt(3),
      I1 => \Q_i_4__14_n_0\,
      I2 => Shamt(2),
      I3 => \ALU_map/R_1\(28),
      O => \ALU_map/R_3\(28)
    );
\Q_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => Shamt(3),
      I2 => \ALU_map/R_1\(28),
      I3 => Shamt(2),
      I4 => \ALU_map/R_1\(24),
      O => \ALU_map/R_3\(24)
    );
\Q_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(29),
      I1 => \ALU_map/R_1\(25),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(21),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(17),
      O => \ALU_map/R_3\(17)
    );
\Q_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => Shamt(3),
      I2 => \ALU_map/R_1\(29),
      I3 => Shamt(2),
      I4 => \ALU_map/R_1\(25),
      O => \ALU_map/R_3\(25)
    );
\Q_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_4__14_n_0\,
      I1 => \ALU_map/R_1\(29),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(25),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(21),
      O => \ALU_map/R_3\(21)
    );
\Q_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => Shamt(3),
      I1 => \Q_i_4__14_n_0\,
      I2 => Shamt(2),
      I3 => \ALU_map/R_1\(29),
      O => \ALU_map/R_3\(29)
    );
Q_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5668566856566868"
    )
        port map (
      I0 => ALUOp(1),
      I1 => ALUOp(0),
      I2 => ALU_B(0),
      I3 => output(0),
      I4 => O4(0),
      I5 => \^alusrca\,
      O => \ALU_map/LogicalR\(0)
    );
\Q_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(13),
      I1 => \Q_i_2__11_0\(8),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(4),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(0),
      O => \ALU_map/R_3\(1)
    );
\Q_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(14),
      I1 => \Q_i_2__11_0\(9),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(5),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(1),
      O => \ALU_map/R_3\(2)
    );
\Q_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(23),
      I1 => \ALU_map/R_1\(19),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(15),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(10),
      O => \ALU_map/R_3\(11)
    );
\Q_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(24),
      I1 => \ALU_map/R_1\(20),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(16),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(11),
      O => \ALU_map/R_3\(12)
    );
\Q_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(25),
      I1 => \ALU_map/R_1\(21),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(17),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(13),
      O => \ALU_map/R_3\(13)
    );
\Q_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(26),
      I1 => \ALU_map/R_1\(22),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(18),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(14),
      O => \ALU_map/R_3\(14)
    );
\Q_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(27),
      I1 => \ALU_map/R_1\(23),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(19),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(15),
      O => \ALU_map/R_3\(15)
    );
\Q_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/L_1\(4),
      I1 => \Q_i_2__12_0\(3),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(7),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(11),
      O => \ALU_map/L_3\(16)
    );
\Q_i_5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_2__12_0\(4),
      I1 => \Q_i_2__12_0\(8),
      I2 => Shamt(3),
      I3 => \^q_reg_8\(0),
      I4 => Shamt(2),
      I5 => \ALU_map/L_1\(21),
      O => \ALU_map/L_3\(21)
    );
\Q_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(28),
      I1 => ALU_B(29),
      I2 => Shamt(1),
      I3 => ALU_B(30),
      I4 => Shamt(0),
      I5 => ALU_B(31),
      O => \ALU_map/L_1\(31)
    );
\Q_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(15),
      I1 => \Q_i_2__11_0\(10),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(6),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(2),
      O => \ALU_map/R_3\(3)
    );
\Q_i_5__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^regwrite\,
      I1 => read_register_2(0),
      I2 => \^regdst\,
      I3 => input_1(0),
      O => Q_reg
    );
\Q_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(16),
      I1 => \Q_i_2__11_0\(11),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(7),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(3),
      O => \ALU_map/R_3\(4)
    );
\Q_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(17),
      I1 => \ALU_map/R_1\(13),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(8),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(4),
      O => \ALU_map/R_3\(5)
    );
\Q_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(18),
      I1 => \ALU_map/R_1\(14),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(9),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(5),
      O => \ALU_map/R_3\(6)
    );
\Q_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(19),
      I1 => \ALU_map/R_1\(15),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(10),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(6),
      O => \ALU_map/R_3\(7)
    );
\Q_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(20),
      I1 => \ALU_map/R_1\(16),
      I2 => Shamt(3),
      I3 => \Q_i_2__11_0\(11),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(7),
      O => \ALU_map/R_3\(8)
    );
\Q_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(21),
      I1 => \ALU_map/R_1\(17),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(13),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(8),
      O => \ALU_map/R_3\(9)
    );
\Q_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(22),
      I1 => \ALU_map/R_1\(18),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(14),
      I4 => Shamt(2),
      I5 => \Q_i_2__11_0\(9),
      O => \ALU_map/R_3\(10)
    );
\Q_i_6__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/R_1\(28),
      I1 => \ALU_map/R_1\(24),
      I2 => Shamt(3),
      I3 => \ALU_map/R_1\(20),
      I4 => Shamt(2),
      I5 => \ALU_map/R_1\(16),
      O => \ALU_map/R_3\(16)
    );
\Q_i_6__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => Shamt(2),
      I1 => ALU_B(1),
      I2 => Shamt(0),
      I3 => ALU_B(0),
      I4 => Shamt(1),
      I5 => Shamt(3),
      O => \Q_i_6__62_n_0\
    );
\Q_i_6__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => Shamt(1),
      I1 => \ALU_map/L_0\(1),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(0),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(4),
      O => \ALU_map/L_3\(9)
    );
\Q_i_6__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_8__69_n_0\,
      I1 => \Q_i_2__12_0\(0),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(4),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(8),
      O => \ALU_map/L_3\(13)
    );
\Q_i_6__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ALU_B(1),
      I1 => Shamt(0),
      I2 => ALU_B(0),
      I3 => Shamt(1),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(0),
      O => \ALU_map/L_2\(5)
    );
\Q_i_6__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Shamt(2),
      I1 => \ALU_map/L_1\(3),
      I2 => Shamt(3),
      O => \Q_i_6__66_n_0\
    );
\Q_i_6__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALU_map/L_1\(3),
      I1 => Shamt(3),
      I2 => \Q_i_2__12_0\(2),
      I3 => Shamt(2),
      I4 => \Q_i_2__12_0\(6),
      O => \ALU_map/L_3\(11)
    );
\Q_i_6__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Q_i_2__12_0\(2),
      I1 => Shamt(2),
      I2 => \ALU_map/L_1\(3),
      I3 => Shamt(3),
      O => \Q_i_6__68_n_0\
    );
\Q_i_6__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/L_1\(3),
      I1 => \Q_i_2__12_0\(2),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(6),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(10),
      O => \ALU_map/L_3\(15)
    );
\Q_i_6__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Q_i_8__77_n_0\,
      I1 => Shamt(3),
      I2 => \ALU_map/L_1\(4),
      I3 => Shamt(2),
      I4 => \Q_i_2__12_0\(3),
      O => \ALU_map/L_3\(8)
    );
\Q_i_6__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \ALU_map/L_1\(4),
      I1 => Shamt(2),
      I2 => Shamt(1),
      I3 => ALU_B(0),
      I4 => Shamt(0),
      I5 => Shamt(3),
      O => \Q_i_6__71_n_0\
    );
\Q_i_6__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_i_8__77_n_0\,
      I1 => \ALU_map/L_1\(4),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(3),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(7),
      O => \ALU_map/L_3\(12)
    );
\Q_i_6__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ALU_map/L_1\(2),
      I1 => Shamt(3),
      I2 => \Q_i_2__12_0\(1),
      I3 => Shamt(2),
      I4 => \Q_i_2__12_0\(5),
      O => \ALU_map/L_3\(10)
    );
\Q_i_6__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Q_i_2__12_0\(1),
      I1 => Shamt(2),
      I2 => \ALU_map/L_1\(2),
      I3 => Shamt(3),
      O => \Q_i_6__74_n_0\
    );
\Q_i_6__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ALU_map/L_1\(2),
      I1 => \Q_i_2__12_0\(1),
      I2 => Shamt(3),
      I3 => \Q_i_2__12_0\(5),
      I4 => Shamt(2),
      I5 => \Q_i_2__12_0\(9),
      O => \ALU_map/L_3\(14)
    );
\Q_i_6__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(14),
      I1 => ALU_B(15),
      I2 => Shamt(1),
      I3 => ALU_B(16),
      I4 => Shamt(0),
      I5 => ALU_B(17),
      O => \^q_reg_8\(0)
    );
\Q_i_6__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(16),
      I1 => ALU_B(17),
      I2 => Shamt(1),
      I3 => ALU_B(18),
      I4 => Shamt(0),
      I5 => ALU_B(19),
      O => \^q_reg_8\(2)
    );
\Q_i_6__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(17),
      I1 => ALU_B(18),
      I2 => Shamt(1),
      I3 => ALU_B(19),
      I4 => Shamt(0),
      I5 => ALU_B(20),
      O => \^q_reg_8\(3)
    );
\Q_i_6__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(19),
      I1 => ALU_B(20),
      I2 => Shamt(1),
      I3 => ALU_B(21),
      I4 => Shamt(0),
      I5 => ALU_B(22),
      O => \ALU_map/L_1\(22)
    );
\Q_i_6__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(20),
      I1 => ALU_B(21),
      I2 => Shamt(1),
      I3 => ALU_B(22),
      I4 => Shamt(0),
      I5 => ALU_B(23),
      O => \ALU_map/L_1\(23)
    );
\Q_i_6__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(21),
      I1 => ALU_B(22),
      I2 => Shamt(1),
      I3 => ALU_B(23),
      I4 => Shamt(0),
      I5 => ALU_B(24),
      O => \ALU_map/L_1\(24)
    );
\Q_i_6__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(22),
      I1 => ALU_B(23),
      I2 => Shamt(1),
      I3 => ALU_B(24),
      I4 => Shamt(0),
      I5 => ALU_B(25),
      O => \ALU_map/L_1\(25)
    );
\Q_i_6__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(23),
      I1 => ALU_B(24),
      I2 => Shamt(1),
      I3 => ALU_B(25),
      I4 => Shamt(0),
      I5 => ALU_B(26),
      O => \ALU_map/L_1\(26)
    );
\Q_i_6__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(24),
      I1 => ALU_B(25),
      I2 => Shamt(1),
      I3 => ALU_B(26),
      I4 => Shamt(0),
      I5 => ALU_B(27),
      O => \ALU_map/L_1\(27)
    );
\Q_i_6__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(25),
      I1 => ALU_B(26),
      I2 => Shamt(1),
      I3 => ALU_B(27),
      I4 => Shamt(0),
      I5 => ALU_B(28),
      O => \ALU_map/L_1\(28)
    );
\Q_i_6__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(26),
      I1 => ALU_B(27),
      I2 => Shamt(1),
      I3 => ALU_B(28),
      I4 => Shamt(0),
      I5 => ALU_B(29),
      O => \ALU_map/L_1\(29)
    );
\Q_i_6__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(27),
      I1 => ALU_B(28),
      I2 => Shamt(1),
      I3 => ALU_B(29),
      I4 => Shamt(0),
      I5 => ALU_B(30),
      O => \ALU_map/L_1\(30)
    );
\Q_i_7__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C03CC00C38303830"
    )
        port map (
      I0 => \Mem_to_Reg_reg[0]_2\,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => Q_i_3_0,
      I5 => \^q\(2),
      O => \^regwrite\
    );
\Q_i_7__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => ALU_B(2),
      I1 => Shamt(0),
      I2 => ALU_B(1),
      I3 => Shamt(1),
      I4 => ALU_B(0),
      I5 => Shamt(2),
      O => \Q_i_7__65_n_0\
    );
\Q_i_7__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(15),
      I1 => ALU_B(16),
      I2 => Shamt(1),
      I3 => ALU_B(17),
      I4 => Shamt(0),
      I5 => ALU_B(18),
      O => \^q_reg_8\(1)
    );
\Q_i_7__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(18),
      I1 => ALU_B(19),
      I2 => Shamt(1),
      I3 => ALU_B(20),
      I4 => Shamt(0),
      I5 => ALU_B(21),
      O => \ALU_map/L_1\(21)
    );
\Q_i_8__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CD00CD05CD00C800"
    )
        port map (
      I0 => Shamt(2),
      I1 => ALUOp(0),
      I2 => Shamt(1),
      I3 => ALU_B(31),
      I4 => Shamt(0),
      I5 => ALU_B(30),
      O => \ALU_map/R_2\(30)
    );
\Q_i_8__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80CFCF8F80C0C0"
    )
        port map (
      I0 => ALUOp(0),
      I1 => ALU_B(31),
      I2 => Shamt(1),
      I3 => ALU_B(30),
      I4 => Shamt(0),
      I5 => ALU_B(29),
      O => \ALU_map/R_1\(29)
    );
\Q_i_8__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F10000"
    )
        port map (
      I0 => Shamt(2),
      I1 => Shamt(1),
      I2 => ALUOp(0),
      I3 => Shamt(0),
      I4 => ALU_B(31),
      O => \ALU_map/R_2\(31)
    );
\Q_i_8__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCDCDCDCD000000"
    )
        port map (
      I0 => Shamt(1),
      I1 => ALUOp(0),
      I2 => Shamt(0),
      I3 => \Q_i_4__10_0\,
      I4 => MemoryDataOut(2),
      I5 => \Q_i_4__0_0\,
      O => \ALU_map/R_1\(31)
    );
\Q_i_8__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB000B0000"
    )
        port map (
      I0 => ALUOp(0),
      I1 => Shamt(0),
      I2 => \^fsm_sequential_current_state_reg[1]_1\(0),
      I3 => \^fsm_sequential_current_state_reg[1]_1\(1),
      I4 => MemoryDataOut(2),
      I5 => \Q_i_4__0_0\,
      O => \ALU_map/R_0\(31)
    );
\Q_i_8__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0008"
    )
        port map (
      I0 => MemoryDataOut(2),
      I1 => Shamt(0),
      I2 => \^fsm_sequential_current_state_reg[1]_1\(0),
      I3 => \^fsm_sequential_current_state_reg[1]_1\(1),
      I4 => MemoryDataOut(1),
      I5 => \Q_i_4__0_0\,
      O => \ALU_map/R_0\(30)
    );
\Q_i_8__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ALU_B(1),
      I1 => Shamt(0),
      I2 => ALU_B(0),
      I3 => Shamt(1),
      O => \Q_i_8__69_n_0\
    );
\Q_i_8__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02FFFF0E020000"
    )
        port map (
      I0 => MemoryDataOut(0),
      I1 => \^fsm_sequential_current_state_reg[1]_1\(1),
      I2 => \^fsm_sequential_current_state_reg[1]_1\(0),
      I3 => signExtend_output(0),
      I4 => Shamt(0),
      I5 => ALU_B(1),
      O => \ALU_map/L_0\(1)
    );
\Q_i_8__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(1),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(3),
      I4 => Shamt(0),
      I5 => ALU_B(4),
      O => \ALU_map/L_1\(4)
    );
\Q_i_8__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Shamt(2),
      I1 => Shamt(0),
      I2 => ALU_B(0),
      I3 => Shamt(1),
      I4 => Shamt(3),
      O => \Q_i_8__76_n_0\
    );
\Q_i_8__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000540004"
    )
        port map (
      I0 => Shamt(0),
      I1 => MemoryDataOut(0),
      I2 => \^fsm_sequential_current_state_reg[1]_1\(1),
      I3 => \^fsm_sequential_current_state_reg[1]_1\(0),
      I4 => signExtend_output(0),
      I5 => Shamt(1),
      O => \Q_i_8__77_n_0\
    );
\Q_i_9__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B3B080"
    )
        port map (
      I0 => ALUOp(0),
      I1 => Shamt(1),
      I2 => ALU_B(31),
      I3 => Shamt(0),
      I4 => ALU_B(30),
      O => \ALU_map/R_1\(30)
    );
\Q_i_9__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(28),
      I1 => ALU_B(27),
      I2 => Shamt(1),
      I3 => ALU_B(26),
      I4 => Shamt(0),
      I5 => ALU_B(25),
      O => \ALU_map/R_1\(25)
    );
\Q_i_9__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(30),
      I1 => ALU_B(29),
      I2 => Shamt(1),
      I3 => ALU_B(28),
      I4 => Shamt(0),
      I5 => ALU_B(27),
      O => \ALU_map/R_1\(27)
    );
Q_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => PC_write_i_9_n_0,
      CO(3 downto 1) => NLW_Q_reg_i_12_CO_UNCONNECTED(3 downto 1),
      CO(0) => Q_reg_i_12_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_Q_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
RegDst_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => RegDst_reg_i_1_n_0,
      G => RegDst_reg_i_2_n_0,
      GE => '1',
      Q => \^regdst\
    );
RegDst_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => RegDst_reg_i_1_n_0
    );
RegDst_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9059"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      O => RegDst_reg_i_2_n_0
    );
Shamt_sel_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => Shamt_sel_reg_i_1_n_0,
      G => Shamt_sel_reg_i_2_n_0,
      GE => '1',
      Q => \^shamt_sel\
    );
Shamt_sel_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => signExtend_output(1),
      O => Shamt_sel_reg_i_1_n_0
    );
Shamt_sel_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000003"
    )
        port map (
      I0 => Shamt_sel_reg_0,
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => Shamt_sel_reg_i_2_n_0
    );
\current[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => mult_EN
    );
signed_flag_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => signed_flag_reg_i_1_n_0,
      G => signed_flag_reg_i_2_n_0,
      GE => '1',
      Q => \^signed_flag\
    );
signed_flag_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => Op(0),
      O => signed_flag_reg_i_1_n_0
    );
signed_flag_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000008800550055"
    )
        port map (
      I0 => \^q\(3),
      I1 => Q_reg_9,
      I2 => signed_flag_reg_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => signed_flag_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Generic_bit_counter is
  port (
    \count_reg[4]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    \LSR_load2__0\ : out STD_LOGIC;
    mult_EN : in STD_LOGIC;
    Clock : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Generic_bit_counter : entity is "Generic_bit_counter";
end Lab_4_Mips_CPU_0_0_Generic_bit_counter;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Generic_bit_counter is
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair71";
begin
LSR_load_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555555555555"
    )
        port map (
      I0 => mult_EN,
      I1 => \count_reg__0\(4),
      I2 => \count_reg__0\(3),
      I3 => \count_reg__0\(2),
      I4 => \count_reg__0\(1),
      I5 => \count_reg__0\(0),
      O => \LSR_load2__0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg__0\(0),
      O => plusOp(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      O => plusOp(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_reg__0\(1),
      I1 => \count_reg__0\(0),
      I2 => \count_reg__0\(2),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(2),
      I3 => \count_reg__0\(3),
      O => plusOp(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_reg__0\(2),
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(0),
      I3 => \count_reg__0\(3),
      I4 => \count_reg__0\(4),
      O => plusOp(4)
    );
\count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => AR(0),
      D => plusOp(0),
      Q => \count_reg__0\(0)
    );
\count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => AR(0),
      D => plusOp(1),
      Q => \count_reg__0\(1)
    );
\count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => AR(0),
      D => \count[2]_i_1_n_0\,
      Q => \count_reg__0\(2)
    );
\count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => AR(0),
      D => plusOp(3),
      Q => \count_reg__0\(3)
    );
\count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => '1',
      CLR => AR(0),
      D => plusOp(4),
      Q => \count_reg__0\(4)
    );
\next_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \count_reg__0\(0),
      I1 => \count_reg__0\(1),
      I2 => \count_reg__0\(2),
      I3 => \count_reg__0\(3),
      I4 => \count_reg__0\(4),
      I5 => mult_EN,
      O => \count_reg[0]_0\
    );
\next_state_reg[1]_LDC_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \count_reg__0\(4),
      I1 => \count_reg__0\(3),
      I2 => \count_reg__0\(2),
      I3 => \count_reg__0\(1),
      I4 => \count_reg__0\(0),
      I5 => mult_EN,
      O => \count_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_LSL_Resgister_AsyncReset is
  port (
    \current_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[43]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_reg[59]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    R : in STD_LOGIC_VECTOR ( 63 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_LSL_Resgister_AsyncReset : entity is "LSL_Resgister_AsyncReset";
end Lab_4_Mips_CPU_0_0_LSL_Resgister_AsyncReset;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_LSL_Resgister_AsyncReset is
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal current : STD_LOGIC_VECTOR ( 63 to 63 );
  signal p_1_in : STD_LOGIC_VECTOR ( 63 downto 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current[32]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \current[33]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \current[34]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \current[35]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \current[36]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \current[37]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \current[38]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \current[39]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \current[40]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \current[41]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \current[42]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \current[43]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \current[44]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \current[45]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \current[46]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \current[47]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \current[48]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \current[49]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \current[50]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \current[51]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \current[52]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \current[53]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \current[54]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \current[55]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \current[56]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \current[57]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \current[58]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \current[59]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \current[60]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \current[61]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \current[62]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \current[63]_i_1\ : label is "soft_lutpair73";
begin
  Q(62 downto 0) <= \^q\(62 downto 0);
\S_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => R(7),
      O => \current_reg[7]_0\(3)
    );
\S_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => R(6),
      O => \current_reg[7]_0\(2)
    );
\S_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => R(5),
      O => \current_reg[7]_0\(1)
    );
\S_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => R(4),
      O => \current_reg[7]_0\(0)
    );
\S_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(47),
      I1 => R(47),
      O => \current_reg[47]_0\(3)
    );
\S_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(46),
      I1 => R(46),
      O => \current_reg[47]_0\(2)
    );
\S_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(45),
      I1 => R(45),
      O => \current_reg[47]_0\(1)
    );
\S_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(44),
      I1 => R(44),
      O => \current_reg[47]_0\(0)
    );
\S_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(51),
      I1 => R(51),
      O => \current_reg[51]_0\(3)
    );
\S_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(50),
      I1 => R(50),
      O => \current_reg[51]_0\(2)
    );
\S_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(49),
      I1 => R(49),
      O => \current_reg[51]_0\(1)
    );
\S_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(48),
      I1 => R(48),
      O => \current_reg[51]_0\(0)
    );
\S_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(55),
      I1 => R(55),
      O => \current_reg[55]_0\(3)
    );
\S_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(54),
      I1 => R(54),
      O => \current_reg[55]_0\(2)
    );
\S_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(53),
      I1 => R(53),
      O => \current_reg[55]_0\(1)
    );
\S_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(52),
      I1 => R(52),
      O => \current_reg[55]_0\(0)
    );
\S_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(59),
      I1 => R(59),
      O => \current_reg[59]_0\(3)
    );
\S_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(58),
      I1 => R(58),
      O => \current_reg[59]_0\(2)
    );
\S_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(57),
      I1 => R(57),
      O => \current_reg[59]_0\(1)
    );
\S_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(56),
      I1 => R(56),
      O => \current_reg[59]_0\(0)
    );
\S_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current(63),
      I1 => R(63),
      O => \current_reg[63]_0\(3)
    );
\S_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(62),
      I1 => R(62),
      O => \current_reg[63]_0\(2)
    );
\S_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(61),
      I1 => R(61),
      O => \current_reg[63]_0\(1)
    );
\S_carry__14_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(60),
      I1 => R(60),
      O => \current_reg[63]_0\(0)
    );
\S_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(11),
      I1 => R(11),
      O => \current_reg[11]_0\(3)
    );
\S_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(10),
      I1 => R(10),
      O => \current_reg[11]_0\(2)
    );
\S_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(9),
      I1 => R(9),
      O => \current_reg[11]_0\(1)
    );
\S_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(8),
      I1 => R(8),
      O => \current_reg[11]_0\(0)
    );
\S_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(15),
      I1 => R(15),
      O => \current_reg[15]_0\(3)
    );
\S_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(14),
      I1 => R(14),
      O => \current_reg[15]_0\(2)
    );
\S_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(13),
      I1 => R(13),
      O => \current_reg[15]_0\(1)
    );
\S_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(12),
      I1 => R(12),
      O => \current_reg[15]_0\(0)
    );
\S_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => R(19),
      O => \current_reg[19]_0\(3)
    );
\S_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => R(18),
      O => \current_reg[19]_0\(2)
    );
\S_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(17),
      I1 => R(17),
      O => \current_reg[19]_0\(1)
    );
\S_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(16),
      I1 => R(16),
      O => \current_reg[19]_0\(0)
    );
\S_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => R(23),
      O => \current_reg[23]_0\(3)
    );
\S_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => R(22),
      O => \current_reg[23]_0\(2)
    );
\S_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => R(21),
      O => \current_reg[23]_0\(1)
    );
\S_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => R(20),
      O => \current_reg[23]_0\(0)
    );
\S_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(27),
      I1 => R(27),
      O => \current_reg[27]_0\(3)
    );
\S_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(26),
      I1 => R(26),
      O => \current_reg[27]_0\(2)
    );
\S_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(25),
      I1 => R(25),
      O => \current_reg[27]_0\(1)
    );
\S_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(24),
      I1 => R(24),
      O => \current_reg[27]_0\(0)
    );
\S_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(31),
      I1 => R(31),
      O => \current_reg[31]_0\(3)
    );
\S_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(30),
      I1 => R(30),
      O => \current_reg[31]_0\(2)
    );
\S_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(29),
      I1 => R(29),
      O => \current_reg[31]_0\(1)
    );
\S_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(28),
      I1 => R(28),
      O => \current_reg[31]_0\(0)
    );
\S_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(35),
      I1 => R(35),
      O => \current_reg[35]_0\(3)
    );
\S_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(34),
      I1 => R(34),
      O => \current_reg[35]_0\(2)
    );
\S_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(33),
      I1 => R(33),
      O => \current_reg[35]_0\(1)
    );
\S_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(32),
      I1 => R(32),
      O => \current_reg[35]_0\(0)
    );
\S_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(39),
      I1 => R(39),
      O => \current_reg[39]_0\(3)
    );
\S_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(38),
      I1 => R(38),
      O => \current_reg[39]_0\(2)
    );
\S_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(37),
      I1 => R(37),
      O => \current_reg[39]_0\(1)
    );
\S_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(36),
      I1 => R(36),
      O => \current_reg[39]_0\(0)
    );
\S_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(43),
      I1 => R(43),
      O => \current_reg[43]_0\(3)
    );
\S_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(42),
      I1 => R(42),
      O => \current_reg[43]_0\(2)
    );
\S_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(41),
      I1 => R(41),
      O => \current_reg[43]_0\(1)
    );
\S_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(40),
      I1 => R(40),
      O => \current_reg[43]_0\(0)
    );
S_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => R(3),
      O => S(3)
    );
S_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => R(2),
      O => S(2)
    );
S_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => R(1),
      O => S(1)
    );
S_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => R(0),
      O => S(0)
    );
\current[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      I1 => start,
      O => p_1_in(32)
    );
\current[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      I1 => start,
      O => p_1_in(33)
    );
\current[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(33),
      I1 => start,
      O => p_1_in(34)
    );
\current[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(34),
      I1 => start,
      O => p_1_in(35)
    );
\current[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(35),
      I1 => start,
      O => p_1_in(36)
    );
\current[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(36),
      I1 => start,
      O => p_1_in(37)
    );
\current[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(37),
      I1 => start,
      O => p_1_in(38)
    );
\current[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(38),
      I1 => start,
      O => p_1_in(39)
    );
\current[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(39),
      I1 => start,
      O => p_1_in(40)
    );
\current[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(40),
      I1 => start,
      O => p_1_in(41)
    );
\current[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(41),
      I1 => start,
      O => p_1_in(42)
    );
\current[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(42),
      I1 => start,
      O => p_1_in(43)
    );
\current[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(43),
      I1 => start,
      O => p_1_in(44)
    );
\current[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(44),
      I1 => start,
      O => p_1_in(45)
    );
\current[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(45),
      I1 => start,
      O => p_1_in(46)
    );
\current[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(46),
      I1 => start,
      O => p_1_in(47)
    );
\current[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(47),
      I1 => start,
      O => p_1_in(48)
    );
\current[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(48),
      I1 => start,
      O => p_1_in(49)
    );
\current[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(49),
      I1 => start,
      O => p_1_in(50)
    );
\current[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(50),
      I1 => start,
      O => p_1_in(51)
    );
\current[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(51),
      I1 => start,
      O => p_1_in(52)
    );
\current[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(52),
      I1 => start,
      O => p_1_in(53)
    );
\current[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(53),
      I1 => start,
      O => p_1_in(54)
    );
\current[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(54),
      I1 => start,
      O => p_1_in(55)
    );
\current[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(55),
      I1 => start,
      O => p_1_in(56)
    );
\current[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(56),
      I1 => start,
      O => p_1_in(57)
    );
\current[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(57),
      I1 => start,
      O => p_1_in(58)
    );
\current[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(58),
      I1 => start,
      O => p_1_in(59)
    );
\current[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(59),
      I1 => start,
      O => p_1_in(60)
    );
\current[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(60),
      I1 => start,
      O => p_1_in(61)
    );
\current[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(61),
      I1 => start,
      O => p_1_in(62)
    );
\current[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(62),
      I1 => start,
      O => p_1_in(63)
    );
\current_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(0),
      Q => \^q\(0)
    );
\current_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(10),
      Q => \^q\(10)
    );
\current_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(11),
      Q => \^q\(11)
    );
\current_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(12),
      Q => \^q\(12)
    );
\current_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(13),
      Q => \^q\(13)
    );
\current_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(14),
      Q => \^q\(14)
    );
\current_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(15),
      Q => \^q\(15)
    );
\current_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(16),
      Q => \^q\(16)
    );
\current_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(17),
      Q => \^q\(17)
    );
\current_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(18),
      Q => \^q\(18)
    );
\current_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(19),
      Q => \^q\(19)
    );
\current_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(1),
      Q => \^q\(1)
    );
\current_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(20),
      Q => \^q\(20)
    );
\current_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(21),
      Q => \^q\(21)
    );
\current_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(22),
      Q => \^q\(22)
    );
\current_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(23),
      Q => \^q\(23)
    );
\current_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(24),
      Q => \^q\(24)
    );
\current_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(25),
      Q => \^q\(25)
    );
\current_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(26),
      Q => \^q\(26)
    );
\current_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(27),
      Q => \^q\(27)
    );
\current_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(28),
      Q => \^q\(28)
    );
\current_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(29),
      Q => \^q\(29)
    );
\current_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(2),
      Q => \^q\(2)
    );
\current_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(30),
      Q => \^q\(30)
    );
\current_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(31),
      Q => \^q\(31)
    );
\current_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(32),
      Q => \^q\(32)
    );
\current_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(33),
      Q => \^q\(33)
    );
\current_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(34),
      Q => \^q\(34)
    );
\current_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(35),
      Q => \^q\(35)
    );
\current_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(36),
      Q => \^q\(36)
    );
\current_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(37),
      Q => \^q\(37)
    );
\current_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(38),
      Q => \^q\(38)
    );
\current_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(39),
      Q => \^q\(39)
    );
\current_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(3),
      Q => \^q\(3)
    );
\current_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(40),
      Q => \^q\(40)
    );
\current_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(41),
      Q => \^q\(41)
    );
\current_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(42),
      Q => \^q\(42)
    );
\current_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(43),
      Q => \^q\(43)
    );
\current_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(44),
      Q => \^q\(44)
    );
\current_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(45),
      Q => \^q\(45)
    );
\current_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(46),
      Q => \^q\(46)
    );
\current_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(47),
      Q => \^q\(47)
    );
\current_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(48),
      Q => \^q\(48)
    );
\current_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(49),
      Q => \^q\(49)
    );
\current_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(4),
      Q => \^q\(4)
    );
\current_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(50),
      Q => \^q\(50)
    );
\current_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(51),
      Q => \^q\(51)
    );
\current_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(52),
      Q => \^q\(52)
    );
\current_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(53),
      Q => \^q\(53)
    );
\current_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(54),
      Q => \^q\(54)
    );
\current_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(55),
      Q => \^q\(55)
    );
\current_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(56),
      Q => \^q\(56)
    );
\current_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(57),
      Q => \^q\(57)
    );
\current_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(58),
      Q => \^q\(58)
    );
\current_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(59),
      Q => \^q\(59)
    );
\current_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(5),
      Q => \^q\(5)
    );
\current_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(60),
      Q => \^q\(60)
    );
\current_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(61),
      Q => \^q\(61)
    );
\current_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(62),
      Q => \^q\(62)
    );
\current_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => p_1_in(63),
      Q => current(63)
    );
\current_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(6),
      Q => \^q\(6)
    );
\current_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(7),
      Q => \^q\(7)
    );
\current_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(8),
      Q => \^q\(8)
    );
\current_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(9),
      Q => \^q\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_LSR_Register_AsyncReset is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_LSR_Register_AsyncReset : entity is "LSR_Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_LSR_Register_AsyncReset;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_LSR_Register_AsyncReset is
begin
\current_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(0),
      Q => Q(0)
    );
\current_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(10),
      Q => Q(10)
    );
\current_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(11),
      Q => Q(11)
    );
\current_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(12),
      Q => Q(12)
    );
\current_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(13),
      Q => Q(13)
    );
\current_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(14),
      Q => Q(14)
    );
\current_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(15),
      Q => Q(15)
    );
\current_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(16),
      Q => Q(16)
    );
\current_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(17),
      Q => Q(17)
    );
\current_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(18),
      Q => Q(18)
    );
\current_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(19),
      Q => Q(19)
    );
\current_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(1),
      Q => Q(1)
    );
\current_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(20),
      Q => Q(20)
    );
\current_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(21),
      Q => Q(21)
    );
\current_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(22),
      Q => Q(22)
    );
\current_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(23),
      Q => Q(23)
    );
\current_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(24),
      Q => Q(24)
    );
\current_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(25),
      Q => Q(25)
    );
\current_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(26),
      Q => Q(26)
    );
\current_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(27),
      Q => Q(27)
    );
\current_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(28),
      Q => Q(28)
    );
\current_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(29),
      Q => Q(29)
    );
\current_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(2),
      Q => Q(2)
    );
\current_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(30),
      Q => Q(30)
    );
\current_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(31),
      Q => Q(31)
    );
\current_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(3),
      Q => Q(3)
    );
\current_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(4),
      Q => Q(4)
    );
\current_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(5),
      Q => Q(5)
    );
\current_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(6),
      Q => Q(6)
    );
\current_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(7),
      Q => Q(7)
    );
\current_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(8),
      Q => Q(8)
    );
\current_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => E(0),
      CLR => mult_EN,
      D => D(9),
      Q => Q(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_MUX_2 is
  port (
    A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ALU_A : out STD_LOGIC_VECTOR ( 0 to 0 );
    output : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ALUSrcA : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_MUX_2 : entity is "MUX_2";
end Lab_4_Mips_CPU_0_0_MUX_2;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_MUX_2 is
begin
PC_write_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(23),
      I1 => O4(23),
      I2 => ALUSrcA,
      O => A(23)
    );
PC_write_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(22),
      I1 => O4(22),
      I2 => ALUSrcA,
      O => A(22)
    );
PC_write_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(21),
      I1 => O4(21),
      I2 => ALUSrcA,
      O => A(21)
    );
PC_write_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(20),
      I1 => O4(20),
      I2 => ALUSrcA,
      O => A(20)
    );
PC_write_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(27),
      I1 => O4(27),
      I2 => ALUSrcA,
      O => A(27)
    );
PC_write_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(26),
      I1 => O4(26),
      I2 => ALUSrcA,
      O => A(26)
    );
PC_write_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(25),
      I1 => O4(25),
      I2 => ALUSrcA,
      O => A(25)
    );
PC_write_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(24),
      I1 => O4(24),
      I2 => ALUSrcA,
      O => A(24)
    );
PC_write_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(31),
      I1 => O4(31),
      I2 => ALUSrcA,
      O => A(31)
    );
PC_write_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(30),
      I1 => O4(30),
      I2 => ALUSrcA,
      O => A(30)
    );
PC_write_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(29),
      I1 => O4(29),
      I2 => ALUSrcA,
      O => A(29)
    );
PC_write_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(28),
      I1 => O4(28),
      I2 => ALUSrcA,
      O => A(28)
    );
PC_write_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(3),
      I1 => O4(3),
      I2 => ALUSrcA,
      O => A(3)
    );
PC_write_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(2),
      I1 => O4(2),
      I2 => ALUSrcA,
      O => A(2)
    );
PC_write_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(1),
      I1 => O4(1),
      I2 => ALUSrcA,
      O => A(1)
    );
PC_write_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(0),
      I1 => O4(0),
      I2 => ALUSrcA,
      O => A(0)
    );
PC_write_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(7),
      I1 => O4(7),
      I2 => ALUSrcA,
      O => A(7)
    );
PC_write_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(6),
      I1 => O4(6),
      I2 => ALUSrcA,
      O => A(6)
    );
PC_write_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(5),
      I1 => O4(5),
      I2 => ALUSrcA,
      O => A(5)
    );
PC_write_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(4),
      I1 => O4(4),
      I2 => ALUSrcA,
      O => A(4)
    );
PC_write_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(11),
      I1 => O4(11),
      I2 => ALUSrcA,
      O => A(11)
    );
PC_write_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(10),
      I1 => O4(10),
      I2 => ALUSrcA,
      O => A(10)
    );
PC_write_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(9),
      I1 => O4(9),
      I2 => ALUSrcA,
      O => A(9)
    );
PC_write_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(8),
      I1 => O4(8),
      I2 => ALUSrcA,
      O => A(8)
    );
PC_write_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(15),
      I1 => O4(15),
      I2 => ALUSrcA,
      O => A(15)
    );
PC_write_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(14),
      I1 => O4(14),
      I2 => ALUSrcA,
      O => A(14)
    );
PC_write_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(13),
      I1 => O4(13),
      I2 => ALUSrcA,
      O => A(13)
    );
PC_write_i_69: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(12),
      I1 => O4(12),
      I2 => ALUSrcA,
      O => A(12)
    );
PC_write_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(19),
      I1 => O4(19),
      I2 => ALUSrcA,
      O => A(19)
    );
PC_write_i_75: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(18),
      I1 => O4(18),
      I2 => ALUSrcA,
      O => A(18)
    );
PC_write_i_76: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(17),
      I1 => O4(17),
      I2 => ALUSrcA,
      O => A(17)
    );
PC_write_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(16),
      I1 => O4(16),
      I2 => ALUSrcA,
      O => A(16)
    );
Q_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => output(31),
      I1 => O4(31),
      I2 => ALUSrcA,
      O => ALU_A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_MUX_2_1 is
  port (
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    IorD : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_MUX_2_1 : entity is "MUX_2";
end Lab_4_Mips_CPU_0_0_MUX_2_1;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_MUX_2_1 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MemoryAddress[0]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \MemoryAddress[10]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \MemoryAddress[11]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \MemoryAddress[12]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \MemoryAddress[13]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \MemoryAddress[14]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \MemoryAddress[15]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \MemoryAddress[16]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \MemoryAddress[17]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \MemoryAddress[18]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \MemoryAddress[19]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \MemoryAddress[1]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \MemoryAddress[20]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MemoryAddress[21]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MemoryAddress[22]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \MemoryAddress[23]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \MemoryAddress[24]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \MemoryAddress[25]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \MemoryAddress[26]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \MemoryAddress[27]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \MemoryAddress[28]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \MemoryAddress[29]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \MemoryAddress[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \MemoryAddress[30]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \MemoryAddress[31]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \MemoryAddress[3]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \MemoryAddress[4]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \MemoryAddress[5]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \MemoryAddress[6]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \MemoryAddress[7]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \MemoryAddress[8]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \MemoryAddress[9]_INST_0\ : label is "soft_lutpair5";
begin
\MemoryAddress[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(0),
      I1 => O4(0),
      I2 => IorD,
      O => MemoryAddress(0)
    );
\MemoryAddress[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(10),
      I1 => O4(10),
      I2 => IorD,
      O => MemoryAddress(10)
    );
\MemoryAddress[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(11),
      I1 => O4(11),
      I2 => IorD,
      O => MemoryAddress(11)
    );
\MemoryAddress[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(12),
      I1 => O4(12),
      I2 => IorD,
      O => MemoryAddress(12)
    );
\MemoryAddress[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(13),
      I1 => O4(13),
      I2 => IorD,
      O => MemoryAddress(13)
    );
\MemoryAddress[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(14),
      I1 => O4(14),
      I2 => IorD,
      O => MemoryAddress(14)
    );
\MemoryAddress[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(15),
      I1 => O4(15),
      I2 => IorD,
      O => MemoryAddress(15)
    );
\MemoryAddress[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(16),
      I1 => O4(16),
      I2 => IorD,
      O => MemoryAddress(16)
    );
\MemoryAddress[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(17),
      I1 => O4(17),
      I2 => IorD,
      O => MemoryAddress(17)
    );
\MemoryAddress[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(18),
      I1 => O4(18),
      I2 => IorD,
      O => MemoryAddress(18)
    );
\MemoryAddress[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(19),
      I1 => O4(19),
      I2 => IorD,
      O => MemoryAddress(19)
    );
\MemoryAddress[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(1),
      I1 => O4(1),
      I2 => IorD,
      O => MemoryAddress(1)
    );
\MemoryAddress[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(20),
      I1 => O4(20),
      I2 => IorD,
      O => MemoryAddress(20)
    );
\MemoryAddress[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(21),
      I1 => O4(21),
      I2 => IorD,
      O => MemoryAddress(21)
    );
\MemoryAddress[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(22),
      I1 => O4(22),
      I2 => IorD,
      O => MemoryAddress(22)
    );
\MemoryAddress[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(23),
      I1 => O4(23),
      I2 => IorD,
      O => MemoryAddress(23)
    );
\MemoryAddress[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(24),
      I1 => O4(24),
      I2 => IorD,
      O => MemoryAddress(24)
    );
\MemoryAddress[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(25),
      I1 => O4(25),
      I2 => IorD,
      O => MemoryAddress(25)
    );
\MemoryAddress[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(26),
      I1 => O4(26),
      I2 => IorD,
      O => MemoryAddress(26)
    );
\MemoryAddress[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(27),
      I1 => O4(27),
      I2 => IorD,
      O => MemoryAddress(27)
    );
\MemoryAddress[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(28),
      I1 => O4(28),
      I2 => IorD,
      O => MemoryAddress(28)
    );
\MemoryAddress[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(29),
      I1 => O4(29),
      I2 => IorD,
      O => MemoryAddress(29)
    );
\MemoryAddress[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(2),
      I1 => O4(2),
      I2 => IorD,
      O => MemoryAddress(2)
    );
\MemoryAddress[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(30),
      I1 => O4(30),
      I2 => IorD,
      O => MemoryAddress(30)
    );
\MemoryAddress[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(31),
      I1 => O4(31),
      I2 => IorD,
      O => MemoryAddress(31)
    );
\MemoryAddress[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(3),
      I1 => O4(3),
      I2 => IorD,
      O => MemoryAddress(3)
    );
\MemoryAddress[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(4),
      I1 => O4(4),
      I2 => IorD,
      O => MemoryAddress(4)
    );
\MemoryAddress[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(5),
      I1 => O4(5),
      I2 => IorD,
      O => MemoryAddress(5)
    );
\MemoryAddress[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(6),
      I1 => O4(6),
      I2 => IorD,
      O => MemoryAddress(6)
    );
\MemoryAddress[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(7),
      I1 => O4(7),
      I2 => IorD,
      O => MemoryAddress(7)
    );
\MemoryAddress[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(8),
      I1 => O4(8),
      I2 => IorD,
      O => MemoryAddress(8)
    );
\MemoryAddress[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => O3(9),
      I1 => O4(9),
      I2 => IorD,
      O => MemoryAddress(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Lab_4_Mips_CPU_0_0_MUX_2__parameterized2\ is
  port (
    Shamt : out STD_LOGIC_VECTOR ( 4 downto 0 );
    output : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ALUSrcA : in STD_LOGIC;
    Shamt_sel : in STD_LOGIC;
    input_0 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Lab_4_Mips_CPU_0_0_MUX_2__parameterized2\ : entity is "MUX_2";
end \Lab_4_Mips_CPU_0_0_MUX_2__parameterized2\;

architecture STRUCTURE of \Lab_4_Mips_CPU_0_0_MUX_2__parameterized2\ is
begin
Q_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => output(2),
      I1 => O4(2),
      I2 => ALUSrcA,
      I3 => Shamt_sel,
      I4 => input_0(2),
      O => Shamt(2)
    );
Q_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => output(0),
      I1 => O4(0),
      I2 => ALUSrcA,
      I3 => Shamt_sel,
      I4 => input_0(0),
      O => Shamt(0)
    );
Q_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => output(1),
      I1 => O4(1),
      I2 => ALUSrcA,
      I3 => Shamt_sel,
      I4 => input_0(1),
      O => Shamt(1)
    );
Q_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => output(3),
      I1 => O4(3),
      I2 => ALUSrcA,
      I3 => Shamt_sel,
      I4 => input_0(3),
      O => Shamt(3)
    );
Q_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => output(4),
      I1 => O4(4),
      I2 => ALUSrcA,
      I3 => Shamt_sel,
      I4 => input_0(4),
      O => Shamt(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_MUX_4 is
  port (
    ALU_B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ALUSrcB_reg[1]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    MemoryDataOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    signed_flag : in STD_LOGIC;
    input_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ALUSrcB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    signExtend_output : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_MUX_4 : entity is "MUX_4";
end Lab_4_Mips_CPU_0_0_MUX_4;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_MUX_4 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Q_i_17 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of Q_i_18 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of Q_i_5 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Q_i_5__2\ : label is "soft_lutpair18";
begin
Q_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(31),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(31)
    );
Q_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => MemoryDataOut(0),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(0),
      I3 => signExtend_output(0),
      O => ALU_B(0)
    );
Q_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ALUSrcB(0),
      I1 => ALUSrcB(1),
      O => \ALUSrcB_reg[1]\
    );
Q_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ALUSrcB(1),
      I1 => input_1(4),
      I2 => signed_flag,
      O => Q_reg
    );
Q_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(30),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(30)
    );
\Q_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(29),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(29)
    );
\Q_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(28),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(28)
    );
\Q_i_5__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0CAC00A"
    )
        port map (
      I0 => MemoryDataOut(17),
      I1 => input_1(4),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signed_flag,
      O => ALU_B(17)
    );
\Q_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(27),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(27)
    );
\Q_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(26),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(26)
    );
\Q_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(25),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(25)
    );
\Q_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(24),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(24)
    );
\Q_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(23),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(23)
    );
\Q_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(22),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(22)
    );
\Q_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(20),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(20)
    );
\Q_i_5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(19),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(19)
    );
Q_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(21),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(21)
    );
\Q_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C0AA"
    )
        port map (
      I0 => MemoryDataOut(18),
      I1 => signed_flag,
      I2 => input_1(4),
      I3 => ALUSrcB(1),
      I4 => ALUSrcB(0),
      O => ALU_B(18)
    );
\Q_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0FAC00AC00AC00A"
    )
        port map (
      I0 => MemoryDataOut(16),
      I1 => input_1(3),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signed_flag,
      I5 => input_1(4),
      O => ALU_B(16)
    );
Q_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(15),
      I1 => input_1(2),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_1(4),
      O => ALU_B(15)
    );
\Q_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(14),
      I1 => input_1(1),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_1(3),
      O => ALU_B(14)
    );
\Q_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(13),
      I1 => input_1(0),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_1(2),
      O => ALU_B(13)
    );
\Q_i_7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(4),
      I1 => signExtend_output(2),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signExtend_output(4),
      O => ALU_B(4)
    );
\Q_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(3),
      I1 => signExtend_output(1),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signExtend_output(3),
      O => ALU_B(3)
    );
\Q_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E02"
    )
        port map (
      I0 => MemoryDataOut(1),
      I1 => ALUSrcB(1),
      I2 => ALUSrcB(0),
      I3 => signExtend_output(1),
      O => ALU_B(1)
    );
\Q_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(12),
      I1 => input_0(4),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_1(1),
      O => ALU_B(12)
    );
\Q_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(11),
      I1 => input_0(3),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_1(0),
      O => ALU_B(11)
    );
\Q_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(10),
      I1 => input_0(2),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_0(4),
      O => ALU_B(10)
    );
\Q_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(9),
      I1 => input_0(1),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_0(3),
      O => ALU_B(9)
    );
\Q_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(8),
      I1 => input_0(0),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_0(2),
      O => ALU_B(8)
    );
\Q_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(7),
      I1 => signExtend_output(5),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_0(1),
      O => ALU_B(7)
    );
\Q_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(6),
      I1 => signExtend_output(4),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => input_0(0),
      O => ALU_B(6)
    );
\Q_i_7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => MemoryDataOut(5),
      I1 => signExtend_output(3),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signExtend_output(5),
      O => ALU_B(5)
    );
Q_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFACF0A"
    )
        port map (
      I0 => MemoryDataOut(2),
      I1 => signExtend_output(0),
      I2 => ALUSrcB(1),
      I3 => ALUSrcB(0),
      I4 => signExtend_output(2),
      O => ALU_B(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_MUX_4_8 is
  port (
    PC_input : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    signExtend_output : in STD_LOGIC_VECTOR ( 5 downto 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O4 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_MUX_4_8 : entity is "MUX_4";
end Lab_4_Mips_CPU_0_0_MUX_4_8;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_MUX_4_8 is
begin
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(2),
      I1 => I10(2),
      I2 => output(2),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(0),
      O => PC_input(2)
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(18),
      I1 => I10(18),
      I2 => output(18),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_2(0),
      O => PC_input(18)
    );
\Q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(10),
      I1 => I10(10),
      I2 => output(10),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_0(2),
      O => PC_input(10)
    );
\Q_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(28),
      I1 => I10(28),
      I2 => output(28),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => O4(0),
      O => PC_input(28)
    );
\Q_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(8),
      I1 => I10(8),
      I2 => output(8),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_0(0),
      O => PC_input(8)
    );
\Q_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(24),
      I1 => I10(24),
      I2 => output(24),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_1(1),
      O => PC_input(24)
    );
\Q_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => O3(1),
      I1 => I10(1),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => output(1),
      O => PC_input(1)
    );
\Q_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(17),
      I1 => I10(17),
      I2 => output(17),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_1(4),
      O => PC_input(17)
    );
\Q_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(9),
      I1 => I10(9),
      I2 => output(9),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_0(1),
      O => PC_input(9)
    );
\Q_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(25),
      I1 => I10(25),
      I2 => output(25),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_1(2),
      O => PC_input(25)
    );
\Q_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(5),
      I1 => I10(5),
      I2 => output(5),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(3),
      O => PC_input(5)
    );
\Q_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(21),
      I1 => I10(21),
      I2 => output(21),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_2(3),
      O => PC_input(21)
    );
\Q_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(13),
      I1 => I10(13),
      I2 => output(13),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_1(0),
      O => PC_input(13)
    );
\Q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(26),
      I1 => I10(26),
      I2 => output(26),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_1(3),
      O => PC_input(26)
    );
\Q_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(29),
      I1 => I10(29),
      I2 => output(29),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => O4(1),
      O => PC_input(29)
    );
\Q_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(3),
      I1 => I10(3),
      I2 => output(3),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(1),
      O => PC_input(3)
    );
\Q_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(19),
      I1 => I10(19),
      I2 => output(19),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_2(1),
      O => PC_input(19)
    );
\Q_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(11),
      I1 => I10(11),
      I2 => output(11),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_0(3),
      O => PC_input(11)
    );
\Q_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(27),
      I1 => I10(27),
      I2 => output(27),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_1(4),
      O => PC_input(27)
    );
\Q_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(7),
      I1 => I10(7),
      I2 => output(7),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(5),
      O => PC_input(7)
    );
\Q_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(23),
      I1 => I10(23),
      I2 => output(23),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_1(0),
      O => PC_input(23)
    );
\Q_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(15),
      I1 => I10(15),
      I2 => output(15),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_1(2),
      O => PC_input(15)
    );
\Q_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(31),
      I1 => I10(31),
      I2 => output(31),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => O4(3),
      O => PC_input(31)
    );
\Q_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(16),
      I1 => I10(16),
      I2 => output(16),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_1(3),
      O => PC_input(16)
    );
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(6),
      I1 => I10(6),
      I2 => output(6),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(4),
      O => PC_input(6)
    );
\Q_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AC00AC"
    )
        port map (
      I0 => O3(0),
      I1 => I10(0),
      I2 => Q_reg(0),
      I3 => Q_reg(1),
      I4 => output(0),
      O => PC_input(0)
    );
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(22),
      I1 => I10(22),
      I2 => output(22),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_2(4),
      O => PC_input(22)
    );
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(14),
      I1 => I10(14),
      I2 => output(14),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_1(1),
      O => PC_input(14)
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(30),
      I1 => I10(30),
      I2 => output(30),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => O4(2),
      O => PC_input(30)
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(4),
      I1 => I10(4),
      I2 => output(4),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => signExtend_output(2),
      O => PC_input(4)
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(20),
      I1 => I10(20),
      I2 => output(20),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => read_register_2(2),
      O => PC_input(20)
    );
\Q_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => O3(12),
      I1 => I10(12),
      I2 => output(12),
      I3 => Q_reg(1),
      I4 => Q_reg(0),
      I5 => input_0(4),
      O => PC_input(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_MUX_7 is
  port (
    write_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Memory_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    HI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    LO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CLO_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC;
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    signExtend_output : in STD_LOGIC_VECTOR ( 5 downto 0 );
    input_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_MUX_7 : entity is "MUX_7";
end Lab_4_Mips_CPU_0_0_MUX_7;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_MUX_7 is
  signal \Q_i_2__0_n_0\ : STD_LOGIC;
  signal \Q_i_2__10_n_0\ : STD_LOGIC;
  signal \Q_i_2__11_n_0\ : STD_LOGIC;
  signal \Q_i_2__12_n_0\ : STD_LOGIC;
  signal \Q_i_2__13_n_0\ : STD_LOGIC;
  signal \Q_i_2__14_n_0\ : STD_LOGIC;
  signal \Q_i_2__15_n_0\ : STD_LOGIC;
  signal \Q_i_2__16_n_0\ : STD_LOGIC;
  signal \Q_i_2__17_n_0\ : STD_LOGIC;
  signal \Q_i_2__18_n_0\ : STD_LOGIC;
  signal \Q_i_2__19_n_0\ : STD_LOGIC;
  signal \Q_i_2__1_n_0\ : STD_LOGIC;
  signal \Q_i_2__20_n_0\ : STD_LOGIC;
  signal \Q_i_2__21_n_0\ : STD_LOGIC;
  signal \Q_i_2__22_n_0\ : STD_LOGIC;
  signal \Q_i_2__23_n_0\ : STD_LOGIC;
  signal \Q_i_2__24_n_0\ : STD_LOGIC;
  signal \Q_i_2__25_n_0\ : STD_LOGIC;
  signal \Q_i_2__26_n_0\ : STD_LOGIC;
  signal \Q_i_2__27_n_0\ : STD_LOGIC;
  signal \Q_i_2__28_n_0\ : STD_LOGIC;
  signal \Q_i_2__29_n_0\ : STD_LOGIC;
  signal \Q_i_2__2_n_0\ : STD_LOGIC;
  signal \Q_i_2__30_n_0\ : STD_LOGIC;
  signal \Q_i_2__3_n_0\ : STD_LOGIC;
  signal \Q_i_2__4_n_0\ : STD_LOGIC;
  signal \Q_i_2__5_n_0\ : STD_LOGIC;
  signal \Q_i_2__6_n_0\ : STD_LOGIC;
  signal \Q_i_2__7_n_0\ : STD_LOGIC;
  signal \Q_i_2__8_n_0\ : STD_LOGIC;
  signal \Q_i_2__9_n_0\ : STD_LOGIC;
  signal Q_i_3_n_0 : STD_LOGIC;
  signal Q_i_4_n_0 : STD_LOGIC;
begin
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => HI(1),
      I1 => Q_reg(0),
      I2 => Q_reg(1),
      I3 => \Q_i_2__0_n_0\,
      I4 => Q_reg(2),
      I5 => Q_i_3_n_0,
      O => write_data(1)
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8B8B88B888"
    )
        port map (
      I0 => \Q_i_2__1_n_0\,
      I1 => Q_reg(2),
      I2 => Q_reg(1),
      I3 => Memory_data(2),
      I4 => Q_reg(0),
      I5 => O3(2),
      O => write_data(2)
    );
\Q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8B8B88B888"
    )
        port map (
      I0 => \Q_i_2__2_n_0\,
      I1 => Q_reg(2),
      I2 => Q_reg(1),
      I3 => Memory_data(3),
      I4 => Q_reg(0),
      I5 => O3(3),
      O => write_data(3)
    );
\Q_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(12),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(12),
      I4 => Q_reg(2),
      I5 => \Q_i_2__11_n_0\,
      O => write_data(12)
    );
\Q_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(13),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(13),
      I4 => Q_reg(2),
      I5 => \Q_i_2__12_n_0\,
      O => write_data(13)
    );
\Q_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(14),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(14),
      I4 => Q_reg(2),
      I5 => \Q_i_2__13_n_0\,
      O => write_data(14)
    );
\Q_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(15),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(15),
      I4 => Q_reg(2),
      I5 => \Q_i_2__14_n_0\,
      O => write_data(15)
    );
\Q_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(16),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(16),
      I4 => Q_reg(2),
      I5 => \Q_i_2__15_n_0\,
      O => write_data(16)
    );
\Q_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(17),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(17),
      I4 => Q_reg(2),
      I5 => \Q_i_2__16_n_0\,
      O => write_data(17)
    );
\Q_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(18),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(18),
      I4 => Q_reg(2),
      I5 => \Q_i_2__17_n_0\,
      O => write_data(18)
    );
\Q_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(19),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(19),
      I4 => Q_reg(2),
      I5 => \Q_i_2__18_n_0\,
      O => write_data(19)
    );
\Q_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(20),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(20),
      I4 => Q_reg(2),
      I5 => \Q_i_2__19_n_0\,
      O => write_data(20)
    );
\Q_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(21),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(21),
      I4 => Q_reg(2),
      I5 => \Q_i_2__20_n_0\,
      O => write_data(21)
    );
\Q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8B8B88B888"
    )
        port map (
      I0 => \Q_i_2__3_n_0\,
      I1 => Q_reg(2),
      I2 => Q_reg(1),
      I3 => Memory_data(4),
      I4 => Q_reg(0),
      I5 => O3(4),
      O => write_data(4)
    );
\Q_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(22),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(22),
      I4 => Q_reg(2),
      I5 => \Q_i_2__21_n_0\,
      O => write_data(22)
    );
\Q_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(23),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(23),
      I4 => Q_reg(2),
      I5 => \Q_i_2__22_n_0\,
      O => write_data(23)
    );
\Q_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(24),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(24),
      I4 => Q_reg(2),
      I5 => \Q_i_2__23_n_0\,
      O => write_data(24)
    );
\Q_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(25),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(25),
      I4 => Q_reg(2),
      I5 => \Q_i_2__24_n_0\,
      O => write_data(25)
    );
\Q_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(26),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(26),
      I4 => Q_reg(2),
      I5 => \Q_i_2__25_n_0\,
      O => write_data(26)
    );
\Q_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(27),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(27),
      I4 => Q_reg(2),
      I5 => \Q_i_2__26_n_0\,
      O => write_data(27)
    );
\Q_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(28),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(28),
      I4 => Q_reg(2),
      I5 => \Q_i_2__27_n_0\,
      O => write_data(28)
    );
\Q_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(29),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(29),
      I4 => Q_reg(2),
      I5 => \Q_i_2__28_n_0\,
      O => write_data(29)
    );
\Q_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(30),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(30),
      I4 => Q_reg(2),
      I5 => \Q_i_2__29_n_0\,
      O => write_data(30)
    );
\Q_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(31),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(31),
      I4 => Q_reg(2),
      I5 => \Q_i_2__30_n_0\,
      O => write_data(31)
    );
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8B8B88B888"
    )
        port map (
      I0 => \Q_i_2__4_n_0\,
      I1 => Q_reg(2),
      I2 => Q_reg(1),
      I3 => Memory_data(5),
      I4 => Q_reg(0),
      I5 => O3(5),
      O => write_data(5)
    );
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(6),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(6),
      I4 => Q_reg(2),
      I5 => \Q_i_2__5_n_0\,
      O => write_data(6)
    );
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(7),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(7),
      I4 => Q_reg(2),
      I5 => \Q_i_2__6_n_0\,
      O => write_data(7)
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(8),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(8),
      I4 => Q_reg(2),
      I5 => \Q_i_2__7_n_0\,
      O => write_data(8)
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(9),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(9),
      I4 => Q_reg(2),
      I5 => \Q_i_2__8_n_0\,
      O => write_data(9)
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(10),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(10),
      I4 => Q_reg(2),
      I5 => \Q_i_2__9_n_0\,
      O => write_data(10)
    );
\Q_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3808FFFF38080000"
    )
        port map (
      I0 => HI(11),
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => LO(11),
      I4 => Q_reg(2),
      I5 => \Q_i_2__10_n_0\,
      O => write_data(11)
    );
Q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BB8B8B88B888"
    )
        port map (
      I0 => Q_i_4_n_0,
      I1 => Q_reg(2),
      I2 => Q_reg(1),
      I3 => Memory_data(0),
      I4 => Q_reg(0),
      I5 => O3(0),
      O => write_data(0)
    );
\Q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB88888"
    )
        port map (
      I0 => LO(1),
      I1 => Q_reg(0),
      I2 => Q_reg_0,
      I3 => Q_reg_1,
      I4 => Q_reg_2,
      I5 => Q_reg_3,
      O => \Q_i_2__0_n_0\
    );
\Q_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => HI(2),
      I1 => Q_reg(1),
      I2 => LO(2),
      I3 => Q_reg(0),
      I4 => Q_reg_4,
      I5 => Q_reg_5,
      O => \Q_i_2__1_n_0\
    );
\Q_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(11),
      I2 => Q_reg(0),
      I3 => O3(11),
      O => \Q_i_2__10_n_0\
    );
\Q_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(12),
      I2 => Q_reg(0),
      I3 => O3(12),
      O => \Q_i_2__11_n_0\
    );
\Q_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(13),
      I2 => Q_reg(0),
      I3 => O3(13),
      O => \Q_i_2__12_n_0\
    );
\Q_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(14),
      I2 => Q_reg(0),
      I3 => O3(14),
      O => \Q_i_2__13_n_0\
    );
\Q_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(15),
      I2 => Q_reg(0),
      I3 => O3(15),
      O => \Q_i_2__14_n_0\
    );
\Q_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(0),
      I1 => Q_reg(1),
      I2 => Memory_data(16),
      I3 => Q_reg(0),
      I4 => O3(16),
      O => \Q_i_2__15_n_0\
    );
\Q_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(1),
      I1 => Q_reg(1),
      I2 => Memory_data(17),
      I3 => Q_reg(0),
      I4 => O3(17),
      O => \Q_i_2__16_n_0\
    );
\Q_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(2),
      I1 => Q_reg(1),
      I2 => Memory_data(18),
      I3 => Q_reg(0),
      I4 => O3(18),
      O => \Q_i_2__17_n_0\
    );
\Q_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(3),
      I1 => Q_reg(1),
      I2 => Memory_data(19),
      I3 => Q_reg(0),
      I4 => O3(19),
      O => \Q_i_2__18_n_0\
    );
\Q_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(4),
      I1 => Q_reg(1),
      I2 => Memory_data(20),
      I3 => Q_reg(0),
      I4 => O3(20),
      O => \Q_i_2__19_n_0\
    );
\Q_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => HI(3),
      I1 => Q_reg(1),
      I2 => LO(3),
      I3 => Q_reg(0),
      I4 => CLO_out(1),
      O => \Q_i_2__2_n_0\
    );
\Q_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => signExtend_output(5),
      I1 => Q_reg(1),
      I2 => Memory_data(21),
      I3 => Q_reg(0),
      I4 => O3(21),
      O => \Q_i_2__20_n_0\
    );
\Q_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_0(0),
      I1 => Q_reg(1),
      I2 => Memory_data(22),
      I3 => Q_reg(0),
      I4 => O3(22),
      O => \Q_i_2__21_n_0\
    );
\Q_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_0(1),
      I1 => Q_reg(1),
      I2 => Memory_data(23),
      I3 => Q_reg(0),
      I4 => O3(23),
      O => \Q_i_2__22_n_0\
    );
\Q_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_0(2),
      I1 => Q_reg(1),
      I2 => Memory_data(24),
      I3 => Q_reg(0),
      I4 => O3(24),
      O => \Q_i_2__23_n_0\
    );
\Q_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_0(3),
      I1 => Q_reg(1),
      I2 => Memory_data(25),
      I3 => Q_reg(0),
      I4 => O3(25),
      O => \Q_i_2__24_n_0\
    );
\Q_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_0(4),
      I1 => Q_reg(1),
      I2 => Memory_data(26),
      I3 => Q_reg(0),
      I4 => O3(26),
      O => \Q_i_2__25_n_0\
    );
\Q_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_1(0),
      I1 => Q_reg(1),
      I2 => Memory_data(27),
      I3 => Q_reg(0),
      I4 => O3(27),
      O => \Q_i_2__26_n_0\
    );
\Q_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_1(1),
      I1 => Q_reg(1),
      I2 => Memory_data(28),
      I3 => Q_reg(0),
      I4 => O3(28),
      O => \Q_i_2__27_n_0\
    );
\Q_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_1(2),
      I1 => Q_reg(1),
      I2 => Memory_data(29),
      I3 => Q_reg(0),
      I4 => O3(29),
      O => \Q_i_2__28_n_0\
    );
\Q_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_1(3),
      I1 => Q_reg(1),
      I2 => Memory_data(30),
      I3 => Q_reg(0),
      I4 => O3(30),
      O => \Q_i_2__29_n_0\
    );
\Q_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB308830883088"
    )
        port map (
      I0 => HI(4),
      I1 => Q_reg(1),
      I2 => LO(4),
      I3 => Q_reg(0),
      I4 => Q_reg_6,
      I5 => Q_reg_7,
      O => \Q_i_2__3_n_0\
    );
\Q_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => input_1(4),
      I1 => Q_reg(1),
      I2 => Memory_data(31),
      I3 => Q_reg(0),
      I4 => O3(31),
      O => \Q_i_2__30_n_0\
    );
\Q_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3088308830BB3088"
    )
        port map (
      I0 => HI(5),
      I1 => Q_reg(1),
      I2 => LO(5),
      I3 => Q_reg(0),
      I4 => Q_reg_6,
      I5 => Q_reg_7,
      O => \Q_i_2__4_n_0\
    );
\Q_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(6),
      I2 => Q_reg(0),
      I3 => O3(6),
      O => \Q_i_2__5_n_0\
    );
\Q_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(7),
      I2 => Q_reg(0),
      I3 => O3(7),
      O => \Q_i_2__6_n_0\
    );
\Q_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(8),
      I2 => Q_reg(0),
      I3 => O3(8),
      O => \Q_i_2__7_n_0\
    );
\Q_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(9),
      I2 => Q_reg(0),
      I3 => O3(9),
      O => \Q_i_2__8_n_0\
    );
\Q_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(10),
      I2 => Q_reg(0),
      I3 => O3(10),
      O => \Q_i_2__9_n_0\
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D48"
    )
        port map (
      I0 => Q_reg(1),
      I1 => Memory_data(1),
      I2 => Q_reg(0),
      I3 => O3(1),
      O => Q_i_3_n_0
    );
Q_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => HI(0),
      I1 => Q_reg(1),
      I2 => LO(0),
      I3 => Q_reg(0),
      I4 => CLO_out(0),
      O => Q_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_adder is
  port (
    O34 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 62 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_11 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_12 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_13 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_adder : entity is "adder";
end Lab_4_Mips_CPU_0_0_adder;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_adder is
  signal \S_carry__0_n_0\ : STD_LOGIC;
  signal \S_carry__0_n_1\ : STD_LOGIC;
  signal \S_carry__0_n_2\ : STD_LOGIC;
  signal \S_carry__0_n_3\ : STD_LOGIC;
  signal \S_carry__10_n_0\ : STD_LOGIC;
  signal \S_carry__10_n_1\ : STD_LOGIC;
  signal \S_carry__10_n_2\ : STD_LOGIC;
  signal \S_carry__10_n_3\ : STD_LOGIC;
  signal \S_carry__11_n_0\ : STD_LOGIC;
  signal \S_carry__11_n_1\ : STD_LOGIC;
  signal \S_carry__11_n_2\ : STD_LOGIC;
  signal \S_carry__11_n_3\ : STD_LOGIC;
  signal \S_carry__12_n_0\ : STD_LOGIC;
  signal \S_carry__12_n_1\ : STD_LOGIC;
  signal \S_carry__12_n_2\ : STD_LOGIC;
  signal \S_carry__12_n_3\ : STD_LOGIC;
  signal \S_carry__13_n_0\ : STD_LOGIC;
  signal \S_carry__13_n_1\ : STD_LOGIC;
  signal \S_carry__13_n_2\ : STD_LOGIC;
  signal \S_carry__13_n_3\ : STD_LOGIC;
  signal \S_carry__14_n_1\ : STD_LOGIC;
  signal \S_carry__14_n_2\ : STD_LOGIC;
  signal \S_carry__14_n_3\ : STD_LOGIC;
  signal \S_carry__1_n_0\ : STD_LOGIC;
  signal \S_carry__1_n_1\ : STD_LOGIC;
  signal \S_carry__1_n_2\ : STD_LOGIC;
  signal \S_carry__1_n_3\ : STD_LOGIC;
  signal \S_carry__2_n_0\ : STD_LOGIC;
  signal \S_carry__2_n_1\ : STD_LOGIC;
  signal \S_carry__2_n_2\ : STD_LOGIC;
  signal \S_carry__2_n_3\ : STD_LOGIC;
  signal \S_carry__3_n_0\ : STD_LOGIC;
  signal \S_carry__3_n_1\ : STD_LOGIC;
  signal \S_carry__3_n_2\ : STD_LOGIC;
  signal \S_carry__3_n_3\ : STD_LOGIC;
  signal \S_carry__4_n_0\ : STD_LOGIC;
  signal \S_carry__4_n_1\ : STD_LOGIC;
  signal \S_carry__4_n_2\ : STD_LOGIC;
  signal \S_carry__4_n_3\ : STD_LOGIC;
  signal \S_carry__5_n_0\ : STD_LOGIC;
  signal \S_carry__5_n_1\ : STD_LOGIC;
  signal \S_carry__5_n_2\ : STD_LOGIC;
  signal \S_carry__5_n_3\ : STD_LOGIC;
  signal \S_carry__6_n_0\ : STD_LOGIC;
  signal \S_carry__6_n_1\ : STD_LOGIC;
  signal \S_carry__6_n_2\ : STD_LOGIC;
  signal \S_carry__6_n_3\ : STD_LOGIC;
  signal \S_carry__7_n_0\ : STD_LOGIC;
  signal \S_carry__7_n_1\ : STD_LOGIC;
  signal \S_carry__7_n_2\ : STD_LOGIC;
  signal \S_carry__7_n_3\ : STD_LOGIC;
  signal \S_carry__8_n_0\ : STD_LOGIC;
  signal \S_carry__8_n_1\ : STD_LOGIC;
  signal \S_carry__8_n_2\ : STD_LOGIC;
  signal \S_carry__8_n_3\ : STD_LOGIC;
  signal \S_carry__9_n_0\ : STD_LOGIC;
  signal \S_carry__9_n_1\ : STD_LOGIC;
  signal \S_carry__9_n_2\ : STD_LOGIC;
  signal \S_carry__9_n_3\ : STD_LOGIC;
  signal S_carry_n_0 : STD_LOGIC;
  signal S_carry_n_1 : STD_LOGIC;
  signal S_carry_n_2 : STD_LOGIC;
  signal S_carry_n_3 : STD_LOGIC;
  signal \NLW_S_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
S_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => S_carry_n_0,
      CO(2) => S_carry_n_1,
      CO(1) => S_carry_n_2,
      CO(0) => S_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => O34(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\S_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => S_carry_n_0,
      CO(3) => \S_carry__0_n_0\,
      CO(2) => \S_carry__0_n_1\,
      CO(1) => \S_carry__0_n_2\,
      CO(0) => \S_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => O34(7 downto 4),
      S(3 downto 0) => Q_reg(3 downto 0)
    );
\S_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__0_n_0\,
      CO(3) => \S_carry__1_n_0\,
      CO(2) => \S_carry__1_n_1\,
      CO(1) => \S_carry__1_n_2\,
      CO(0) => \S_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => O34(11 downto 8),
      S(3 downto 0) => Q_reg_0(3 downto 0)
    );
\S_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__9_n_0\,
      CO(3) => \S_carry__10_n_0\,
      CO(2) => \S_carry__10_n_1\,
      CO(1) => \S_carry__10_n_2\,
      CO(0) => \S_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(47 downto 44),
      O(3 downto 0) => O34(47 downto 44),
      S(3 downto 0) => Q_reg_9(3 downto 0)
    );
\S_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__10_n_0\,
      CO(3) => \S_carry__11_n_0\,
      CO(2) => \S_carry__11_n_1\,
      CO(1) => \S_carry__11_n_2\,
      CO(0) => \S_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(51 downto 48),
      O(3 downto 0) => O34(51 downto 48),
      S(3 downto 0) => Q_reg_10(3 downto 0)
    );
\S_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__11_n_0\,
      CO(3) => \S_carry__12_n_0\,
      CO(2) => \S_carry__12_n_1\,
      CO(1) => \S_carry__12_n_2\,
      CO(0) => \S_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(55 downto 52),
      O(3 downto 0) => O34(55 downto 52),
      S(3 downto 0) => Q_reg_11(3 downto 0)
    );
\S_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__12_n_0\,
      CO(3) => \S_carry__13_n_0\,
      CO(2) => \S_carry__13_n_1\,
      CO(1) => \S_carry__13_n_2\,
      CO(0) => \S_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(59 downto 56),
      O(3 downto 0) => O34(59 downto 56),
      S(3 downto 0) => Q_reg_12(3 downto 0)
    );
\S_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__13_n_0\,
      CO(3) => \NLW_S_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \S_carry__14_n_1\,
      CO(1) => \S_carry__14_n_2\,
      CO(0) => \S_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(62 downto 60),
      O(3 downto 0) => O34(63 downto 60),
      S(3 downto 0) => Q_reg_13(3 downto 0)
    );
\S_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__1_n_0\,
      CO(3) => \S_carry__2_n_0\,
      CO(2) => \S_carry__2_n_1\,
      CO(1) => \S_carry__2_n_2\,
      CO(0) => \S_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => O34(15 downto 12),
      S(3 downto 0) => Q_reg_1(3 downto 0)
    );
\S_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__2_n_0\,
      CO(3) => \S_carry__3_n_0\,
      CO(2) => \S_carry__3_n_1\,
      CO(1) => \S_carry__3_n_2\,
      CO(0) => \S_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => O34(19 downto 16),
      S(3 downto 0) => Q_reg_2(3 downto 0)
    );
\S_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__3_n_0\,
      CO(3) => \S_carry__4_n_0\,
      CO(2) => \S_carry__4_n_1\,
      CO(1) => \S_carry__4_n_2\,
      CO(0) => \S_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => O34(23 downto 20),
      S(3 downto 0) => Q_reg_3(3 downto 0)
    );
\S_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__4_n_0\,
      CO(3) => \S_carry__5_n_0\,
      CO(2) => \S_carry__5_n_1\,
      CO(1) => \S_carry__5_n_2\,
      CO(0) => \S_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => O34(27 downto 24),
      S(3 downto 0) => Q_reg_4(3 downto 0)
    );
\S_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__5_n_0\,
      CO(3) => \S_carry__6_n_0\,
      CO(2) => \S_carry__6_n_1\,
      CO(1) => \S_carry__6_n_2\,
      CO(0) => \S_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(31 downto 28),
      O(3 downto 0) => O34(31 downto 28),
      S(3 downto 0) => Q_reg_5(3 downto 0)
    );
\S_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__6_n_0\,
      CO(3) => \S_carry__7_n_0\,
      CO(2) => \S_carry__7_n_1\,
      CO(1) => \S_carry__7_n_2\,
      CO(0) => \S_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(35 downto 32),
      O(3 downto 0) => O34(35 downto 32),
      S(3 downto 0) => Q_reg_6(3 downto 0)
    );
\S_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__7_n_0\,
      CO(3) => \S_carry__8_n_0\,
      CO(2) => \S_carry__8_n_1\,
      CO(1) => \S_carry__8_n_2\,
      CO(0) => \S_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(39 downto 36),
      O(3 downto 0) => O34(39 downto 36),
      S(3 downto 0) => Q_reg_7(3 downto 0)
    );
\S_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \S_carry__8_n_0\,
      CO(3) => \S_carry__9_n_0\,
      CO(2) => \S_carry__9_n_1\,
      CO(1) => \S_carry__9_n_2\,
      CO(0) => \S_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(43 downto 40),
      O(3 downto 0) => O34(43 downto 40),
      S(3 downto 0) => Q_reg_8(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_100 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_100 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_100;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_100 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1000 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1000 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1000;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1000 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1001 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1001 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1001;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1001 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1002 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1002 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1002;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1002 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1003 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1003 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1003;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1003 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1004 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1004 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1004;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1004 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1005 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1005 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1005;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1005 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1006 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1006 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1006;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1006 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1007 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1007 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1007;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1007 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1008 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1008 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1008;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1008 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1009 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1009 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1009;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1009 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_101 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_101 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_101;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_101 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1010 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1010 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1010;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1010 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1011 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1011 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1011;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1011 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1012 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1012 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1012;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1012 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1013 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1013 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1013;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1013 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1014 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1014 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1014;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1014 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1015 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1015 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1015;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1015 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1016 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1016 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1016;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1016 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1017 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1017 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1017;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1017 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1018 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1018 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1018;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1018 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1019 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1019 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1019;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1019 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_102 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_102 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_102;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_102 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1020 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1020 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1020;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1020 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1021 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1021 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1021;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1021 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1022 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1022 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1022;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1022 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1023 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1023 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1023;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1023 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1024 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1024 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1024;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1024 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1025 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1025 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1025;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1025 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1026 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1026 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1026;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1026 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1027 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1027 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1027;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1027 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1028 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1028 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1028;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1028 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1029 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1029 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1029;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1029 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_103 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_103 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_103;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_103 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1030 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1030 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1030;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1030 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1031 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1031 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1031;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1031 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data10(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1032 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1032 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1032;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1032 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1033 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1033 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1033;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1033 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1034 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1034 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1034;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1034 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1035 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1035 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1035;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1035 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1036 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1036 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1036;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1036 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1037 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1037 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1037;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1037 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1038 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1038 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1038;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1038 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1039 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1039 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1039;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1039 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_104 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_6 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_6_0 : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__31\ : in STD_LOGIC;
    \Q_reg_i_5__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_104 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_104;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_104 is
  signal data7 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_13__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(0),
      I1 => data6(0),
      I2 => \Q_reg_i_5__31\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__31_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(0),
      I1 => data6(0),
      I2 => Q_reg_i_6,
      I3 => data5(0),
      I4 => Q_reg_i_6_0,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1040 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1040 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1040;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1040 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1041 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1041 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1041;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1041 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1042 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1042 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1042;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1042 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1043 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1043 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1043;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1043 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1044 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1044 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1044;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1044 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1045 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1045 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1045;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1045 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1046 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1046 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1046;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1046 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1047 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1047 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1047;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1047 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1048 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1048 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1048;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1048 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1049 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1049 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1049;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1049 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_105 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__9\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__9_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__41\ : in STD_LOGIC;
    \Q_reg_i_5__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_105 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_105;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_105 is
  signal data7 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_13__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(10),
      I1 => data6(0),
      I2 => \Q_reg_i_5__41\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__41_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(10),
      I1 => data6(0),
      I2 => \Q_reg_i_5__9\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__9_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1050 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1050 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1050;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1050 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1051 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1051 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1051;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1051 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1052 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1052 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1052;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1052 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1053 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1053 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1053;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1053 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1054 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1054 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1054;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1054 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1055 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1055 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1055;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1055 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1056 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1056 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1056;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1056 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1057 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1057 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1057;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1057 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1058 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1058 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1058;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1058 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1059 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1059 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1059;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1059 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_106 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__10\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__10_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__42\ : in STD_LOGIC;
    \Q_reg_i_5__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_106 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_106;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_106 is
  signal data7 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_13__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(11),
      I1 => data6(0),
      I2 => \Q_reg_i_5__10\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__10_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(11),
      I1 => data6(0),
      I2 => \Q_reg_i_5__42\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__42_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1060 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1060 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1060;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1060 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1061 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1061 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1061;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1061 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1062 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1062 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1062;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1062 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1063 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1063 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1063;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1063 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1064 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1064 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1064;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1064 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1065 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1065 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1065;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1065 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1066 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1066 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1066;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1066 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1067 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1067 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1067;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1067 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1068 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1068 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1068;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1068 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1069 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1069 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1069;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1069 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_107 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__11\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__11_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__43\ : in STD_LOGIC;
    \Q_reg_i_5__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_107 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_107;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_107 is
  signal data7 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_13__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(12),
      I1 => data6(0),
      I2 => \Q_reg_i_5__11\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__11_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(12),
      I1 => data6(0),
      I2 => \Q_reg_i_5__43\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__43_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1070 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1070 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1070;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1070 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1071 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1071 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1071;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1071 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1072 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1072 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1072;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1072 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1073 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1073 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1073;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1073 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1074 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1074 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1074;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1074 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1075 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1075 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1075;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1075 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1076 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1076 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1076;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1076 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1077 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1077 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1077;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1077 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1078 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1078 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1078;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1078 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1079 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1079 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1079;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1079 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_108 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__12\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__12_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__44\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_108 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_108;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_108 is
  signal data7 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(13),
      I1 => data6(0),
      I2 => \Q_reg_i_5__12\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__12_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(13),
      I1 => data6(0),
      I2 => read_register_2(0),
      I3 => data5(0),
      I4 => \Q_reg_i_5__44\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1080 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1080 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1080;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1080 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1081 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1081 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1081;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1081 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1082 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1082 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1082;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1082 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1083 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1083 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1083;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1083 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1084 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1084 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1084;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1084 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1085 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1085 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1085;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1085 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1086 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1086 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1086;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1086 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1087 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1087 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1087;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1087 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1088 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    PC_write_i_14_0 : out STD_LOGIC;
    PC_write_i_17_0 : out STD_LOGIC;
    PC_write_i_8_0 : out STD_LOGIC;
    PC_write_i_11_0 : out STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_4_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_1_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_2_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1088 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1088;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1088 is
  signal PC_write_i_11_n_0 : STD_LOGIC;
  signal PC_write_i_14_n_0 : STD_LOGIC;
  signal PC_write_i_17_n_0 : STD_LOGIC;
  signal PC_write_i_8_n_0 : STD_LOGIC;
begin
PC_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg_3(2),
      I1 => Q_reg_3(1),
      I2 => PC_write_i_2_0(0),
      I3 => Q_reg_3(3),
      I4 => PC_write_i_8_n_0,
      O => PC_write_i_8_0
    );
PC_write_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PC_write_i_2_0(3),
      I1 => Q_reg_4(0),
      I2 => PC_write_i_2_0(1),
      I3 => PC_write_i_2_0(2),
      O => PC_write_i_11_n_0
    );
PC_write_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => O(3),
      I1 => Q_reg_1(0),
      I2 => O(1),
      I3 => O(2),
      O => PC_write_i_14_n_0
    );
PC_write_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PC_write_i_4_0(3),
      I1 => Q_reg_2(0),
      I2 => PC_write_i_4_0(1),
      I3 => PC_write_i_4_0(2),
      O => PC_write_i_17_n_0
    );
PC_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg_4(2),
      I1 => Q_reg_4(1),
      I2 => O(0),
      I3 => Q_reg_4(3),
      I4 => PC_write_i_11_n_0,
      O => PC_write_i_11_0
    );
PC_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg_1(2),
      I1 => Q_reg_1(1),
      I2 => PC_write_i_4_0(0),
      I3 => Q_reg_1(3),
      I4 => PC_write_i_14_n_0,
      O => PC_write_i_14_0
    );
PC_write_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q_reg_2(2),
      I1 => Q_reg_2(1),
      I2 => PC_write_i_1_0(0),
      I3 => Q_reg_2(3),
      I4 => PC_write_i_17_n_0,
      O => PC_write_i_17_0
    );
PC_write_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PC_write_i_1_0(3),
      I1 => Q_reg_3(0),
      I2 => PC_write_i_1_0(1),
      I3 => PC_write_i_1_0(2),
      O => PC_write_i_8_n_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1089 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1089 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1089;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1089 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_109 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__13\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__13_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__45\ : in STD_LOGIC;
    \Q_reg_i_5__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_109 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_109;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_109 is
  signal data7 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_13__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(14),
      I1 => data6(0),
      I2 => \Q_reg_i_5__13\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__13_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(14),
      I1 => data6(0),
      I2 => \Q_reg_i_5__45\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__45_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1090 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1090 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1090;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1090 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1091 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1091 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1091;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1091 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1092 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1092 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1092;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1092 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1093 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1093 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1093;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1093 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1094 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1094 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1094;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1094 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1095 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1095 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1095;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1095 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => PC_input(0),
      Q => O4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1096 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1096 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1096;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1096 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1097 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1097 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1097;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1097 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1098 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1098 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1098;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1098 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1099 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1099 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1099;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1099 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_110 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__14\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__14_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__46\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_110 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_110;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_110 is
  signal data7 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_13__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(15),
      I1 => data6(0),
      I2 => \Q_reg_i_5__14\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__14_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(15),
      I1 => data6(0),
      I2 => read_register_2(0),
      I3 => data5(0),
      I4 => \Q_reg_i_5__46\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1100 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1100 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1100;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1100 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1101 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1101 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1101;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1101 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1102 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1102 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1102;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1102 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1103 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1103 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1103;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1103 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1104 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1104 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1104;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1104 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1105 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1105 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1105;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1105 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1106 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1106 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1106;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1106 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1107 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1107 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1107;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1107 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1108 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1108 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1108;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1108 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1109 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1109 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1109;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1109 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_111 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__47\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_111 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_111;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_111 is
  signal data7 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_13__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(16),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(16),
      I1 => data6(0),
      I2 => \Q_reg_i_5__47\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1110 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1110 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1110;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1110 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1111 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1111 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1111;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1111 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1112 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1112 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1112;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1112 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1113 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1113 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1113;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1113 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1114 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1114 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1114;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1114 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1115 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1115 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1115;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1115 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1116 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1116 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1116;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1116 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1117 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1117 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1117;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1117 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1118 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1118 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1118;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1118 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1119 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1119 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1119;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1119 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_112 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_112 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_112;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_112 is
  signal data7 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_13__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(17),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(17),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1120 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1120 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1120;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1120 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1121 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1121 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1121;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1121 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1122 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1122 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1122;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1122 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1123 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1123 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1123;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1123 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1124 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1124 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1124;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1124 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1125 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1125 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1125;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1125 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1126 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1126 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1126;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1126 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1127 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1127 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1127;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1127 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1128 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1128 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1128;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1128 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1129 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1129 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1129;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1129 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_113 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__49\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_113 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_113;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_113 is
  signal data7 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_13__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(18),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(18),
      I1 => data6(0),
      I2 => \Q_reg_i_5__49\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1130 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1130 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1130;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1130 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1131 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1131 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1131;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1131 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1132 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1132 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1132;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1132 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1133 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1133 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1133;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1133 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1134 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1134 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1134;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1134 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1135 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1135 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1135;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1135 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1136 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1136 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1136;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1136 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1137 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1137 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1137;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1137 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1138 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1138 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1138;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1138 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1139 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1139 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1139;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1139 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_114 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_114 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_114;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_114 is
  signal data7 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_13__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(19),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(19),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1140 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1140 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1140;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1140 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1141 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1141 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1141;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1141 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1142 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1142 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1142;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1142 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1143 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1143 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1143;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1143 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1144 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1144 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1144;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1144 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1145 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1145 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1145;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1145 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1146 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1146 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1146;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1146 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1147 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1147 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1147;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1147 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1148 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1148 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1148;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1148 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1149 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1149 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1149;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1149 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_115 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__0\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__0_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__32\ : in STD_LOGIC;
    \Q_reg_i_5__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_115 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_115;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_115 is
  signal data7 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(1),
      I1 => data6(0),
      I2 => \Q_reg_i_5__0\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__0_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(1),
      I1 => data6(0),
      I2 => \Q_reg_i_5__32\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__32_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1150 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1150 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1150;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1150 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1151 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1151 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1151;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1151 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1152 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1152 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1152;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1152 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1153 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1153 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1153;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1153 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1154 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1154 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1154;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1154 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1155 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1155 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1155;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1155 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1156 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1156 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1156;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1156 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1157 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1157 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1157;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1157 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1158 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1158 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1158;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1158 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1159 is
  port (
    R : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1159 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1159;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1159 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q(0),
      CLR => mult_EN,
      D => O34(0),
      Q => R(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_116 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__51\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_116 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_116;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_116 is
  signal data7 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_13__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(20),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(20),
      I1 => data6(0),
      I2 => \Q_reg_i_5__51\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1160 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1160 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1160;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1160 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1161 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1161 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1161;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1161 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1162 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1162 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1162;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1162 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1163 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1163 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1163;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1163 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1164 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1164 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1164;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1164 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1165 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1165 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1165;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1165 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1166 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1166 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1166;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1166 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1167 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1167 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1167;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1167 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1168 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1168 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1168;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1168 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1169 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1169 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1169;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1169 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_117 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_117 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_117;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_117 is
  signal data7 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_13__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(21),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(21),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1170 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1170 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1170;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1170 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1171 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1171 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1171;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1171 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1172 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1172 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1172;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1172 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1173 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1173 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1173;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1173 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1174 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1174 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1174;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1174 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1175 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1175 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1175;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1175 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1176 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1176 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1176;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1176 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1177 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1177 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1177;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1177 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1178 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1178 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1178;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1178 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1179 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1179 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1179;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1179 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_118 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__53\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_118 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_118;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_118 is
  signal data7 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_13__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(22),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(22),
      I1 => data6(0),
      I2 => \Q_reg_i_5__53\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1180 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1180 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1180;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1180 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1181 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1181 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1181;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1181 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1182 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1182 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1182;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1182 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1183 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1183 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1183;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1183 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1184 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1184 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1184;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1184 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1185 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1185 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1185;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1185 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1186 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1186 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1186;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1186 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1187 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1187 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1187;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1187 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1188 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1188 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1188;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1188 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1189 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1189 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1189;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1189 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_119 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_119 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_119;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_119 is
  signal data7 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_13__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(23),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(23),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1190 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1190 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1190;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1190 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1191 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1191 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1191;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1191 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => MDR_EN,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Memory_data(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1192 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1192 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1192;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1192 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1193 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1193 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1193;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1193 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1194 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1194 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1194;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1194 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1195 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1195 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1195;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1195 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1196 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1196 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1196;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1196 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1197 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1197 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1197;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1197 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1198 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1198 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1198;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1198 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1199 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1199 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1199;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1199 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_120 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__55\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_120 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_120;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_120 is
  signal data7 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_13__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(24),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(24),
      I1 => data6(0),
      I2 => \Q_reg_i_5__55\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1200 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1200 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1200;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1200 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1201 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1201 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1201;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1201 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1202 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1202 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1202;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1202 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1203 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1203 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1203;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1203 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1204 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1204 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1204;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1204 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1205 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1205 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1205;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1205 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1206 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1206 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1206;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1206 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1207 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1207 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1207;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1207 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1208 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1208 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1208;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1208 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1209 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1209 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1209;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1209 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_121 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_121 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_121;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_121 is
  signal data7 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_13__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(25),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(25),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1210 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1210 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1210;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1210 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1211 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1211 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1211;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1211 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1212 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1212 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1212;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1212 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1213 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1213 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1213;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1213 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1214 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1214 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1214;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1214 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1215 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1215 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1215;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1215 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1216 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1216 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1216;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1216 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1217 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1217 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1217;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1217 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1218 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1218 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1218;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1218 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1219 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1219 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1219;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1219 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_122 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__57\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_122 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_122;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_122 is
  signal data7 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_13__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(26),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(26),
      I1 => data6(0),
      I2 => \Q_reg_i_5__57\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1220 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1220 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1220;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1220 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1221 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1221 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1221;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1221 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1222 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1222 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1222;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1222 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1223 is
  port (
    LO : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1223 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1223;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1223 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => LO(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1224 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_current_state[0]_i_3\ : in STD_LOGIC;
    \FSM_sequential_current_state[0]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_current_state[0]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_current_state[0]_i_3_2\ : in STD_LOGIC;
    \FSM_sequential_current_state[0]_i_3_3\ : in STD_LOGIC;
    \Q_i_2__16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_B : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1224 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1224;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1224 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_3(0) <= \^q_reg_3\(0);
\FSM_sequential_current_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_current_state[0]_i_3\,
      I2 => \FSM_sequential_current_state[0]_i_3_0\,
      I3 => \FSM_sequential_current_state[0]_i_3_1\,
      I4 => \FSM_sequential_current_state[0]_i_3_2\,
      I5 => \FSM_sequential_current_state[0]_i_3_3\,
      O => Q_reg_1
    );
\Q_i_4__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_3\(0),
      I1 => \Q_i_2__16\(0),
      I2 => Shamt(3),
      I3 => \Q_i_2__16\(1),
      I4 => Shamt(2),
      I5 => \Q_i_2__16_0\(0),
      O => Q_reg_2(0)
    );
\Q_i_8__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(0),
      I1 => ALU_B(1),
      I2 => Shamt(1),
      I3 => ALU_B(2),
      I4 => Shamt(0),
      I5 => ALU_B(3),
      O => \^q_reg_3\(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_4,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1225 is
  port (
    input_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1225 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1225;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1225 is
begin
\Q_i_13__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_8__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1226 is
  port (
    input_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1226 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1226;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1226 is
begin
\Q_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_7__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1227 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1227 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1227;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1227 is
begin
\Q_i_13__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1228 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_3__30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_3__30_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_B : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1228 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1228;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1228 is
  signal \^q_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_2(0) <= \^q_reg_2\(0);
Q_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => \^q_reg_2\(0)
    );
\Q_i_7__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_2\(0),
      I1 => \Q_i_3__30\(1),
      I2 => Shamt(3),
      I3 => \Q_i_3__30\(0),
      I4 => Shamt(2),
      I5 => \Q_i_3__30_0\(0),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_3,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1229 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_10 : in STD_LOGIC;
    Q_reg_11 : in STD_LOGIC;
    Q_reg_12 : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    Q_reg_13 : in STD_LOGIC;
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    Q_reg_16 : in STD_LOGIC;
    Q_reg_17 : in STD_LOGIC;
    Q_reg_18 : in STD_LOGIC;
    Q_reg_19 : in STD_LOGIC;
    Q_reg_20 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1229 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1229;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1229 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_1__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_16,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_4
    );
\Q_i_1__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_17,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_5
    );
\Q_i_1__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_18,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_6
    );
\Q_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_19,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_7
    );
\Q_i_1__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_20,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_8
    );
\Q_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_11,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_1
    );
\Q_i_1__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_14,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_2
    );
\Q_i_1__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q_reg_10,
      I2 => Q_reg_15,
      I3 => Q_reg_12,
      I4 => RegDst,
      I5 => Q_reg_13,
      O => Q_reg_3
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_9,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_123 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_123 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_123;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_123 is
  signal data7 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_13__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(27),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(27),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1230 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1230 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1230;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1230 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1231 is
  port (
    read_register_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_rep_0 : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_rep_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC;
    Q_reg_6 : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    Q_reg_9 : in STD_LOGIC;
    Q_reg_10 : in STD_LOGIC;
    Q_reg_11 : in STD_LOGIC;
    Q_reg_12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1231 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1231;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1231 is
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_3\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of Q_reg : label is "Q_reg";
  attribute ORIG_CELL_NAME of Q_reg_rep : label is "Q_reg";
begin
  Q_reg_1 <= \^q_reg_1\;
  Q_reg_3 <= \^q_reg_3\;
\Q_i_1__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => Q_reg_4,
      I2 => Q_reg_5,
      I3 => Q_reg_6,
      I4 => RegDst,
      I5 => Q_reg_7,
      O => Q_reg_0
    );
\Q_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_3\,
      I1 => Q_reg_4,
      I2 => Q_reg_5,
      I3 => Q_reg_6,
      I4 => RegDst,
      I5 => Q_reg_7,
      O => Q_reg_2
    );
\Q_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A200A002020000"
    )
        port map (
      I0 => Q_reg_8,
      I1 => Q_reg_9,
      I2 => RegDst,
      I3 => Q_reg_10,
      I4 => Q_reg_11,
      I5 => Q_reg_12,
      O => \^q_reg_3\
    );
\Q_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200A002A2"
    )
        port map (
      I0 => Q_reg_8,
      I1 => Q_reg_9,
      I2 => RegDst,
      I3 => Q_reg_10,
      I4 => Q_reg_11,
      I5 => Q_reg_12,
      O => \^q_reg_1\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_2(0)
    );
Q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_rep_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1232 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_rep_0 : out STD_LOGIC;
    \Q_reg_rep__0_0\ : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    \Q_reg_rep__0_1\ : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_13 : in STD_LOGIC;
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    Q_reg_16 : in STD_LOGIC;
    Q_reg_17 : in STD_LOGIC;
    Q_reg_18 : in STD_LOGIC;
    Q_reg_19 : in STD_LOGIC;
    Q_reg_20 : in STD_LOGIC;
    Q_reg_21 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1232 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1232;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1232 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_10\ : STD_LOGIC;
  signal \^q_reg_12\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC;
  signal \^q_reg_6\ : STD_LOGIC;
  signal \^q_reg_8\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of Q_reg : label is "Q_reg";
  attribute ORIG_CELL_NAME of Q_reg_rep : label is "Q_reg";
  attribute ORIG_CELL_NAME of \Q_reg_rep__0\ : label is "Q_reg";
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_10 <= \^q_reg_10\;
  Q_reg_12 <= \^q_reg_12\;
  Q_reg_2 <= \^q_reg_2\;
  Q_reg_4 <= \^q_reg_4\;
  Q_reg_6 <= \^q_reg_6\;
  Q_reg_8 <= \^q_reg_8\;
\Q_i_1__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_1
    );
\Q_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_4\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_3
    );
\Q_i_1__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_6\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_5
    );
\Q_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_8\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_7
    );
\Q_i_1__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_10\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_9
    );
\Q_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => \^q_reg_12\,
      I1 => Q_reg_13,
      I2 => Q_reg_14,
      I3 => Q_reg_15,
      I4 => RegDst,
      I5 => Q_reg_16,
      O => Q_reg_11
    );
\Q_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200C00022000000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => Q_reg_17,
      I3 => Q_reg_18,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_4\
    );
\Q_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002200C000E200"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => Q_reg_17,
      I3 => Q_reg_18,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_2\
    );
\Q_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200C00022000000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => Q_reg_17,
      I3 => Q_reg_21,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_8\
    );
\Q_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002200C000E200"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => RegDst,
      I2 => Q_reg_17,
      I3 => Q_reg_21,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_6\
    );
\Q_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A200A002020000"
    )
        port map (
      I0 => Q_reg_21,
      I1 => \^q_reg_0\,
      I2 => RegDst,
      I3 => Q_reg_17,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_10\
    );
\Q_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200A002A2"
    )
        port map (
      I0 => Q_reg_21,
      I1 => \^q_reg_0\,
      I2 => RegDst,
      I3 => Q_reg_17,
      I4 => Q_reg_19,
      I5 => Q_reg_20,
      O => \^q_reg_12\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \Q_reg_rep__0_1\,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
Q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \Q_reg_rep__0_1\,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_rep_0
    );
\Q_reg_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => \Q_reg_rep__0_1\,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \Q_reg_rep__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1233 is
  port (
    read_register_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1233 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1233;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1233 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1234 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1234 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1234;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1234 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1235 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \ALUOp_reg[2]_i_1\ : in STD_LOGIC;
    \ALUOp_reg[2]_i_1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Op : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ALUOp_reg[2]_i_1_1\ : in STD_LOGIC;
    \Q_i_2__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_B : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1235 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1235;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1235 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_4(0) <= \^q_reg_4\(0);
\ALUOp_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC88"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Q(1),
      I2 => Op(0),
      I3 => Q(0),
      O => Q_reg_2(0)
    );
\ALUOp_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF00BFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \ALUOp_reg[2]_i_1\,
      I2 => \ALUOp_reg[2]_i_1_0\,
      I3 => Q(1),
      I4 => Op(0),
      I5 => \ALUOp_reg[2]_i_1_1\,
      O => Q_reg_1
    );
\Q_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_4\(0),
      I1 => \Q_i_2__2\(0),
      I2 => Shamt(3),
      I3 => \Q_i_2__2\(1),
      I4 => Shamt(2),
      I5 => \Q_i_2__2_0\(0),
      O => Q_reg_3(0)
    );
\Q_i_9__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(0),
      I1 => ALU_B(1),
      I2 => Shamt(1),
      I3 => ALU_B(2),
      I4 => Shamt(0),
      I5 => ALU_B(3),
      O => \^q_reg_4\(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_5,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1236 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1236 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1236;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1236 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1237 is
  port (
    read_register_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_rep_0 : out STD_LOGIC;
    Q_reg_rep_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1237 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1237;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1237 is
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of Q_reg : label is "Q_reg";
  attribute ORIG_CELL_NAME of Q_reg_rep : label is "Q_reg";
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_1(0)
    );
Q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_rep_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1238 is
  port (
    read_register_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_rep_0 : out STD_LOGIC;
    Q_reg_rep_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1238 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1238;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1238 is
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of Q_reg : label is "Q_reg";
  attribute ORIG_CELL_NAME of Q_reg_rep : label is "Q_reg";
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_1(0)
    );
Q_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_rep_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_rep_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1239 is
  port (
    read_register_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1239 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1239;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1239 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_124 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__59\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_124 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_124;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_124 is
  signal data7 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_13__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(28),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(28),
      I1 => data6(0),
      I2 => \Q_reg_i_5__59\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1240 is
  port (
    read_register_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1240 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1240;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1240 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1241 is
  port (
    read_register_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1241 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1241;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1241 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1242 is
  port (
    Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_current_state_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1242 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1242;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1242 is
  signal \^op\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op(0) <= \^op\(0);
\FSM_sequential_current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0209000912010209"
    )
        port map (
      I0 => \^op\(0),
      I1 => \FSM_sequential_current_state_reg[0]\,
      I2 => \FSM_sequential_current_state_reg[0]_0\(2),
      I3 => \FSM_sequential_current_state_reg[0]_1\,
      I4 => \FSM_sequential_current_state_reg[0]_0\(1),
      I5 => \FSM_sequential_current_state_reg[0]_0\(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^op\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1243 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_current_state_reg[1]\ : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Mem_to_Reg_reg[1]_i_1\ : in STD_LOGIC;
    \Mem_to_Reg_reg[1]_i_1_0\ : in STD_LOGIC;
    \ALUOp_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1243 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1243;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1243 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\ALUOp_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0838"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ALUOp_reg[3]\,
      O => Q_reg_3(0)
    );
\FSM_sequential_current_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF4"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \FSM_sequential_current_state_reg[1]\,
      I2 => Op(1),
      I3 => Op(0),
      I4 => Q(1),
      O => Q_reg_1
    );
\Mem_to_Reg_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(2),
      I2 => \Mem_to_Reg_reg[1]_i_1\,
      I3 => Op(0),
      I4 => Op(1),
      I5 => \Mem_to_Reg_reg[1]_i_1_0\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_4,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1244 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1244 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1244;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1244 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_1,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1245 is
  port (
    Op : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_current_state_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_current_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1245 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1245;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1245 is
  signal \^op\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op(0) <= \^op\(0);
\FSM_sequential_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFF0FD0D0FF0F"
    )
        port map (
      I0 => \^op\(0),
      I1 => \FSM_sequential_current_state_reg[0]\,
      I2 => \FSM_sequential_current_state_reg[0]_0\,
      I3 => \FSM_sequential_current_state_reg[0]_1\,
      I4 => Q(0),
      I5 => Q(2),
      O => D(0)
    );
\FSM_sequential_current_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC1FFFF"
    )
        port map (
      I0 => \^op\(0),
      I1 => \FSM_sequential_current_state_reg[0]\,
      I2 => \FSM_sequential_current_state_reg[3]\(0),
      I3 => \FSM_sequential_current_state_reg[2]\,
      I4 => Q(1),
      O => Q_reg_0
    );
\FSM_sequential_current_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^op\(0),
      I1 => \FSM_sequential_current_state_reg[3]\(1),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^op\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1246 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_i_2__24_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1246 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1246;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1246 is
  signal \^q_reg_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_3(0) <= \^q_reg_3\(0);
Q_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_1(0)
    );
\Q_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_3\(0),
      I1 => \Q_i_2__24\(0),
      I2 => Shamt(3),
      I3 => \Q_i_2__24\(1),
      I4 => Shamt(2),
      I5 => \Q_i_2__24_0\(0),
      O => Q_reg_2(0)
    );
\Q_i_9__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => \^q_reg_3\(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_4,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1247 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_current_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1247 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1247;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1247 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\FSM_sequential_current_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440040000000400"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => Op(0),
      I2 => \FSM_sequential_current_state_reg[0]\,
      I3 => \FSM_sequential_current_state_reg[0]_0\,
      I4 => Op(2),
      I5 => Op(1),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1248 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    \FSM_sequential_current_state_reg[3]\ : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    signed_flag_reg_i_2 : in STD_LOGIC;
    Op : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_current_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_current_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1248 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1248;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1248 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\ALUOp_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000044"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => signed_flag_reg_i_2,
      I2 => Op(1),
      I3 => Op(0),
      I4 => \FSM_sequential_current_state_reg[0]\,
      I5 => Q(0),
      O => Q_reg_1
    );
\FSM_sequential_current_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => Q(0),
      I1 => \^q_reg_0\,
      I2 => \FSM_sequential_current_state_reg[0]\,
      I3 => \FSM_sequential_current_state_reg[0]_0\,
      I4 => Op(1),
      I5 => Op(2),
      O => \FSM_sequential_current_state_reg[3]\
    );
\Mem_to_Reg_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Op(0),
      I2 => Op(1),
      I3 => Op(2),
      I4 => Op(3),
      I5 => \FSM_sequential_current_state_reg[0]\,
      O => Q_reg_2
    );
\Mem_to_Reg_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => Op(3),
      I2 => Op(1),
      I3 => Op(0),
      I4 => Op(2),
      I5 => \FSM_sequential_current_state_reg[0]\,
      O => Q_reg_3
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_4,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1249 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_7 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \FSM_sequential_current_state[1]_i_2\ : in STD_LOGIC;
    \FSM_sequential_current_state[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_current_state[1]_i_2_1\ : in STD_LOGIC;
    \FSM_sequential_current_state[1]_i_2_2\ : in STD_LOGIC;
    \FSM_sequential_current_state[1]_i_2_3\ : in STD_LOGIC;
    \Q_i_7__63\ : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_2__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_i_2__10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1249 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1249;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1249 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_6\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_6(0) <= \^q_reg_6\(0);
\ALUOp_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010001001011"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_current_state[1]_i_2_2\,
      I2 => \FSM_sequential_current_state[1]_i_2_1\,
      I3 => \FSM_sequential_current_state[1]_i_2\,
      I4 => \Q_i_7__63\,
      I5 => \FSM_sequential_current_state[1]_i_2_0\,
      O => Q_reg_3
    );
\FSM_sequential_current_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_current_state[1]_i_2\,
      I2 => \FSM_sequential_current_state[1]_i_2_0\,
      I3 => \FSM_sequential_current_state[1]_i_2_1\,
      I4 => \FSM_sequential_current_state[1]_i_2_2\,
      I5 => \FSM_sequential_current_state[1]_i_2_3\,
      O => Q_reg_1
    );
\Q_i_12__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \FSM_sequential_current_state[1]_i_2_2\,
      I2 => \Q_i_7__63\,
      I3 => \FSM_sequential_current_state[1]_i_2_0\,
      I4 => \FSM_sequential_current_state[1]_i_2\,
      I5 => \FSM_sequential_current_state[1]_i_2_1\,
      O => Q_reg_2
    );
Q_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_4(0)
    );
\Q_i_4__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q_reg_6\(0),
      I1 => \Q_i_2__10\(0),
      I2 => Shamt(3),
      I3 => \Q_i_2__10\(1),
      I4 => Shamt(2),
      I5 => \Q_i_2__10_0\(0),
      O => Q_reg_5(0)
    );
\Q_i_9__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => \^q_reg_6\(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_7,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_125 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_125 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_125;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_125 is
  signal data7 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_13__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(29),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(29),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1250 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_i_1\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_i_1_0\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_i_1_1\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_i_1_2\ : in STD_LOGIC;
    \Mem_to_Reg_reg[0]_i_1_3\ : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1250 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1250;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1250 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Mem_to_Reg_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Mem_to_Reg_reg[0]_i_1\,
      I2 => \Mem_to_Reg_reg[0]_i_1_0\,
      I3 => \Mem_to_Reg_reg[0]_i_1_1\,
      I4 => \Mem_to_Reg_reg[0]_i_1_2\,
      I5 => \Mem_to_Reg_reg[0]_i_1_3\,
      O => Q_reg_1
    );
\Q_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_2(0)
    );
\Q_i_9__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_3(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_4,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1251 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_6 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    PC_write_i_5 : in STD_LOGIC;
    PC_write_i_5_0 : in STD_LOGIC;
    PC_write_i_5_1 : in STD_LOGIC;
    PC_write_i_5_2 : in STD_LOGIC;
    PC_write_i_5_3 : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1251 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1251;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1251 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Mem_to_Reg_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PC_write_i_5_2,
      I2 => PC_write_i_5_0,
      I3 => PC_write_i_5,
      I4 => PC_write_i_5_1,
      I5 => PC_write_i_5_3,
      O => Q_reg_3
    );
\PCSource_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PC_write_i_5,
      I2 => PC_write_i_5_0,
      I3 => PC_write_i_5_1,
      I4 => PC_write_i_5_2,
      I5 => PC_write_i_5_3,
      O => Q_reg_1
    );
Q_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_4(0)
    );
\Q_i_9__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_5(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_6,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => \^q_reg_0\
    );
Shamt_sel_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101000001"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => PC_write_i_5_1,
      I2 => PC_write_i_5,
      I3 => PC_write_i_5_0,
      I4 => PC_write_i_5_2,
      I5 => PC_write_i_5_3,
      O => Q_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1252 is
  port (
    input_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1252 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1252;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1252 is
begin
\Q_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_9__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1253 is
  port (
    input_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1253 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1253;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1253 is
begin
\Q_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_8__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1254 is
  port (
    input_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1254 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1254;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1254 is
begin
\Q_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_9__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1255 is
  port (
    input_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_2 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    ALU_B : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Shamt : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1255 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1255;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1255 is
begin
Q_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(2),
      I2 => Shamt(1),
      I3 => ALU_B(1),
      I4 => Shamt(0),
      I5 => ALU_B(0),
      O => Q_reg_0(0)
    );
\Q_i_8__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ALU_B(3),
      I1 => ALU_B(4),
      I2 => Shamt(1),
      I3 => ALU_B(5),
      I4 => Shamt(0),
      I5 => ALU_B(6),
      O => Q_reg_1(0)
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => MemoryDataIn(0),
      Q => input_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1256 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1256 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1256;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1256 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1257 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1257 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1257;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1257 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1258 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1258 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1258;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1258 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1259 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1259 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1259;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1259 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_126 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__1\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__1_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__33\ : in STD_LOGIC;
    \Q_reg_i_5__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_126 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_126;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_126 is
  signal data7 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(2),
      I1 => data6(0),
      I2 => \Q_reg_i_5__1\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__1_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(2),
      I1 => data6(0),
      I2 => \Q_reg_i_5__33\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__33_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1260 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1260 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1260;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1260 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1261 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1261 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1261;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1261 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1262 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1262 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1262;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1262 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1263 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1263 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1263;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1263 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1264 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1264 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1264;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1264 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1265 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1265 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1265;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1265 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1266 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1266 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1266;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1266 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1267 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1267 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1267;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1267 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1268 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1268 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1268;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1268 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1269 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1269 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1269;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1269 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_127 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__61\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_127 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_127;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_127 is
  signal data7 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_13__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(30),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(30),
      I1 => data6(0),
      I2 => \Q_reg_i_5__61\,
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1270 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1270 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1270;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1270 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1271 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1271 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1271;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1271 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1272 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1272 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1272;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1272 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1273 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1273 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1273;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1273 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1274 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1274 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1274;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1274 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1275 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1275 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1275;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1275 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1276 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1276 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1276;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1276 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1277 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1277 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1277;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1277 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1278 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1278 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1278;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1278 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1279 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1279 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1279;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1279 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_128 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_128 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_128;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_128 is
  signal data7 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_13__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(31),
      I1 => data6(0),
      I2 => read_register_1(1),
      I3 => data5(0),
      I4 => read_register_1(0),
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(31),
      I1 => data6(0),
      I2 => read_register_2(1),
      I3 => data5(0),
      I4 => read_register_2(0),
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1280 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1280 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1280;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1280 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1281 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1281 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1281;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1281 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1282 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1282 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1282;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1282 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1283 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1283 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1283;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1283 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1284 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1284 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1284;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1284 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1285 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1285 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1285;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1285 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1286 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1286 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1286;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1286 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1287 is
  port (
    HI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1287 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1287;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1287 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => LO_EN,
      CLR => Reset,
      D => R(0),
      Q => HI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1288 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1288 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1288;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1288 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1289 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1289 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1289;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1289 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_129 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__2\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__2_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__34\ : in STD_LOGIC;
    \Q_reg_i_5__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_129 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_129;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_129 is
  signal data7 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(3),
      I1 => data6(0),
      I2 => \Q_reg_i_5__2\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__2_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(3),
      I1 => data6(0),
      I2 => \Q_reg_i_5__34\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__34_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1290 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1290 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1290;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1290 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1291 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1291 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1291;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1291 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1292 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1292 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1292;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1292 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1293 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1293 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1293;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1293 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1294 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1294 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1294;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1294 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1295 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1295 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1295;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1295 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1296 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1296 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1296;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1296 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1297 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1297 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1297;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1297 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1298 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1298 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1298;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1298 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1299 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1299 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1299;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1299 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_130 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__3\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__3_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__35\ : in STD_LOGIC;
    \Q_reg_i_5__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_130 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_130;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_130 is
  signal data7 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(4),
      I1 => data6(0),
      I2 => \Q_reg_i_5__3\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__3_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
\Q_i_13__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(4),
      I1 => data6(0),
      I2 => \Q_reg_i_5__35\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__35_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1300 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1300 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1300;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1300 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1301 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1301 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1301;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1301 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1302 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1302 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1302;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1302 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1303 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1303 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1303;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1303 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1304 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1304 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1304;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1304 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1305 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1305 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1305;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1305 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1306 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1306 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1306;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1306 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1307 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1307 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1307;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1307 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1308 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1308 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1308;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1308 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1309 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1309 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1309;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1309 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_131 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__4\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__4_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__36\ : in STD_LOGIC;
    \Q_reg_i_5__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_131 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_131;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_131 is
  signal data7 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_13__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(5),
      I1 => data6(0),
      I2 => \Q_reg_i_5__36\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__36_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(5),
      I1 => data6(0),
      I2 => \Q_reg_i_5__4\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__4_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1310 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1310 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1310;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1310 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1311 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1311 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1311;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1311 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1312 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1312 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1312;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1312 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1313 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1313 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1313;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1313 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1314 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1314 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1314;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1314 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1315 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1315 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1315;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1315 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1316 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1316 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1316;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1316 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1317 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1317 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1317;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1317 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1318 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1318 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1318;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1318 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1319 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1319 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1319;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1319 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => read_data_2(0),
      Q => MemoryDataOut(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_132 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__5\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__5_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__37\ : in STD_LOGIC;
    \Q_reg_i_5__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_132 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_132;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_132 is
  signal data7 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_13__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(6),
      I1 => data6(0),
      I2 => \Q_reg_i_5__37\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__37_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(6),
      I1 => data6(0),
      I2 => \Q_reg_i_5__5\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__5_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1320 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1320 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1320;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1320 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1321 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_11__66\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1321 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1321;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1321 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_13__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_11__66\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1322 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__4\ : in STD_LOGIC;
    \Q_i_2__4_0\ : in STD_LOGIC;
    \Q_i_2__4_1\ : in STD_LOGIC;
    \Q_i_2__4_2\ : in STD_LOGIC;
    \Q_i_2__4_3\ : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1322 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1322;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1322 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_2 <= \^q_reg_2\;
\Q_i_4__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \Q_i_2__4\,
      I2 => \Q_i_2__4_0\,
      I3 => \Q_i_2__4_1\,
      I4 => \Q_i_2__4_2\,
      I5 => \Q_i_2__4_3\,
      O => Q_reg_1
    );
\Q_i_5__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => output(2),
      I2 => output(1),
      I3 => output(0),
      O => \^q_reg_2\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1323 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_3__31\ : in STD_LOGIC;
    \Q_i_3__31_0\ : in STD_LOGIC;
    \Q_i_3__31_1\ : in STD_LOGIC;
    \Q_i_3__31_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1323 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1323;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1323 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_9__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_3__31\,
      I2 => \Q_i_3__31_0\,
      I3 => \Q_i_3__31_1\,
      I4 => \Q_i_3__31_2\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1324 is
  port (
    Q_reg_0 : out STD_LOGIC;
    CLO_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_i_4 : in STD_LOGIC;
    Q_i_4_0 : in STD_LOGIC;
    Q_i_4_1 : in STD_LOGIC;
    Q_i_4_2 : in STD_LOGIC;
    Q_i_4_3 : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q_i_6__88_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1324 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1324;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1324 is
  signal \Q_i_8__81_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_6__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FFCC"
    )
        port map (
      I0 => \Q_i_8__81_n_0\,
      I1 => Q_i_4,
      I2 => Q_i_4_0,
      I3 => Q_i_4_1,
      I4 => Q_i_4_2,
      I5 => Q_i_4_3,
      O => CLO_out(0)
    );
\Q_i_8__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AAFFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => output(0),
      I2 => \Q_i_6__88_0\,
      I3 => output(1),
      I4 => output(2),
      O => \Q_i_8__81_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1325 is
  port (
    output : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_4__31\ : in STD_LOGIC;
    \Q_i_4__31_0\ : in STD_LOGIC;
    \Q_i_4__31_1\ : in STD_LOGIC;
    \Q_i_4__31_2\ : in STD_LOGIC;
    \Q_i_4__31_3\ : in STD_LOGIC;
    \Q_i_9__73_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1325 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1325;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1325 is
  signal \Q_i_10__68_n_0\ : STD_LOGIC;
  signal \^output\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  output(0) <= \^output\(0);
\Q_i_10__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output\(0),
      I1 => \Q_i_9__73_0\,
      O => \Q_i_10__68_n_0\
    );
\Q_i_9__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFFFFFFFFFF"
    )
        port map (
      I0 => \Q_i_10__68_n_0\,
      I1 => \Q_i_4__31\,
      I2 => \Q_i_4__31_0\,
      I3 => \Q_i_4__31_1\,
      I4 => \Q_i_4__31_2\,
      I5 => \Q_i_4__31_3\,
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^output\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1326 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__1\ : in STD_LOGIC;
    \Q_i_2__1_0\ : in STD_LOGIC;
    \Q_i_2__1_1\ : in STD_LOGIC;
    \Q_i_2__1_2\ : in STD_LOGIC;
    \Q_i_2__1_3\ : in STD_LOGIC;
    \Q_i_4__32_0\ : in STD_LOGIC;
    \Q_i_4__32_1\ : in STD_LOGIC;
    \Q_i_4__32_2\ : in STD_LOGIC;
    \Q_i_4__32_3\ : in STD_LOGIC;
    \Q_i_4__32_4\ : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_i_5__19_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1326 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1326;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1326 is
  signal \Q_i_5__19_n_0\ : STD_LOGIC;
  signal \Q_i_7__69_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_4__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \Q_i_5__19_n_0\,
      I1 => \Q_i_2__1\,
      I2 => \Q_i_2__1_0\,
      I3 => \Q_i_2__1_1\,
      I4 => \Q_i_2__1_2\,
      I5 => \Q_i_2__1_3\,
      O => Q_reg_1
    );
\Q_i_5__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Q_i_7__69_n_0\,
      I1 => \Q_i_4__32_0\,
      I2 => \Q_i_4__32_1\,
      I3 => \Q_i_4__32_2\,
      I4 => \Q_i_4__32_3\,
      I5 => \Q_i_4__32_4\,
      O => \Q_i_5__19_n_0\
    );
\Q_i_7__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => output(1),
      I2 => \Q_i_5__19_0\,
      I3 => output(0),
      O => \Q_i_7__69_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1327 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1327 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1327;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1327 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1328 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1328 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1328;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1328 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1329 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1329 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1329;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1329 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_133 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__6\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__6_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__38\ : in STD_LOGIC;
    \Q_reg_i_5__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_133 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_133;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_133 is
  signal data7 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_13__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(7),
      I1 => data6(0),
      I2 => \Q_reg_i_5__38\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__38_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(7),
      I1 => data6(0),
      I2 => \Q_reg_i_5__6\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__6_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1330 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_3__31\ : in STD_LOGIC;
    \Q_i_3__31_0\ : in STD_LOGIC;
    \Q_i_3__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1330 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1330;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1330 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_7__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_3__31\,
      I2 => \Q_i_3__31_0\,
      I3 => \Q_i_3__31_1\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1331 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1331 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1331;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1331 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1332 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_4__31\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1332 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1332;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1332 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_8__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_4__31\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1333 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_6__88\ : in STD_LOGIC;
    \Q_i_6__88_0\ : in STD_LOGIC;
    \Q_i_6__88_1\ : in STD_LOGIC;
    \Q_i_6__88_2\ : in STD_LOGIC;
    \Q_i_6__88_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1333 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1333;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1333 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_10__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008080800080"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_6__88\,
      I2 => \Q_i_6__88_0\,
      I3 => \Q_i_6__88_1\,
      I4 => \Q_i_6__88_2\,
      I5 => \Q_i_6__88_3\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1334 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__4\ : in STD_LOGIC;
    \Q_i_2__4_0\ : in STD_LOGIC;
    \Q_i_2__4_1\ : in STD_LOGIC;
    \Q_i_2__4_2\ : in STD_LOGIC;
    \Q_i_2__4_3\ : in STD_LOGIC;
    \Q_i_3__31\ : in STD_LOGIC;
    \Q_i_3__31_0\ : in STD_LOGIC;
    \Q_i_3__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1334 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1334;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1334 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_2\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_2 <= \^q_reg_2\;
\Q_i_3__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^q_reg_2\,
      I1 => \Q_i_2__4\,
      I2 => \Q_i_2__4_0\,
      I3 => \Q_i_2__4_1\,
      I4 => \Q_i_2__4_2\,
      I5 => \Q_i_2__4_3\,
      O => Q_reg_1
    );
\Q_i_6__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_3__31\,
      I2 => \Q_i_3__31_0\,
      I3 => \Q_i_3__31_1\,
      O => \^q_reg_2\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1335 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__0\ : in STD_LOGIC;
    \Q_i_2__0_0\ : in STD_LOGIC;
    \Q_i_2__0_1\ : in STD_LOGIC;
    \Q_i_2__0_2\ : in STD_LOGIC;
    \Q_i_2__0_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1335 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1335;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1335 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_4__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880808080808080"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_2__0\,
      I2 => \Q_i_2__0_0\,
      I3 => \Q_i_2__0_1\,
      I4 => \Q_i_2__0_2\,
      I5 => \Q_i_2__0_3\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1336 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_6__88\ : in STD_LOGIC;
    \Q_i_6__88_0\ : in STD_LOGIC;
    \Q_i_6__88_1\ : in STD_LOGIC;
    \Q_i_6__88_2\ : in STD_LOGIC;
    \Q_i_6__88_3\ : in STD_LOGIC;
    \Q_i_2__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1336 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1336;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1336 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_11__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFDFCFCFCFC"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_6__88\,
      I2 => \Q_i_6__88_0\,
      I3 => \Q_i_6__88_1\,
      I4 => \Q_i_6__88_2\,
      I5 => \Q_i_6__88_3\,
      O => Q_reg_1
    );
\Q_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_2__0\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1337 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1337 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1337;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1337 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1338 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_11__67\ : in STD_LOGIC;
    \Q_i_11__67_0\ : in STD_LOGIC;
    \Q_i_11__67_1\ : in STD_LOGIC;
    \Q_i_4__32\ : in STD_LOGIC;
    \Q_i_4__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1338 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1338;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1338 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_11__67\,
      I2 => \Q_i_11__67_0\,
      I3 => \Q_i_11__67_1\,
      O => Q_reg_1
    );
\Q_i_6__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_4__32\,
      I2 => \Q_i_11__67\,
      I3 => \Q_i_4__32_0\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1339 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__0\ : in STD_LOGIC;
    \Q_i_2__0_0\ : in STD_LOGIC;
    \Q_i_2__0_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1339 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1339;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1339 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_6__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_2__0\,
      I2 => \Q_i_2__0_0\,
      I3 => \Q_i_2__0_1\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_134 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__7\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__7_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__39\ : in STD_LOGIC;
    \Q_reg_i_5__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_134 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_134;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_134 is
  signal data7 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_13__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(8),
      I1 => data6(0),
      I2 => \Q_reg_i_5__39\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__39_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(8),
      I1 => data6(0),
      I2 => \Q_reg_i_5__7\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__7_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1340 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_11__67\ : in STD_LOGIC;
    \Q_i_11__67_0\ : in STD_LOGIC;
    \Q_i_11__67_1\ : in STD_LOGIC;
    \Q_i_3__31\ : in STD_LOGIC;
    \Q_i_3__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1340 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1340;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1340 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_11__67\,
      I2 => \Q_i_11__67_0\,
      I3 => \Q_i_11__67_1\,
      O => Q_reg_1
    );
\Q_i_5__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_3__31\,
      I2 => \Q_i_11__67_0\,
      I3 => \Q_i_3__31_0\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1341 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1341 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1341;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1341 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1342 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_11__66\ : in STD_LOGIC;
    \Q_i_11__66_0\ : in STD_LOGIC;
    \Q_i_11__66_1\ : in STD_LOGIC;
    \Q_i_11__66_2\ : in STD_LOGIC;
    \Q_i_11__66_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1342 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1342;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1342 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_12__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFFFFFFFFFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_11__66\,
      I2 => \Q_i_11__66_0\,
      I3 => \Q_i_11__66_1\,
      I4 => \Q_i_11__66_2\,
      I5 => \Q_i_11__66_3\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1343 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__1\ : in STD_LOGIC;
    \Q_i_2__1_0\ : in STD_LOGIC;
    \Q_i_2__1_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1343 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1343;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1343 is
  signal \^q_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_3__32\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Q_i_7__71\ : label is "soft_lutpair0";
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_3__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_2__1\,
      I2 => \Q_i_2__1_0\,
      I3 => \Q_i_2__1_1\,
      O => Q_reg_1
    );
\Q_i_7__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_2__1_0\,
      I2 => \Q_i_2__1_1\,
      I3 => \Q_i_2__1\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1344 is
  port (
    Q_reg_0 : out STD_LOGIC;
    CLO_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_2__2\ : in STD_LOGIC;
    \Q_i_2__2_0\ : in STD_LOGIC;
    \Q_i_2__2_1\ : in STD_LOGIC;
    \Q_i_2__2_2\ : in STD_LOGIC;
    \Q_i_2__2_3\ : in STD_LOGIC;
    \Q_i_6__88\ : in STD_LOGIC;
    \Q_i_6__88_0\ : in STD_LOGIC;
    \Q_i_6__88_1\ : in STD_LOGIC;
    \Q_i_6__88_2\ : in STD_LOGIC;
    \Q_i_10__69\ : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1344 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1344;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1344 is
  signal \^q_reg_0\ : STD_LOGIC;
  signal \^q_reg_1\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
  Q_reg_1 <= \^q_reg_1\;
\Q_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888088888880"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \Q_i_2__2\,
      I2 => \Q_i_2__2_0\,
      I3 => \Q_i_2__2_1\,
      I4 => \Q_i_2__2_2\,
      I5 => \Q_i_2__2_3\,
      O => CLO_out(0)
    );
\Q_i_4__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_10__69\,
      I2 => output(1),
      I3 => output(0),
      O => \^q_reg_1\
    );
\Q_i_9__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q_reg_1\,
      I1 => \Q_i_6__88\,
      I2 => \Q_i_6__88_0\,
      I3 => \Q_i_6__88_1\,
      I4 => \Q_i_6__88_2\,
      O => Q_reg_2
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1345 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_8__79\ : in STD_LOGIC;
    \Q_i_8__79_0\ : in STD_LOGIC;
    \Q_i_8__79_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1345 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1345;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1345 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_10__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_8__79\,
      I2 => \Q_i_8__79_0\,
      I3 => \Q_i_8__79_1\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1346 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_4__33\ : in STD_LOGIC;
    \Q_i_4__33_0\ : in STD_LOGIC;
    \Q_i_4__33_1\ : in STD_LOGIC;
    \Q_i_4__33_2\ : in STD_LOGIC;
    \Q_i_13__67\ : in STD_LOGIC;
    \Q_i_13__67_0\ : in STD_LOGIC;
    \Q_i_13__67_1\ : in STD_LOGIC;
    \Q_i_13__67_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1346 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1346;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1346 is
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7555500000000"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_13__67\,
      I2 => \Q_i_13__67_0\,
      I3 => \Q_i_13__67_1\,
      I4 => \Q_i_13__67_2\,
      I5 => \Q_i_4__33\,
      O => Q_reg_2
    );
\Q_i_8__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_4__33\,
      I2 => \Q_i_4__33_0\,
      I3 => \Q_i_4__33_1\,
      I4 => \Q_i_4__33_2\,
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1347 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1347 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1347;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1347 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1348 is
  port (
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1348 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1348;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1348 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1349 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_5__19\ : in STD_LOGIC;
    \Q_i_5__19_0\ : in STD_LOGIC;
    \Q_i_5__19_1\ : in STD_LOGIC;
    \Q_i_5__19_2\ : in STD_LOGIC;
    \Q_i_5__19_3\ : in STD_LOGIC;
    \Q_i_8__78_0\ : in STD_LOGIC;
    \Q_i_8__78_1\ : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1349 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1349;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1349 is
  signal \Q_i_9__74_n_0\ : STD_LOGIC;
  signal \^q_reg_0\ : STD_LOGIC;
begin
  Q_reg_0 <= \^q_reg_0\;
\Q_i_8__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF15555555"
    )
        port map (
      I0 => \Q_i_9__74_n_0\,
      I1 => \Q_i_5__19\,
      I2 => \Q_i_5__19_0\,
      I3 => \Q_i_5__19_1\,
      I4 => \Q_i_5__19_2\,
      I5 => \Q_i_5__19_3\,
      O => Q_reg_1
    );
\Q_i_9__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q_reg_0\,
      I1 => \Q_i_8__78_0\,
      I2 => \Q_i_8__78_1\,
      I3 => output(0),
      O => \Q_i_9__74_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_135 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__8\ : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__8_0\ : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__40\ : in STD_LOGIC;
    \Q_reg_i_5__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_135 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_135;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_135 is
  signal data7 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_13__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(9),
      I1 => data6(0),
      I2 => \Q_reg_i_5__40\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__40_0\,
      I5 => data4(0),
      O => Q_reg_1
    );
\Q_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(9),
      I1 => data6(0),
      I2 => \Q_reg_i_5__8\,
      I3 => data5(0),
      I4 => \Q_reg_i_5__8_0\,
      I5 => data4(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data7(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1350 is
  port (
    output : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_9__73\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_i_9__73_0\ : in STD_LOGIC;
    \Q_i_9__73_1\ : in STD_LOGIC;
    \Q_i_9__73_2\ : in STD_LOGIC;
    \Q_i_9__73_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1350 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1350;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1350 is
  signal \^output\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  output(0) <= \^output\(0);
\Q_i_11__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7777777"
    )
        port map (
      I0 => \^output\(0),
      I1 => \Q_i_9__73\(0),
      I2 => \Q_i_9__73_0\,
      I3 => \Q_i_9__73_1\,
      I4 => \Q_i_9__73_2\,
      I5 => \Q_i_9__73_3\,
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^output\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1351 is
  port (
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_1 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    \Q_i_8__81\ : in STD_LOGIC;
    \Q_i_8__81_0\ : in STD_LOGIC;
    \Q_i_8__81_1\ : in STD_LOGIC;
    output : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1351 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1351;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1351 is
  signal \^q_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q_reg_0(0) <= \^q_reg_0\(0);
\Q_i_13__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088AAAAFFFFFFFF"
    )
        port map (
      I0 => \^q_reg_0\(0),
      I1 => \Q_i_8__81\,
      I2 => \Q_i_8__81_0\,
      I3 => \Q_i_8__81_1\,
      I4 => output(0),
      I5 => output(1),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => A_EN,
      CLR => Reset,
      D => read_data_1(0),
      Q => \^q_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1352 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1352 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1352;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1352 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1353 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1353 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1353;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1353 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1354 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1354 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1354;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1354 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1355 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1355 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1355;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1355 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1356 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1356 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1356;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1356 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1357 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1357 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1357;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1357 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1358 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1358 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1358;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1358 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1359 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1359 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1359;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1359 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_136 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_136 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_136;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_136 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1360 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1360 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1360;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1360 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1361 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1361 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1361;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1361 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1362 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1362 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1362;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1362 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1363 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1363 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1363;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1363 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1364 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1364 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1364;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1364 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1365 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1365 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1365;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1365 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1366 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1366 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1366;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1366 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1367 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1367 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1367;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1367 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1368 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1368 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1368;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1368 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1369 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1369 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1369;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1369 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_137 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_137 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_137;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_137 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1370 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1370 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1370;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1370 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1371 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1371 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1371;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1371 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1372 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1372 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1372;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1372 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1373 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1373 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1373;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1373 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1374 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1374 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1374;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1374 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1375 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1375 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1375;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1375 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1376 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1376 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1376;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1376 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1377 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1377 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1377;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1377 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1378 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1378 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1378;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1378 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1379 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1379 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1379;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1379 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_138 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_138 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_138;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_138 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1380 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1380 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1380;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1380 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1381 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1381 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1381;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1381 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1382 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1382 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1382;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1382 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_1383 is
  port (
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_1383 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_1383;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_1383 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => ALU_out_EN,
      CLR => Reset,
      D => I10(0),
      Q => O3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_139 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_139 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_139;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_139 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_140 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_140 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_140;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_140 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_141 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_141 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_141;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_141 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_142 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_142 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_142;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_142 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_143 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_143 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_143;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_143 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_144 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_144 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_144;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_144 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_145 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_145 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_145;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_145 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_146 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_146 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_146;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_146 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_147 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_147 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_147;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_147 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_148 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_148 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_148;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_148 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_149 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_149 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_149;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_149 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_150 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_150 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_150;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_150 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_151 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_151 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_151;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_151 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_152 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_152 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_152;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_152 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_153 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_153 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_153;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_153 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_154 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_154 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_154;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_154 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_155 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_155 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_155;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_155 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_156 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_156 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_156;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_156 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_157 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_157 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_157;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_157 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_158 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_158 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_158;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_158 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_159 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_159 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_159;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_159 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_160 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_160 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_160;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_160 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_161 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_161 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_161;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_161 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_162 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_162 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_162;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_162 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_163 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_163 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_163;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_163 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_164 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_164 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_164;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_164 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_165 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_165 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_165;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_165 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_166 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_166 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_166;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_166 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_167 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_167 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_167;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_167 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_168 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_168 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_168;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_168 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_169 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_169 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_169;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_169 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_170 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_170 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_170;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_170 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_171 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_171 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_171;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_171 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_172 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_172 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_172;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_172 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_173 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_173 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_173;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_173 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_174 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_174 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_174;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_174 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_175 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_175 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_175;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_175 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_176 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_176 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_176;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_176 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_177 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_177 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_177;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_177 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_178 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_178 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_178;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_178 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_179 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_179 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_179;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_179 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_180 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_180 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_180;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_180 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_181 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_181 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_181;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_181 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_182 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_182 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_182;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_182 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_183 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_183 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_183;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_183 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_184 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_184 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_184;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_184 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_185 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_185 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_185;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_185 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_186 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_186 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_186;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_186 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_187 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_187 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_187;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_187 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_188 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_188 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_188;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_188 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_189 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_189 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_189;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_189 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_190 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_190 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_190;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_190 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_191 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_191 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_191;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_191 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_192 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_192 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_192;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_192 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_193 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_193 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_193;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_193 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_194 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_194 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_194;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_194 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_195 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_195 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_195;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_195 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_196 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_196 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_196;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_196 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_197 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_197 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_197;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_197 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_198 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_198 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_198;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_198 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_199 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_199 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_199;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_199 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_200 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_200 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_200;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_200 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_201 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_201 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_201;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_201 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_202 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_202 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_202;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_202 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_203 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_203 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_203;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_203 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_204 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_204 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_204;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_204 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_205 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_205 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_205;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_205 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_206 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_206 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_206;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_206 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_207 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_207 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_207;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_207 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_208 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_208 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_208;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_208 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_209 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_209 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_209;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_209 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_210 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_210 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_210;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_210 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_211 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_211 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_211;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_211 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_212 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_212 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_212;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_212 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_213 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_213 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_213;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_213 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_214 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_214 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_214;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_214 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_215 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_215 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_215;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_215 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_216 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_216 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_216;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_216 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_217 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_217 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_217;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_217 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_218 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_218 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_218;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_218 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_219 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_219 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_219;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_219 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_220 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_220 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_220;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_220 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_221 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_221 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_221;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_221 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_222 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_222 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_222;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_222 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_223 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_223 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_223;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_223 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_224 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_224 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_224;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_224 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_225 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_225 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_225;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_225 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_226 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_226 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_226;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_226 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_227 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_227 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_227;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_227 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_228 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_228 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_228;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_228 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_229 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_229 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_229;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_229 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_230 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_230 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_230;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_230 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_231 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_231 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_231;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_231 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data4(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_232 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_6_0 : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_6_1 : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__31_0\ : in STD_LOGIC;
    \Q_reg_i_5__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_232 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_232;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_232 is
  signal \Q_i_12__31_n_0\ : STD_LOGIC;
  signal Q_i_13_n_0 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_12__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \Q_reg_i_5__31_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__31_1\,
      I5 => data0(0),
      O => \Q_i_12__31_n_0\
    );
Q_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => Q_reg_i_6_0,
      I3 => data1(0),
      I4 => Q_reg_i_6_1,
      I5 => data0(0),
      O => Q_i_13_n_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(0)
    );
\Q_reg_i_5__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__31_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
Q_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => Q_i_13_n_0,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_233 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__9_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__9_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__41_0\ : in STD_LOGIC;
    \Q_reg_i_5__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_233 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_233;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_233 is
  signal \Q_i_12__41_n_0\ : STD_LOGIC;
  signal \Q_i_12__9_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_12__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(10),
      I1 => data2(0),
      I2 => \Q_reg_i_5__41_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__41_1\,
      I5 => data0(0),
      O => \Q_i_12__41_n_0\
    );
\Q_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(10),
      I1 => data2(0),
      I2 => \Q_reg_i_5__9_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__9_1\,
      I5 => data0(0),
      O => \Q_i_12__9_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(10)
    );
\Q_reg_i_5__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__41_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__9_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_234 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__10_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__10_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__42_0\ : in STD_LOGIC;
    \Q_reg_i_5__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_234 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_234;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_234 is
  signal \Q_i_12__10_n_0\ : STD_LOGIC;
  signal \Q_i_12__42_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(11),
      I1 => data2(0),
      I2 => \Q_reg_i_5__10_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__10_1\,
      I5 => data0(0),
      O => \Q_i_12__10_n_0\
    );
\Q_i_12__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(11),
      I1 => data2(0),
      I2 => \Q_reg_i_5__42_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__42_1\,
      I5 => data0(0),
      O => \Q_i_12__42_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(11)
    );
\Q_reg_i_5__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__10_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__42_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_235 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__11_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__11_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__43_0\ : in STD_LOGIC;
    \Q_reg_i_5__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_235 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_235;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_235 is
  signal \Q_i_12__11_n_0\ : STD_LOGIC;
  signal \Q_i_12__43_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(12),
      I1 => data2(0),
      I2 => \Q_reg_i_5__11_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__11_1\,
      I5 => data0(0),
      O => \Q_i_12__11_n_0\
    );
\Q_i_12__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(12),
      I1 => data2(0),
      I2 => \Q_reg_i_5__43_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__43_1\,
      I5 => data0(0),
      O => \Q_i_12__43_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(12)
    );
\Q_reg_i_5__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__11_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__43_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_236 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__12_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__12_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_236 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_236;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_236 is
  signal \Q_i_12__12_n_0\ : STD_LOGIC;
  signal \Q_i_12__44_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(13),
      I1 => data2(0),
      I2 => \Q_reg_i_5__12_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__12_1\,
      I5 => data0(0),
      O => \Q_i_12__12_n_0\
    );
\Q_i_12__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(13),
      I1 => data2(0),
      I2 => read_register_2(0),
      I3 => data1(0),
      I4 => \Q_reg_i_5__44_0\,
      I5 => data0(0),
      O => \Q_i_12__44_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(13)
    );
\Q_reg_i_5__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__12_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__44_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_237 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__13_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__13_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__45_0\ : in STD_LOGIC;
    \Q_reg_i_5__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_237 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_237;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_237 is
  signal \Q_i_12__13_n_0\ : STD_LOGIC;
  signal \Q_i_12__45_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_12__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(14),
      I1 => data2(0),
      I2 => \Q_reg_i_5__13_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__13_1\,
      I5 => data0(0),
      O => \Q_i_12__13_n_0\
    );
\Q_i_12__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(14),
      I1 => data2(0),
      I2 => \Q_reg_i_5__45_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__45_1\,
      I5 => data0(0),
      O => \Q_i_12__45_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(14)
    );
\Q_reg_i_5__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__13_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__45_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_238 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__14_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__14_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_238 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_238;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_238 is
  signal \Q_i_12__14_n_0\ : STD_LOGIC;
  signal \Q_i_12__46_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_12__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(15),
      I1 => data2(0),
      I2 => \Q_reg_i_5__14_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__14_1\,
      I5 => data0(0),
      O => \Q_i_12__14_n_0\
    );
\Q_i_12__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(15),
      I1 => data2(0),
      I2 => read_register_2(0),
      I3 => data1(0),
      I4 => \Q_reg_i_5__46_0\,
      I5 => data0(0),
      O => \Q_i_12__46_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(15)
    );
\Q_reg_i_5__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__14_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__46_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_239 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_239 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_239;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_239 is
  signal \Q_i_12__15_n_0\ : STD_LOGIC;
  signal \Q_i_12__47_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_12__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(16),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__15_n_0\
    );
\Q_i_12__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(16),
      I1 => data2(0),
      I2 => \Q_reg_i_5__47_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__47_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(16)
    );
\Q_reg_i_5__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__15_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__47_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_240 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_240 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_240;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_240 is
  signal \Q_i_12__16_n_0\ : STD_LOGIC;
  signal \Q_i_12__48_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_12__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(17),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__16_n_0\
    );
\Q_i_12__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(17),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__48_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(17)
    );
\Q_reg_i_5__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__16_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__48_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_241 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_241 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_241;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_241 is
  signal \Q_i_12__17_n_0\ : STD_LOGIC;
  signal \Q_i_12__49_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_12__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(18),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__17_n_0\
    );
\Q_i_12__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(18),
      I1 => data2(0),
      I2 => \Q_reg_i_5__49_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__49_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(18)
    );
\Q_reg_i_5__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__17_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__49_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_242 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_242 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_242;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_242 is
  signal \Q_i_12__18_n_0\ : STD_LOGIC;
  signal \Q_i_12__50_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_12__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(19),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__18_n_0\
    );
\Q_i_12__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(19),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__50_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(19)
    );
\Q_reg_i_5__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__18_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__50_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_243 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__0_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__0_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__32_0\ : in STD_LOGIC;
    \Q_reg_i_5__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_243 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_243;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_243 is
  signal \Q_i_12__0_n_0\ : STD_LOGIC;
  signal \Q_i_12__32_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(0),
      I2 => \Q_reg_i_5__0_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__0_1\,
      I5 => data0(0),
      O => \Q_i_12__0_n_0\
    );
\Q_i_12__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(0),
      I2 => \Q_reg_i_5__32_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__32_1\,
      I5 => data0(0),
      O => \Q_i_12__32_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(1)
    );
\Q_reg_i_5__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__0_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__32_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_244 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_244 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_244;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_244 is
  signal \Q_i_12__19_n_0\ : STD_LOGIC;
  signal \Q_i_12__51_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_12__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(20),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__19_n_0\
    );
\Q_i_12__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(20),
      I1 => data2(0),
      I2 => \Q_reg_i_5__51_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__51_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(20)
    );
\Q_reg_i_5__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__19_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__51_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_245 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_245 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_245;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_245 is
  signal \Q_i_12__20_n_0\ : STD_LOGIC;
  signal \Q_i_12__52_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_12__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(21),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__20_n_0\
    );
\Q_i_12__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(21),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__52_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(21)
    );
\Q_reg_i_5__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__20_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__52_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_246 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__53_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_246 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_246;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_246 is
  signal \Q_i_12__21_n_0\ : STD_LOGIC;
  signal \Q_i_12__53_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_12__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(22),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__21_n_0\
    );
\Q_i_12__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(22),
      I1 => data2(0),
      I2 => \Q_reg_i_5__53_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__53_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(22)
    );
\Q_reg_i_5__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__21_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__53_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_247 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_247 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_247;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_247 is
  signal \Q_i_12__22_n_0\ : STD_LOGIC;
  signal \Q_i_12__54_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_12__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(23),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__22_n_0\
    );
\Q_i_12__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(23),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__54_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(23)
    );
\Q_reg_i_5__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__22_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__54_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_248 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__55_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_248 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_248;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_248 is
  signal \Q_i_12__23_n_0\ : STD_LOGIC;
  signal \Q_i_12__55_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_12__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(24),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__23_n_0\
    );
\Q_i_12__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(24),
      I1 => data2(0),
      I2 => \Q_reg_i_5__55_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__55_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(24)
    );
\Q_reg_i_5__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__23_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__55_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_249 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_249 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_249;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_249 is
  signal \Q_i_12__24_n_0\ : STD_LOGIC;
  signal \Q_i_12__56_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_12__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(25),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__24_n_0\
    );
\Q_i_12__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(25),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__56_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(25)
    );
\Q_reg_i_5__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__24_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__56_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_250 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__57_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_250 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_250;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_250 is
  signal \Q_i_12__25_n_0\ : STD_LOGIC;
  signal \Q_i_12__57_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_12__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(26),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__25_n_0\
    );
\Q_i_12__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(26),
      I1 => data2(0),
      I2 => \Q_reg_i_5__57_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__57_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(26)
    );
\Q_reg_i_5__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__25_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__57_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_251 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_251 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_251;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_251 is
  signal \Q_i_12__26_n_0\ : STD_LOGIC;
  signal \Q_i_12__58_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_12__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(27),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__26_n_0\
    );
\Q_i_12__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(27),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__58_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(27)
    );
\Q_reg_i_5__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__26_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__58_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_252 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__59_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_252 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_252;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_252 is
  signal \Q_i_12__27_n_0\ : STD_LOGIC;
  signal \Q_i_12__59_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_12__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(28),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__27_n_0\
    );
\Q_i_12__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(28),
      I1 => data2(0),
      I2 => \Q_reg_i_5__59_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__59_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(28)
    );
\Q_reg_i_5__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__27_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__59_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_253 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_253 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_253;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_253 is
  signal \Q_i_12__28_n_0\ : STD_LOGIC;
  signal \Q_i_12__60_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_12__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(29),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__28_n_0\
    );
\Q_i_12__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(29),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__60_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(29)
    );
\Q_reg_i_5__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__28_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__60_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_254 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__1_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__1_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__33_0\ : in STD_LOGIC;
    \Q_reg_i_5__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_254 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_254;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_254 is
  signal \Q_i_12__1_n_0\ : STD_LOGIC;
  signal \Q_i_12__33_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(0),
      I2 => \Q_reg_i_5__1_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__1_1\,
      I5 => data0(0),
      O => \Q_i_12__1_n_0\
    );
\Q_i_12__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(0),
      I2 => \Q_reg_i_5__33_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__33_1\,
      I5 => data0(0),
      O => \Q_i_12__33_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(2)
    );
\Q_reg_i_5__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__1_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__33_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_255 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__61_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_255 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_255;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_255 is
  signal \Q_i_12__29_n_0\ : STD_LOGIC;
  signal \Q_i_12__61_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_12__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(30),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__29_n_0\
    );
\Q_i_12__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(30),
      I1 => data2(0),
      I2 => \Q_reg_i_5__61_0\,
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_12__61_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(30)
    );
\Q_reg_i_5__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__29_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__61_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_256 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_256 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_256;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_256 is
  signal \Q_i_12__30_n_0\ : STD_LOGIC;
  signal \Q_i_13__62_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_12__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(31),
      I1 => data2(0),
      I2 => read_register_1(1),
      I3 => data1(0),
      I4 => read_register_1(0),
      I5 => data0(0),
      O => \Q_i_12__30_n_0\
    );
\Q_i_13__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(31),
      I1 => data2(0),
      I2 => read_register_2(1),
      I3 => data1(0),
      I4 => read_register_2(0),
      I5 => data0(0),
      O => \Q_i_13__62_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(31)
    );
\Q_reg_i_5__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__30_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_13__62_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_257 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__2_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__2_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__34_0\ : in STD_LOGIC;
    \Q_reg_i_5__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_257 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_257;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_257 is
  signal \Q_i_12__2_n_0\ : STD_LOGIC;
  signal \Q_i_12__34_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(0),
      I2 => \Q_reg_i_5__2_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__2_1\,
      I5 => data0(0),
      O => \Q_i_12__2_n_0\
    );
\Q_i_12__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(0),
      I2 => \Q_reg_i_5__34_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__34_1\,
      I5 => data0(0),
      O => \Q_i_12__34_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(3)
    );
\Q_reg_i_5__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__2_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__34_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_258 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__3_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__3_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__35_0\ : in STD_LOGIC;
    \Q_reg_i_5__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_258 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_258;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_258 is
  signal \Q_i_12__35_n_0\ : STD_LOGIC;
  signal \Q_i_12__3_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(4),
      I1 => data2(0),
      I2 => \Q_reg_i_5__3_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__3_1\,
      I5 => data0(0),
      O => \Q_i_12__3_n_0\
    );
\Q_i_12__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(4),
      I1 => data2(0),
      I2 => \Q_reg_i_5__35_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__35_1\,
      I5 => data0(0),
      O => \Q_i_12__35_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(4)
    );
\Q_reg_i_5__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__3_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_5__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__35_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_259 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__4_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__4_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__36_0\ : in STD_LOGIC;
    \Q_reg_i_5__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_259 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_259;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_259 is
  signal \Q_i_12__36_n_0\ : STD_LOGIC;
  signal \Q_i_12__4_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_12__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(5),
      I1 => data2(0),
      I2 => \Q_reg_i_5__36_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__36_1\,
      I5 => data0(0),
      O => \Q_i_12__36_n_0\
    );
\Q_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(5),
      I1 => data2(0),
      I2 => \Q_reg_i_5__4_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__4_1\,
      I5 => data0(0),
      O => \Q_i_12__4_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(5)
    );
\Q_reg_i_5__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__36_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__4_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_260 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__5_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__5_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__37_0\ : in STD_LOGIC;
    \Q_reg_i_5__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_260 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_260;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_260 is
  signal \Q_i_12__37_n_0\ : STD_LOGIC;
  signal \Q_i_12__5_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_12__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(6),
      I1 => data2(0),
      I2 => \Q_reg_i_5__37_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__37_1\,
      I5 => data0(0),
      O => \Q_i_12__37_n_0\
    );
\Q_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(6),
      I1 => data2(0),
      I2 => \Q_reg_i_5__5_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__5_1\,
      I5 => data0(0),
      O => \Q_i_12__5_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(6)
    );
\Q_reg_i_5__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__37_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__5_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_261 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__6_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__6_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__38_0\ : in STD_LOGIC;
    \Q_reg_i_5__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_261 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_261;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_261 is
  signal \Q_i_12__38_n_0\ : STD_LOGIC;
  signal \Q_i_12__6_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_12__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(7),
      I1 => data2(0),
      I2 => \Q_reg_i_5__38_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__38_1\,
      I5 => data0(0),
      O => \Q_i_12__38_n_0\
    );
\Q_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(7),
      I1 => data2(0),
      I2 => \Q_reg_i_5__6_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__6_1\,
      I5 => data0(0),
      O => \Q_i_12__6_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(7)
    );
\Q_reg_i_5__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__38_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__6_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_262 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__7_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__7_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__39_0\ : in STD_LOGIC;
    \Q_reg_i_5__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_262 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_262;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_262 is
  signal \Q_i_12__39_n_0\ : STD_LOGIC;
  signal \Q_i_12__7_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_12__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(8),
      I1 => data2(0),
      I2 => \Q_reg_i_5__39_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__39_1\,
      I5 => data0(0),
      O => \Q_i_12__39_n_0\
    );
\Q_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(8),
      I1 => data2(0),
      I2 => \Q_reg_i_5__7_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__7_1\,
      I5 => data0(0),
      O => \Q_i_12__7_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(8)
    );
\Q_reg_i_5__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__39_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__7_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_263 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__8_0\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_5__8_1\ : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_5__40_0\ : in STD_LOGIC;
    \Q_reg_i_5__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_263 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_263;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_263 is
  signal \Q_i_12__40_n_0\ : STD_LOGIC;
  signal \Q_i_12__8_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_12__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(9),
      I1 => data2(0),
      I2 => \Q_reg_i_5__40_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__40_1\,
      I5 => data0(0),
      O => \Q_i_12__40_n_0\
    );
\Q_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(9),
      I1 => data2(0),
      I2 => \Q_reg_i_5__8_0\,
      I3 => data1(0),
      I4 => \Q_reg_i_5__8_1\,
      I5 => data0(0),
      O => \Q_i_12__8_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data3(9)
    );
\Q_reg_i_5__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__40_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_5__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_12__8_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_264 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_3 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_3_0 : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__30\ : in STD_LOGIC;
    \Q_reg_i_2__30_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_264 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_264;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_264 is
  signal data31 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_7__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(0),
      I1 => data30(0),
      I2 => \Q_reg_i_2__30\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__30_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(0),
      I1 => data30(0),
      I2 => Q_reg_i_3,
      I3 => data29(0),
      I4 => Q_reg_i_3_0,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_265 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__8\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__8_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__40\ : in STD_LOGIC;
    \Q_reg_i_2__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_265 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_265;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_265 is
  signal data31 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_7__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(10),
      I1 => data30(0),
      I2 => \Q_reg_i_2__40\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__40_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(10),
      I1 => data30(0),
      I2 => \Q_reg_i_2__8\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__8_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_266 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__9\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__9_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__41\ : in STD_LOGIC;
    \Q_reg_i_2__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_266 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_266;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_266 is
  signal data31 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(11),
      I1 => data30(0),
      I2 => \Q_reg_i_2__9\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__9_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(11),
      I1 => data30(0),
      I2 => \Q_reg_i_2__41\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__41_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_267 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__10\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__10_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__42\ : in STD_LOGIC;
    \Q_reg_i_2__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_267 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_267;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_267 is
  signal data31 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(12),
      I1 => data30(0),
      I2 => \Q_reg_i_2__10\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__10_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(12),
      I1 => data30(0),
      I2 => \Q_reg_i_2__42\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__42_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_268 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__11\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__11_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__43\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_268 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_268;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_268 is
  signal data31 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(13),
      I1 => data30(0),
      I2 => \Q_reg_i_2__11\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__11_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(13),
      I1 => data30(0),
      I2 => read_register_2(0),
      I3 => data29(0),
      I4 => \Q_reg_i_2__43\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_269 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__12\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__12_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__44\ : in STD_LOGIC;
    \Q_reg_i_2__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_269 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_269;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_269 is
  signal data31 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(14),
      I1 => data30(0),
      I2 => \Q_reg_i_2__12\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__12_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(14),
      I1 => data30(0),
      I2 => \Q_reg_i_2__44\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__44_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_270 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__13\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__13_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__45\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_270 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_270;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_270 is
  signal data31 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(15),
      I1 => data30(0),
      I2 => \Q_reg_i_2__13\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__13_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(15),
      I1 => data30(0),
      I2 => read_register_2(0),
      I3 => data29(0),
      I4 => \Q_reg_i_2__45\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_271 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__46\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_271 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_271;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_271 is
  signal data31 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(16),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(16),
      I1 => data30(0),
      I2 => \Q_reg_i_2__46\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_272 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_272 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_272;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_272 is
  signal data31 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(17),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(17),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_273 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__48\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_273 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_273;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_273 is
  signal data31 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(18),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(18),
      I1 => data30(0),
      I2 => \Q_reg_i_2__48\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_274 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_274 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_274;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_274 is
  signal data31 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_7__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(19),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(19),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_275 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_2 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_2_0 : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__31\ : in STD_LOGIC;
    \Q_reg_i_2__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_275 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_275;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_275 is
  signal data31 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(1),
      I1 => data30(0),
      I2 => Q_reg_i_2,
      I3 => data29(0),
      I4 => Q_reg_i_2_0,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(1),
      I1 => data30(0),
      I2 => \Q_reg_i_2__31\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__31_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_276 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__50\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_276 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_276;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_276 is
  signal data31 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(20),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(20),
      I1 => data30(0),
      I2 => \Q_reg_i_2__50\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_277 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_277 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_277;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_277 is
  signal data31 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(21),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(21),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_278 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__52\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_278 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_278;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_278 is
  signal data31 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(22),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(22),
      I1 => data30(0),
      I2 => \Q_reg_i_2__52\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_279 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_279 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_279;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_279 is
  signal data31 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_7__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(23),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(23),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_280 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__54\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_280 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_280;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_280 is
  signal data31 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(24),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(24),
      I1 => data30(0),
      I2 => \Q_reg_i_2__54\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_281 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_281 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_281;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_281 is
  signal data31 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_7__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(25),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(25),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_282 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__56\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_282 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_282;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_282 is
  signal data31 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(26),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(26),
      I1 => data30(0),
      I2 => \Q_reg_i_2__56\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_283 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_283 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_283;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_283 is
  signal data31 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_7__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(27),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(27),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_284 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__58\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_284 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_284;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_284 is
  signal data31 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(28),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(28),
      I1 => data30(0),
      I2 => \Q_reg_i_2__58\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_285 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_285 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_285;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_285 is
  signal data31 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_7__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(29),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(29),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_286 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__0\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__0_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__32\ : in STD_LOGIC;
    \Q_reg_i_2__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_286 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_286;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_286 is
  signal data31 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(2),
      I1 => data30(0),
      I2 => \Q_reg_i_2__0\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__0_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(2),
      I1 => data30(0),
      I2 => \Q_reg_i_2__32\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__32_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_287 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__60\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_287 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_287;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_287 is
  signal data31 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(30),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(30),
      I1 => data30(0),
      I2 => \Q_reg_i_2__60\,
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_288 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_288 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_288;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_288 is
  signal data31 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_7__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(31),
      I1 => data30(0),
      I2 => read_register_1(1),
      I3 => data29(0),
      I4 => read_register_1(0),
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_8__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(31),
      I1 => data30(0),
      I2 => read_register_2(1),
      I3 => data29(0),
      I4 => read_register_2(0),
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_289 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__1\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__1_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__33\ : in STD_LOGIC;
    \Q_reg_i_2__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_289 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_289;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_289 is
  signal data31 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(3),
      I1 => data30(0),
      I2 => \Q_reg_i_2__1\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__1_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(3),
      I1 => data30(0),
      I2 => \Q_reg_i_2__33\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__33_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_290 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__2\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__2_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__34\ : in STD_LOGIC;
    \Q_reg_i_2__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_290 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_290;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_290 is
  signal data31 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(4),
      I1 => data30(0),
      I2 => \Q_reg_i_2__2\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__2_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
\Q_i_7__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(4),
      I1 => data30(0),
      I2 => \Q_reg_i_2__34\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__34_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_291 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__3\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__3_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__35\ : in STD_LOGIC;
    \Q_reg_i_2__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_291 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_291;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_291 is
  signal data31 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_7__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(5),
      I1 => data30(0),
      I2 => \Q_reg_i_2__35\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__35_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(5),
      I1 => data30(0),
      I2 => \Q_reg_i_2__3\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__3_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_292 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__4\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__4_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__36\ : in STD_LOGIC;
    \Q_reg_i_2__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_292 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_292;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_292 is
  signal data31 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_7__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(6),
      I1 => data30(0),
      I2 => \Q_reg_i_2__36\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__36_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(6),
      I1 => data30(0),
      I2 => \Q_reg_i_2__4\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__4_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_293 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__5\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__5_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__37\ : in STD_LOGIC;
    \Q_reg_i_2__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_293 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_293;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_293 is
  signal data31 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_7__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(7),
      I1 => data30(0),
      I2 => \Q_reg_i_2__37\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__37_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(7),
      I1 => data30(0),
      I2 => \Q_reg_i_2__5\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__5_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_294 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__6\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__6_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__38\ : in STD_LOGIC;
    \Q_reg_i_2__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_294 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_294;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_294 is
  signal data31 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_7__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(8),
      I1 => data30(0),
      I2 => \Q_reg_i_2__38\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__38_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(8),
      I1 => data30(0),
      I2 => \Q_reg_i_2__6\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__6_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_295 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__7\ : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__7_0\ : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__39\ : in STD_LOGIC;
    \Q_reg_i_2__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_295 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_295;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_295 is
  signal data31 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_7__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(9),
      I1 => data30(0),
      I2 => \Q_reg_i_2__39\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__39_0\,
      I5 => data28(0),
      O => Q_reg_1
    );
\Q_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data31(9),
      I1 => data30(0),
      I2 => \Q_reg_i_2__7\,
      I3 => data29(0),
      I4 => \Q_reg_i_2__7_0\,
      I5 => data28(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data31(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_296 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_296 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_296;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_296 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_297 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_297 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_297;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_297 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_298 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_298 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_298;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_298 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_299 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_299 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_299;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_299 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_300 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_300 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_300;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_300 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_301 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_301 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_301;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_301 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_302 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_302 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_302;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_302 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_303 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_303 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_303;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_303 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_304 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_304 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_304;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_304 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_305 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_305 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_305;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_305 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_306 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_306 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_306;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_306 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_307 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_307 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_307;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_307 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_308 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_308 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_308;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_308 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_309 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_309 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_309;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_309 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_310 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_310 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_310;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_310 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_311 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_311 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_311;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_311 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_312 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_312 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_312;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_312 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_313 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_313 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_313;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_313 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_314 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_314 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_314;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_314 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_315 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_315 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_315;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_315 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_316 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_316 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_316;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_316 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_317 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_317 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_317;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_317 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_318 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_318 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_318;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_318 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_319 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_319 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_319;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_319 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_320 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_320 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_320;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_320 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_321 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_321 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_321;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_321 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_322 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_322 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_322;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_322 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_323 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_323 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_323;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_323 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_324 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_324 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_324;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_324 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_325 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_325 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_325;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_325 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_326 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_326 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_326;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_326 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_327 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_327 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_327;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_327 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data30(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_328 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_328 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_328;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_328 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_329 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_329 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_329;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_329 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_330 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_330 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_330;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_330 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_331 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_331 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_331;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_331 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_332 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_332 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_332;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_332 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_333 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_333 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_333;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_333 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_334 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_334 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_334;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_334 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_335 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_335 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_335;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_335 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_336 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_336 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_336;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_336 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_337 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_337 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_337;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_337 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_338 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_338 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_338;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_338 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_339 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_339 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_339;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_339 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_340 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_340 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_340;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_340 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_341 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_341 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_341;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_341 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_342 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_342 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_342;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_342 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_343 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_343 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_343;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_343 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_344 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_344 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_344;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_344 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_345 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_345 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_345;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_345 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_346 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_346 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_346;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_346 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_347 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_347 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_347;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_347 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_348 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_348 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_348;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_348 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_349 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_349 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_349;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_349 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_350 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_350 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_350;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_350 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_351 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_351 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_351;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_351 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_352 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_352 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_352;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_352 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_353 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_353 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_353;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_353 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_354 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_354 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_354;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_354 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_355 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_355 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_355;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_355 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_356 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_356 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_356;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_356 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_357 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_357 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_357;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_357 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_358 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_358 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_358;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_358 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_359 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_359 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_359;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_359 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_360 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_360 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_360;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_360 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_361 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_361 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_361;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_361 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_362 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_362 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_362;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_362 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_363 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_363 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_363;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_363 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_364 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_364 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_364;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_364 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_365 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_365 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_365;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_365 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_366 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_366 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_366;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_366 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_367 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_367 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_367;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_367 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_368 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_368 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_368;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_368 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_369 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_369 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_369;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_369 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_370 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_370 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_370;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_370 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_371 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_371 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_371;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_371 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_372 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_372 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_372;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_372 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_373 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_373 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_373;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_373 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_374 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_374 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_374;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_374 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_375 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_375 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_375;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_375 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_376 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_376 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_376;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_376 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_377 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_377 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_377;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_377 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_378 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_378 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_378;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_378 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_379 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_379 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_379;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_379 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_380 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_380 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_380;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_380 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_381 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_381 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_381;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_381 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_382 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_382 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_382;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_382 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_383 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_383 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_383;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_383 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_384 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_384 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_384;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_384 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_385 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_385 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_385;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_385 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_386 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_386 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_386;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_386 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_387 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_387 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_387;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_387 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_388 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_388 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_388;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_388 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_389 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_389 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_389;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_389 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_390 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_390 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_390;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_390 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_391 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_391 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_391;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_391 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data29(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_392 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_392 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_392;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_392 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_393 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_393 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_393;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_393 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_394 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_394 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_394;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_394 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_395 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_395 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_395;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_395 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_396 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_396 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_396;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_396 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_397 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_397 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_397;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_397 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_398 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_398 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_398;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_398 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_399 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_399 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_399;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_399 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_400 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_400 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_400;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_400 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_401 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_401 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_401;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_401 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_402 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_402 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_402;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_402 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_403 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_403 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_403;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_403 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_404 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_404 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_404;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_404 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_405 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_405 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_405;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_405 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_406 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_406 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_406;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_406 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_407 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_407 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_407;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_407 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_408 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_408 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_408;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_408 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_409 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_409 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_409;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_409 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_41 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_41 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_41;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_41 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_410 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_410 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_410;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_410 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_411 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_411 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_411;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_411 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_412 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_412 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_412;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_412 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_413 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_413 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_413;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_413 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_414 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_414 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_414;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_414 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_415 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_415 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_415;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_415 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_416 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_416 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_416;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_416 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_417 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_417 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_417;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_417 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_418 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_418 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_418;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_418 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_419 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_419 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_419;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_419 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_42 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_42 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_42;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_42 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_420 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_420 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_420;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_420 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_421 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_421 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_421;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_421 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_422 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_422 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_422;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_422 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_423 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_423 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_423;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_423 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data28(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_424 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_3_0 : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_3_1 : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__30_0\ : in STD_LOGIC;
    \Q_reg_i_2__30_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_424 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_424;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_424 is
  signal \Q_i_6__30_n_0\ : STD_LOGIC;
  signal Q_i_7_n_0 : STD_LOGIC;
  signal \Q_reg_i_2__30_n_0\ : STD_LOGIC;
  signal Q_reg_i_3_n_0 : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__30_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
Q_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q_reg_i_3_n_0,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(0),
      I1 => data26(0),
      I2 => \Q_reg_i_2__30_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__30_1\,
      I5 => data24(0),
      O => \Q_i_6__30_n_0\
    );
Q_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(0),
      I1 => data26(0),
      I2 => Q_reg_i_3_0,
      I3 => data25(0),
      I4 => Q_reg_i_3_1,
      I5 => data24(0),
      O => Q_i_7_n_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(0)
    );
\Q_reg_i_2__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__30_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__30_n_0\,
      S => read_register_2(0)
    );
Q_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => Q_i_7_n_0,
      I1 => Q_reg_4,
      O => Q_reg_i_3_n_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_425 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__8_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__8_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__40_0\ : in STD_LOGIC;
    \Q_reg_i_2__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_425 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_425;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_425 is
  signal \Q_i_6__40_n_0\ : STD_LOGIC;
  signal \Q_i_6__8_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__40_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__8_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__40_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__8_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(10),
      I1 => data26(0),
      I2 => \Q_reg_i_2__40_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__40_1\,
      I5 => data24(0),
      O => \Q_i_6__40_n_0\
    );
\Q_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(10),
      I1 => data26(0),
      I2 => \Q_reg_i_2__8_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__8_1\,
      I5 => data24(0),
      O => \Q_i_6__8_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(10)
    );
\Q_reg_i_2__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__40_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__40_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__8_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__8_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_426 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__9_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__9_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__41_0\ : in STD_LOGIC;
    \Q_reg_i_2__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_426 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_426;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_426 is
  signal \Q_i_6__41_n_0\ : STD_LOGIC;
  signal \Q_i_6__9_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__41_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__9_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__41_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__9_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(11),
      I1 => data26(0),
      I2 => \Q_reg_i_2__41_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__41_1\,
      I5 => data24(0),
      O => \Q_i_6__41_n_0\
    );
\Q_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(11),
      I1 => data26(0),
      I2 => \Q_reg_i_2__9_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__9_1\,
      I5 => data24(0),
      O => \Q_i_6__9_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(11)
    );
\Q_reg_i_2__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__41_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__41_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__9_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__9_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_427 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__10_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__10_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__42_0\ : in STD_LOGIC;
    \Q_reg_i_2__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_427 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_427;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_427 is
  signal \Q_i_6__10_n_0\ : STD_LOGIC;
  signal \Q_i_6__42_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__10_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__42_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_1__10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__10_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__42_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(12),
      I1 => data26(0),
      I2 => \Q_reg_i_2__10_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__10_1\,
      I5 => data24(0),
      O => \Q_i_6__10_n_0\
    );
\Q_i_6__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(12),
      I1 => data26(0),
      I2 => \Q_reg_i_2__42_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__42_1\,
      I5 => data24(0),
      O => \Q_i_6__42_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(12)
    );
\Q_reg_i_2__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__10_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__10_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__42_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__42_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_428 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__11_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__11_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_428 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_428;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_428 is
  signal \Q_i_6__11_n_0\ : STD_LOGIC;
  signal \Q_i_6__43_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__11_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__43_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_1__11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__11_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__43_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(13),
      I1 => data26(0),
      I2 => \Q_reg_i_2__11_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__11_1\,
      I5 => data24(0),
      O => \Q_i_6__11_n_0\
    );
\Q_i_6__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(13),
      I1 => data26(0),
      I2 => read_register_2(0),
      I3 => data25(0),
      I4 => \Q_reg_i_2__43_0\,
      I5 => data24(0),
      O => \Q_i_6__43_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(13)
    );
\Q_reg_i_2__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__11_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__11_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__43_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__43_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_429 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__12_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__12_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__44_0\ : in STD_LOGIC;
    \Q_reg_i_2__44_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_429 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_429;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_429 is
  signal \Q_i_6__12_n_0\ : STD_LOGIC;
  signal \Q_i_6__44_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__12_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__44_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_1__12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__12_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__44_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(14),
      I1 => data26(0),
      I2 => \Q_reg_i_2__12_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__12_1\,
      I5 => data24(0),
      O => \Q_i_6__12_n_0\
    );
\Q_i_6__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(14),
      I1 => data26(0),
      I2 => \Q_reg_i_2__44_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__44_1\,
      I5 => data24(0),
      O => \Q_i_6__44_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(14)
    );
\Q_reg_i_2__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__12_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__12_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__44_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__44_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_43 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_43 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_43;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_43 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_430 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__13_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__13_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_430 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_430;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_430 is
  signal \Q_i_6__13_n_0\ : STD_LOGIC;
  signal \Q_i_6__45_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__13_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__45_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_1__13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__13_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__45_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(15),
      I1 => data26(0),
      I2 => \Q_reg_i_2__13_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__13_1\,
      I5 => data24(0),
      O => \Q_i_6__13_n_0\
    );
\Q_i_6__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(15),
      I1 => data26(0),
      I2 => read_register_2(0),
      I3 => data25(0),
      I4 => \Q_reg_i_2__45_0\,
      I5 => data24(0),
      O => \Q_i_6__45_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(15)
    );
\Q_reg_i_2__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__13_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__13_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__45_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__45_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_431 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_431 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_431;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_431 is
  signal \Q_i_6__14_n_0\ : STD_LOGIC;
  signal \Q_i_6__46_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__14_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__46_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_1__14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__14_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__46_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(16),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__14_n_0\
    );
\Q_i_6__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(16),
      I1 => data26(0),
      I2 => \Q_reg_i_2__46_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__46_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(16)
    );
\Q_reg_i_2__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__14_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__14_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__46_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__46_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_432 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_432 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_432;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_432 is
  signal \Q_i_6__15_n_0\ : STD_LOGIC;
  signal \Q_i_6__47_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__15_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__47_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_1__15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__15_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__47_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(17),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__15_n_0\
    );
\Q_i_6__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(17),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__47_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(17)
    );
\Q_reg_i_2__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__15_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__15_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__47_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__47_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_433 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__48_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_433 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_433;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_433 is
  signal \Q_i_6__16_n_0\ : STD_LOGIC;
  signal \Q_i_6__48_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__16_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__48_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__16_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__48_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(18),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__16_n_0\
    );
\Q_i_6__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(18),
      I1 => data26(0),
      I2 => \Q_reg_i_2__48_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__48_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(18)
    );
\Q_reg_i_2__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__16_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__16_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__48_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__48_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_434 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_434 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_434;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_434 is
  signal \Q_i_6__17_n_0\ : STD_LOGIC;
  signal \Q_i_6__49_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__17_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__49_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__17_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__49_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(19),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__17_n_0\
    );
\Q_i_6__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(19),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__49_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(19)
    );
\Q_reg_i_2__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__17_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__17_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__49_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__49_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_435 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_2_0 : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_2_1 : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__31_0\ : in STD_LOGIC;
    \Q_reg_i_2__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_435 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_435;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_435 is
  signal \Q_i_6__31_n_0\ : STD_LOGIC;
  signal Q_i_6_n_0 : STD_LOGIC;
  signal \Q_reg_i_2__31_n_0\ : STD_LOGIC;
  signal Q_reg_i_2_n_0 : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q_reg_i_2_n_0,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__31_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
Q_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(1),
      I1 => data26(0),
      I2 => Q_reg_i_2_0,
      I3 => data25(0),
      I4 => Q_reg_i_2_1,
      I5 => data24(0),
      O => Q_i_6_n_0
    );
\Q_i_6__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(1),
      I1 => data26(0),
      I2 => \Q_reg_i_2__31_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__31_1\,
      I5 => data24(0),
      O => \Q_i_6__31_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(1)
    );
Q_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => Q_i_6_n_0,
      I1 => Q_reg_4,
      O => Q_reg_i_2_n_0,
      S => read_register_1(0)
    );
\Q_reg_i_2__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__31_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__31_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_436 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__50_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_436 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_436;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_436 is
  signal \Q_i_6__18_n_0\ : STD_LOGIC;
  signal \Q_i_6__50_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__18_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__50_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__18_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__50_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(20),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__18_n_0\
    );
\Q_i_6__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(20),
      I1 => data26(0),
      I2 => \Q_reg_i_2__50_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__50_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(20)
    );
\Q_reg_i_2__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__18_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__18_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__50_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__50_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_437 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_437 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_437;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_437 is
  signal \Q_i_6__19_n_0\ : STD_LOGIC;
  signal \Q_i_6__51_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__19_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__51_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__19_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__51_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(21),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__19_n_0\
    );
\Q_i_6__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(21),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__51_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(21)
    );
\Q_reg_i_2__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__19_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__19_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__51_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__51_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_438 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__52_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_438 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_438;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_438 is
  signal \Q_i_6__20_n_0\ : STD_LOGIC;
  signal \Q_i_6__52_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__20_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__52_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__20_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__52_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(22),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__20_n_0\
    );
\Q_i_6__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(22),
      I1 => data26(0),
      I2 => \Q_reg_i_2__52_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__52_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(22)
    );
\Q_reg_i_2__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__20_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__20_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__52_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__52_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_439 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_439 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_439;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_439 is
  signal \Q_i_6__21_n_0\ : STD_LOGIC;
  signal \Q_i_6__53_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__21_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__53_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__21_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__53_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(23),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__21_n_0\
    );
\Q_i_6__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(23),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__53_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(23)
    );
\Q_reg_i_2__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__21_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__21_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__53_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__53_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_44 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_44 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_44;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_44 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_440 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__54_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_440 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_440;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_440 is
  signal \Q_i_6__22_n_0\ : STD_LOGIC;
  signal \Q_i_6__54_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__22_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__54_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__22_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__54_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(24),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__22_n_0\
    );
\Q_i_6__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(24),
      I1 => data26(0),
      I2 => \Q_reg_i_2__54_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__54_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(24)
    );
\Q_reg_i_2__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__22_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__22_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__54_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__54_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_441 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_441 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_441;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_441 is
  signal \Q_i_6__23_n_0\ : STD_LOGIC;
  signal \Q_i_6__55_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__23_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__55_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__23_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__55_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(25),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__23_n_0\
    );
\Q_i_6__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(25),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__55_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(25)
    );
\Q_reg_i_2__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__23_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__23_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__55_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__55_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_442 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__56_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_442 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_442;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_442 is
  signal \Q_i_6__24_n_0\ : STD_LOGIC;
  signal \Q_i_6__56_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__24_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__56_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__24_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__56_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(26),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__24_n_0\
    );
\Q_i_6__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(26),
      I1 => data26(0),
      I2 => \Q_reg_i_2__56_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__56_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(26)
    );
\Q_reg_i_2__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__24_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__24_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__56_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__56_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_443 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_443 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_443;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_443 is
  signal \Q_i_6__25_n_0\ : STD_LOGIC;
  signal \Q_i_6__57_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__25_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__57_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__25_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__57_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(27),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__25_n_0\
    );
\Q_i_6__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(27),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__57_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(27)
    );
\Q_reg_i_2__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__25_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__25_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__57_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__57_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_444 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__58_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_444 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_444;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_444 is
  signal \Q_i_6__26_n_0\ : STD_LOGIC;
  signal \Q_i_6__58_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__26_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__58_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__26_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__58_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(28),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__26_n_0\
    );
\Q_i_6__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(28),
      I1 => data26(0),
      I2 => \Q_reg_i_2__58_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__58_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(28)
    );
\Q_reg_i_2__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__26_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__26_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__58_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__58_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_445 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_445 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_445;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_445 is
  signal \Q_i_6__27_n_0\ : STD_LOGIC;
  signal \Q_i_6__59_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__27_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__59_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__27_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__59_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(29),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__27_n_0\
    );
\Q_i_6__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(29),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__59_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(29)
    );
\Q_reg_i_2__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__27_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__27_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__59_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__59_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_446 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__0_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__0_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__32_0\ : in STD_LOGIC;
    \Q_reg_i_2__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_446 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_446;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_446 is
  signal \Q_i_6__0_n_0\ : STD_LOGIC;
  signal \Q_i_6__32_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__32_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_1__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__0_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__32_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(2),
      I1 => data26(0),
      I2 => \Q_reg_i_2__0_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__0_1\,
      I5 => data24(0),
      O => \Q_i_6__0_n_0\
    );
\Q_i_6__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(2),
      I1 => data26(0),
      I2 => \Q_reg_i_2__32_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__32_1\,
      I5 => data24(0),
      O => \Q_i_6__32_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(2)
    );
\Q_reg_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__0_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__0_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__32_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__32_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_447 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__60_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_447 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_447;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_447 is
  signal \Q_i_6__28_n_0\ : STD_LOGIC;
  signal \Q_i_6__60_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__28_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__60_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__28_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__60_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(3),
      I3 => Q_reg_6,
      I4 => read_register_2(2),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(30),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__28_n_0\
    );
\Q_i_6__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(30),
      I1 => data26(0),
      I2 => \Q_reg_i_2__60_0\,
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_6__60_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(30)
    );
\Q_reg_i_2__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__28_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__28_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_2__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__60_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__60_n_0\,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_448 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_448 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_448;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_448 is
  signal \Q_i_6__29_n_0\ : STD_LOGIC;
  signal \Q_i_7__62_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__29_n_0\ : STD_LOGIC;
  signal \Q_reg_i_3__62_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__29_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(4),
      I3 => Q_reg_2,
      I4 => read_register_1(3),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_3__62_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(4),
      I3 => Q_reg_6,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(31),
      I1 => data26(0),
      I2 => read_register_1(1),
      I3 => data25(0),
      I4 => read_register_1(0),
      I5 => data24(0),
      O => \Q_i_6__29_n_0\
    );
\Q_i_7__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(31),
      I1 => data26(0),
      I2 => read_register_2(1),
      I3 => data25(0),
      I4 => read_register_2(0),
      I5 => data24(0),
      O => \Q_i_7__62_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(31)
    );
\Q_reg_i_2__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__29_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__29_n_0\,
      S => read_register_1(2)
    );
\Q_reg_i_3__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_7__62_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_3__62_n_0\,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_449 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__1_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__1_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__33_0\ : in STD_LOGIC;
    \Q_reg_i_2__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_449 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_449;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_449 is
  signal \Q_i_6__1_n_0\ : STD_LOGIC;
  signal \Q_i_6__33_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__33_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_1__1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__1_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__33_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(3),
      I1 => data26(0),
      I2 => \Q_reg_i_2__1_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__1_1\,
      I5 => data24(0),
      O => \Q_i_6__1_n_0\
    );
\Q_i_6__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(3),
      I1 => data26(0),
      I2 => \Q_reg_i_2__33_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__33_1\,
      I5 => data24(0),
      O => \Q_i_6__33_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(3)
    );
\Q_reg_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__1_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__1_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__33_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__33_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_45 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_45 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_45;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_45 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_450 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__2_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__2_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__34_0\ : in STD_LOGIC;
    \Q_reg_i_2__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_450 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_450;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_450 is
  signal \Q_i_6__2_n_0\ : STD_LOGIC;
  signal \Q_i_6__34_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__34_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_1__2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__2_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__34_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(4),
      I1 => data26(0),
      I2 => \Q_reg_i_2__2_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__2_1\,
      I5 => data24(0),
      O => \Q_i_6__2_n_0\
    );
\Q_i_6__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(4),
      I1 => data26(0),
      I2 => \Q_reg_i_2__34_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__34_1\,
      I5 => data24(0),
      O => \Q_i_6__34_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(4)
    );
\Q_reg_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__2_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__2_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__34_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__34_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_451 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__3_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__3_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__35_0\ : in STD_LOGIC;
    \Q_reg_i_2__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_451 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_451;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_451 is
  signal \Q_i_6__35_n_0\ : STD_LOGIC;
  signal \Q_i_6__3_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__35_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__3_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__35_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__3_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(5),
      I1 => data26(0),
      I2 => \Q_reg_i_2__3_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__3_1\,
      I5 => data24(0),
      O => \Q_i_6__3_n_0\
    );
\Q_i_6__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(5),
      I1 => data26(0),
      I2 => \Q_reg_i_2__35_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__35_1\,
      I5 => data24(0),
      O => \Q_i_6__35_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(5)
    );
\Q_reg_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__3_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__3_n_0\,
      S => read_register_1(0)
    );
\Q_reg_i_2__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__35_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__35_n_0\,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_452 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__4_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__4_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__36_0\ : in STD_LOGIC;
    \Q_reg_i_2__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_452 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_452;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_452 is
  signal \Q_i_6__36_n_0\ : STD_LOGIC;
  signal \Q_i_6__4_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__36_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__4_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__36_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__4_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(6),
      I1 => data26(0),
      I2 => \Q_reg_i_2__36_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__36_1\,
      I5 => data24(0),
      O => \Q_i_6__36_n_0\
    );
\Q_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(6),
      I1 => data26(0),
      I2 => \Q_reg_i_2__4_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__4_1\,
      I5 => data24(0),
      O => \Q_i_6__4_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(6)
    );
\Q_reg_i_2__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__36_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__36_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__4_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__4_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_453 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__5_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__5_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__37_0\ : in STD_LOGIC;
    \Q_reg_i_2__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_453 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_453;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_453 is
  signal \Q_i_6__37_n_0\ : STD_LOGIC;
  signal \Q_i_6__5_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__37_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__5_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__37_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__5_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(7),
      I1 => data26(0),
      I2 => \Q_reg_i_2__37_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__37_1\,
      I5 => data24(0),
      O => \Q_i_6__37_n_0\
    );
\Q_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(7),
      I1 => data26(0),
      I2 => \Q_reg_i_2__5_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__5_1\,
      I5 => data24(0),
      O => \Q_i_6__5_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(7)
    );
\Q_reg_i_2__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__37_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__37_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__5_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__5_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_454 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__6_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__6_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__38_0\ : in STD_LOGIC;
    \Q_reg_i_2__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_454 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_454;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_454 is
  signal \Q_i_6__38_n_0\ : STD_LOGIC;
  signal \Q_i_6__6_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__38_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__6_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__38_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__6_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(8),
      I1 => data26(0),
      I2 => \Q_reg_i_2__38_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__38_1\,
      I5 => data24(0),
      O => \Q_i_6__38_n_0\
    );
\Q_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(8),
      I1 => data26(0),
      I2 => \Q_reg_i_2__6_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__6_1\,
      I5 => data24(0),
      O => \Q_i_6__6_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(8)
    );
\Q_reg_i_2__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__38_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__38_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__6_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__6_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_455 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__7_0\ : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_2__7_1\ : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_5 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    \Q_reg_i_2__39_0\ : in STD_LOGIC;
    \Q_reg_i_2__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_455 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_455;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_455 is
  signal \Q_i_6__39_n_0\ : STD_LOGIC;
  signal \Q_i_6__7_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__39_n_0\ : STD_LOGIC;
  signal \Q_reg_i_2__7_n_0\ : STD_LOGIC;
  signal data27 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__39_n_0\,
      I1 => Q_reg_5,
      I2 => read_register_2(2),
      I3 => Q_reg_6,
      I4 => read_register_2(1),
      I5 => Q_reg_7,
      O => read_data_2(0)
    );
\Q_i_1__7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Q_reg_i_2__7_n_0\,
      I1 => Q_reg_1,
      I2 => read_register_1(2),
      I3 => Q_reg_2,
      I4 => read_register_1(1),
      I5 => Q_reg_3,
      O => read_data_1(0)
    );
\Q_i_6__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(9),
      I1 => data26(0),
      I2 => \Q_reg_i_2__39_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__39_1\,
      I5 => data24(0),
      O => \Q_i_6__39_n_0\
    );
\Q_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data27(9),
      I1 => data26(0),
      I2 => \Q_reg_i_2__7_0\,
      I3 => data25(0),
      I4 => \Q_reg_i_2__7_1\,
      I5 => data24(0),
      O => \Q_i_6__7_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data27(9)
    );
\Q_reg_i_2__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__39_n_0\,
      I1 => Q_reg_8,
      O => \Q_reg_i_2__39_n_0\,
      S => read_register_2(0)
    );
\Q_reg_i_2__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_6__7_n_0\,
      I1 => Q_reg_4,
      O => \Q_reg_i_2__7_n_0\,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_456 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_456 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_456;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_456 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_457 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_457 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_457;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_457 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_458 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_458 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_458;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_458 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_459 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_459 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_459;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_459 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_46 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_46 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_46;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_46 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_460 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_460 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_460;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_460 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_461 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_461 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_461;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_461 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_462 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_462 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_462;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_462 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_463 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_463 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_463;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_463 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_464 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_464 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_464;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_464 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_465 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_465 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_465;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_465 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_466 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_466 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_466;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_466 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_467 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_467 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_467;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_467 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_468 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_468 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_468;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_468 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_469 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_469 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_469;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_469 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_47 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_47 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_47;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_47 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_470 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_470 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_470;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_470 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_471 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_471 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_471;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_471 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_472 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_472 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_472;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_472 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_473 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_473 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_473;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_473 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_474 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_474 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_474;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_474 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_475 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_475 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_475;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_475 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_476 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_476 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_476;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_476 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_477 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_477 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_477;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_477 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_478 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_478 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_478;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_478 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_479 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_479 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_479;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_479 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_48 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_48 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_48;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_48 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_480 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_480 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_480;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_480 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_481 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_481 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_481;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_481 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_482 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_482 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_482;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_482 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_483 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_483 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_483;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_483 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_484 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_484 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_484;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_484 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_485 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_485 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_485;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_485 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_486 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_486 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_486;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_486 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_487 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_487 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_487;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_487 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data26(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_488 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_488 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_488;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_488 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_489 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_489 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_489;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_489 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_49 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_49 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_49;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_49 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_490 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_490 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_490;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_490 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_491 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_491 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_491;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_491 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_492 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_492 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_492;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_492 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_493 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_493 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_493;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_493 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_494 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_494 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_494;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_494 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_495 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_495 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_495;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_495 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_496 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_496 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_496;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_496 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_497 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_497 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_497;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_497 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_498 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_498 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_498;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_498 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_499 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_499 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_499;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_499 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_50 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_50 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_50;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_50 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_500 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_500 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_500;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_500 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_501 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_501 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_501;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_501 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_502 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_502 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_502;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_502 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_503 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_503 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_503;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_503 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_504 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_504 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_504;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_504 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_505 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_505 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_505;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_505 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_506 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_506 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_506;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_506 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_507 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_507 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_507;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_507 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_508 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_508 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_508;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_508 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_509 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_509 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_509;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_509 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_51 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_51 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_51;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_51 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_510 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_510 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_510;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_510 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_511 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_511 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_511;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_511 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_512 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_512 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_512;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_512 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_513 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_513 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_513;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_513 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_514 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_514 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_514;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_514 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_515 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_515 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_515;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_515 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_516 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_516 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_516;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_516 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_517 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_517 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_517;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_517 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_518 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_518 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_518;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_518 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_519 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_519 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_519;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_519 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data25(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_52 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_52 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_52;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_52 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_520 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_520 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_520;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_520 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_521 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_521 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_521;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_521 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_522 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_522 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_522;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_522 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_523 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_523 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_523;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_523 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_524 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_524 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_524;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_524 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_525 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_525 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_525;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_525 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_526 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_526 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_526;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_526 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_527 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_527 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_527;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_527 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_528 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_528 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_528;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_528 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_529 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_529 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_529;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_529 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_53 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_53 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_53;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_53 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_530 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_530 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_530;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_530 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_531 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_531 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_531;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_531 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_532 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_532 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_532;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_532 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_533 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_533 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_533;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_533 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_534 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_534 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_534;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_534 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_535 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_535 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_535;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_535 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_536 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_536 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_536;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_536 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_537 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_537 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_537;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_537 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_538 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_538 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_538;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_538 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_539 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_539 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_539;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_539 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_54 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_54 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_54;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_54 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_540 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_540 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_540;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_540 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_541 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_541 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_541;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_541 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_542 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_542 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_542;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_542 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_543 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_543 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_543;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_543 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_544 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_544 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_544;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_544 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_545 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_545 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_545;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_545 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_546 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_546 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_546;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_546 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_547 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_547 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_547;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_547 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_548 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_548 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_548;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_548 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_549 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_549 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_549;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_549 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_55 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_55 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_55;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_55 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_550 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_550 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_550;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_550 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_551 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_551 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_551;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_551 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data24(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_552 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_4 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_4_0 : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__31\ : in STD_LOGIC;
    \Q_reg_i_3__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_552 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_552;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_552 is
  signal data23 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
Q_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(0),
      I1 => data22(0),
      I2 => Q_reg_i_4,
      I3 => data21(0),
      I4 => Q_reg_i_4_0,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(0),
      I1 => data22(0),
      I2 => \Q_reg_i_3__31\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__31_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_553 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__9\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__9_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__41\ : in STD_LOGIC;
    \Q_reg_i_3__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_553 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_553;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_553 is
  signal data23 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_9__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(10),
      I1 => data22(0),
      I2 => \Q_reg_i_3__41\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__41_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(10),
      I1 => data22(0),
      I2 => \Q_reg_i_3__9\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__9_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_554 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__10\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__10_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__42\ : in STD_LOGIC;
    \Q_reg_i_3__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_554 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_554;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_554 is
  signal data23 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(11),
      I1 => data22(0),
      I2 => \Q_reg_i_3__10\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__10_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(11),
      I1 => data22(0),
      I2 => \Q_reg_i_3__42\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__42_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_555 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__11\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__11_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__43\ : in STD_LOGIC;
    \Q_reg_i_3__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_555 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_555;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_555 is
  signal data23 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(12),
      I1 => data22(0),
      I2 => \Q_reg_i_3__11\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__11_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(12),
      I1 => data22(0),
      I2 => \Q_reg_i_3__43\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__43_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_556 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__12\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__12_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__44\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_556 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_556;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_556 is
  signal data23 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_9__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(13),
      I1 => data22(0),
      I2 => \Q_reg_i_3__12\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__12_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(13),
      I1 => data22(0),
      I2 => read_register_2(0),
      I3 => data21(0),
      I4 => \Q_reg_i_3__44\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_557 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__13\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__13_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__45\ : in STD_LOGIC;
    \Q_reg_i_3__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_557 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_557;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_557 is
  signal data23 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(14),
      I1 => data22(0),
      I2 => \Q_reg_i_3__13\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__13_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(14),
      I1 => data22(0),
      I2 => \Q_reg_i_3__45\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__45_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_558 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__14\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__14_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__46\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_558 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_558;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_558 is
  signal data23 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_9__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(15),
      I1 => data22(0),
      I2 => \Q_reg_i_3__14\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__14_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(15),
      I1 => data22(0),
      I2 => read_register_2(0),
      I3 => data21(0),
      I4 => \Q_reg_i_3__46\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_559 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__47\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_559 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_559;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_559 is
  signal data23 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(16),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(16),
      I1 => data22(0),
      I2 => \Q_reg_i_3__47\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_56 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_56 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_56;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_56 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_560 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_560 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_560;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_560 is
  signal data23 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(17),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(17),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_561 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__49\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_561 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_561;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_561 is
  signal data23 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_9__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(18),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(18),
      I1 => data22(0),
      I2 => \Q_reg_i_3__49\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_562 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_562 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_562;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_562 is
  signal data23 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_9__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(19),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(19),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_563 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__0\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__0_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__32\ : in STD_LOGIC;
    \Q_reg_i_3__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_563 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_563;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_563 is
  signal data23 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(1),
      I1 => data22(0),
      I2 => \Q_reg_i_3__0\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__0_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(1),
      I1 => data22(0),
      I2 => \Q_reg_i_3__32\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__32_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_564 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__51\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_564 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_564;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_564 is
  signal data23 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_9__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(20),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(20),
      I1 => data22(0),
      I2 => \Q_reg_i_3__51\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_565 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_565 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_565;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_565 is
  signal data23 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_9__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(21),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(21),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_566 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__53\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_566 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_566;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_566 is
  signal data23 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_9__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(22),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(22),
      I1 => data22(0),
      I2 => \Q_reg_i_3__53\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_567 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_567 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_567;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_567 is
  signal data23 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_9__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(23),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(23),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_568 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__55\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_568 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_568;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_568 is
  signal data23 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_9__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(24),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(24),
      I1 => data22(0),
      I2 => \Q_reg_i_3__55\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_569 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_569 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_569;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_569 is
  signal data23 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_9__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(25),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(25),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_57 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_57 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_57;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_57 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_570 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__57\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_570 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_570;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_570 is
  signal data23 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_9__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(26),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(26),
      I1 => data22(0),
      I2 => \Q_reg_i_3__57\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_571 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_571 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_571;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_571 is
  signal data23 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_9__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(27),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(27),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_572 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__59\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_572 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_572;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_572 is
  signal data23 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_9__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(28),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(28),
      I1 => data22(0),
      I2 => \Q_reg_i_3__59\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_573 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_573 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_573;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_573 is
  signal data23 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_9__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(29),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(29),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_574 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__1\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__1_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__33\ : in STD_LOGIC;
    \Q_reg_i_3__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_574 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_574;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_574 is
  signal data23 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(2),
      I1 => data22(0),
      I2 => \Q_reg_i_3__1\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__1_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(2),
      I1 => data22(0),
      I2 => \Q_reg_i_3__33\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__33_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_575 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__61\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_575 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_575;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_575 is
  signal data23 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_9__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(30),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(30),
      I1 => data22(0),
      I2 => \Q_reg_i_3__61\,
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_576 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_576 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_576;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_576 is
  signal data23 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_10__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(31),
      I1 => data22(0),
      I2 => read_register_2(1),
      I3 => data21(0),
      I4 => read_register_2(0),
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(31),
      I1 => data22(0),
      I2 => read_register_1(1),
      I3 => data21(0),
      I4 => read_register_1(0),
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_577 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__2\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__2_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__34\ : in STD_LOGIC;
    \Q_reg_i_3__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_577 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_577;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_577 is
  signal data23 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(3),
      I1 => data22(0),
      I2 => \Q_reg_i_3__2\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__2_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(3),
      I1 => data22(0),
      I2 => \Q_reg_i_3__34\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__34_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_578 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__3\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__3_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__35\ : in STD_LOGIC;
    \Q_reg_i_3__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_578 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_578;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_578 is
  signal data23 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(4),
      I1 => data22(0),
      I2 => \Q_reg_i_3__3\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__3_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
\Q_i_9__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(4),
      I1 => data22(0),
      I2 => \Q_reg_i_3__35\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__35_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_579 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__4\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__4_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__36\ : in STD_LOGIC;
    \Q_reg_i_3__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_579 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_579;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_579 is
  signal data23 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_9__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(5),
      I1 => data22(0),
      I2 => \Q_reg_i_3__36\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__36_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(5),
      I1 => data22(0),
      I2 => \Q_reg_i_3__4\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__4_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_58 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_58 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_58;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_58 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_580 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__5\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__5_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__37\ : in STD_LOGIC;
    \Q_reg_i_3__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_580 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_580;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_580 is
  signal data23 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_9__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(6),
      I1 => data22(0),
      I2 => \Q_reg_i_3__37\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__37_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(6),
      I1 => data22(0),
      I2 => \Q_reg_i_3__5\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__5_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_581 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__6\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__6_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__38\ : in STD_LOGIC;
    \Q_reg_i_3__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_581 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_581;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_581 is
  signal data23 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_9__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(7),
      I1 => data22(0),
      I2 => \Q_reg_i_3__38\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__38_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(7),
      I1 => data22(0),
      I2 => \Q_reg_i_3__6\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__6_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_582 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__7\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__7_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__39\ : in STD_LOGIC;
    \Q_reg_i_3__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_582 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_582;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_582 is
  signal data23 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_9__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(8),
      I1 => data22(0),
      I2 => \Q_reg_i_3__39\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__39_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(8),
      I1 => data22(0),
      I2 => \Q_reg_i_3__7\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__7_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_583 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__8\ : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__8_0\ : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__40\ : in STD_LOGIC;
    \Q_reg_i_3__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_583 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_583;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_583 is
  signal data23 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_9__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(9),
      I1 => data22(0),
      I2 => \Q_reg_i_3__40\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__40_0\,
      I5 => data20(0),
      O => Q_reg_1
    );
\Q_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data23(9),
      I1 => data22(0),
      I2 => \Q_reg_i_3__8\,
      I3 => data21(0),
      I4 => \Q_reg_i_3__8_0\,
      I5 => data20(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data23(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_584 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_584 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_584;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_584 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_585 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_585 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_585;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_585 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_586 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_586 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_586;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_586 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_587 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_587 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_587;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_587 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_588 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_588 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_588;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_588 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_589 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_589 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_589;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_589 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_59 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_59 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_59;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_59 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_590 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_590 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_590;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_590 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_591 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_591 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_591;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_591 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_592 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_592 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_592;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_592 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_593 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_593 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_593;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_593 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_594 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_594 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_594;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_594 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_595 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_595 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_595;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_595 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_596 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_596 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_596;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_596 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_597 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_597 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_597;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_597 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_598 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_598 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_598;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_598 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_599 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_599 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_599;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_599 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_60 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_60 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_60;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_60 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_600 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_600 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_600;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_600 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_601 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_601 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_601;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_601 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_602 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_602 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_602;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_602 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_603 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_603 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_603;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_603 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_604 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_604 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_604;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_604 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_605 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_605 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_605;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_605 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_606 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_606 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_606;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_606 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_607 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_607 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_607;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_607 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_608 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_608 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_608;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_608 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_609 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_609 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_609;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_609 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_61 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_61 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_61;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_61 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_610 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_610 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_610;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_610 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_611 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_611 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_611;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_611 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_612 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_612 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_612;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_612 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_613 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_613 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_613;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_613 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_614 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_614 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_614;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_614 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_615 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_615 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_615;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_615 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data22(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_616 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_616 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_616;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_616 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_617 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_617 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_617;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_617 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_618 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_618 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_618;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_618 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_619 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_619 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_619;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_619 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_62 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_62 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_62;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_62 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_620 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_620 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_620;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_620 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_621 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_621 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_621;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_621 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_622 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_622 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_622;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_622 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_623 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_623 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_623;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_623 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_624 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_624 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_624;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_624 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_625 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_625 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_625;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_625 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_626 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_626 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_626;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_626 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_627 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_627 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_627;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_627 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_628 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_628 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_628;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_628 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_629 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_629 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_629;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_629 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_63 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_63 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_63;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_63 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_630 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_630 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_630;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_630 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_631 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_631 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_631;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_631 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_632 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_632 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_632;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_632 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_633 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_633 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_633;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_633 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_634 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_634 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_634;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_634 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_635 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_635 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_635;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_635 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_636 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_636 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_636;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_636 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_637 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_637 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_637;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_637 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_638 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_638 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_638;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_638 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_639 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_639 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_639;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_639 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_64 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_64 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_64;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_64 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_640 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_640 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_640;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_640 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_641 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_641 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_641;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_641 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_642 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_642 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_642;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_642 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_643 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_643 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_643;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_643 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_644 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_644 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_644;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_644 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_645 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_645 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_645;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_645 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_646 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_646 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_646;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_646 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_647 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_647 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_647;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_647 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data21(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_648 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_648 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_648;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_648 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_649 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_649 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_649;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_649 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_65 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_65 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_65;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_65 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_650 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_650 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_650;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_650 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_651 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_651 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_651;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_651 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_652 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_652 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_652;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_652 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_653 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_653 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_653;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_653 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_654 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_654 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_654;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_654 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_655 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_655 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_655;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_655 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_656 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_656 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_656;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_656 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_657 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_657 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_657;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_657 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_658 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_658 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_658;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_658 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_659 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_659 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_659;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_659 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_66 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_66 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_66;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_66 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_660 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_660 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_660;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_660 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_661 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_661 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_661;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_661 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_662 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_662 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_662;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_662 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_663 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_663 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_663;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_663 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_664 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_664 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_664;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_664 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_665 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_665 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_665;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_665 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_666 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_666 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_666;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_666 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_667 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_667 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_667;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_667 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_668 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_668 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_668;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_668 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_669 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_669 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_669;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_669 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_67 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_67 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_67;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_67 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_670 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_670 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_670;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_670 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_671 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_671 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_671;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_671 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_672 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_672 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_672;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_672 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_673 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_673 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_673;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_673 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_674 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_674 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_674;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_674 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_675 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_675 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_675;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_675 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_676 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_676 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_676;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_676 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_677 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_677 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_677;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_677 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_678 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_678 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_678;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_678 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_679 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_679 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_679;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_679 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data20(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_68 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_68 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_68;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_68 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_680 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_680 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_680;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_680 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_681 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_681 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_681;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_681 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_682 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_682 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_682;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_682 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_683 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_683 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_683;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_683 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_684 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_684 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_684;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_684 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_685 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_685 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_685;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_685 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_686 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_686 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_686;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_686 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_687 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_687 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_687;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_687 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_688 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_688 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_688;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_688 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_689 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_689 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_689;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_689 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_69 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_69 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_69;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_69 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_690 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_690 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_690;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_690 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_691 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_691 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_691;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_691 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_692 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_692 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_692;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_692 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_693 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_693 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_693;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_693 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_694 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_694 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_694;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_694 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_695 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_695 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_695;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_695 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_696 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_696 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_696;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_696 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_697 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_697 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_697;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_697 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_698 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_698 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_698;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_698 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_699 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_699 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_699;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_699 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_70 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_70 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_70;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_70 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_700 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_700 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_700;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_700 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_701 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_701 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_701;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_701 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_702 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_702 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_702;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_702 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_703 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_703 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_703;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_703 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_704 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_704 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_704;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_704 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_705 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_705 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_705;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_705 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_706 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_706 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_706;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_706 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_707 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_707 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_707;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_707 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_708 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_708 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_708;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_708 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_709 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_709 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_709;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_709 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_71 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_71 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_71;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_71 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_710 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_710 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_710;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_710 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_711 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_711 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_711;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_711 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_712 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_4_0 : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_4_1 : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__31_0\ : in STD_LOGIC;
    \Q_reg_i_3__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_712 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_712;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_712 is
  signal \Q_i_8__31_n_0\ : STD_LOGIC;
  signal Q_i_9_n_0 : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_8__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(0),
      I1 => data18(0),
      I2 => \Q_reg_i_3__31_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__31_1\,
      I5 => data16(0),
      O => \Q_i_8__31_n_0\
    );
Q_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(0),
      I1 => data18(0),
      I2 => Q_reg_i_4_0,
      I3 => data17(0),
      I4 => Q_reg_i_4_1,
      I5 => data16(0),
      O => Q_i_9_n_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(0)
    );
\Q_reg_i_3__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__31_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
Q_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => Q_i_9_n_0,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_713 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__9_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__9_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__41_0\ : in STD_LOGIC;
    \Q_reg_i_3__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_713 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_713;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_713 is
  signal \Q_i_8__41_n_0\ : STD_LOGIC;
  signal \Q_i_8__9_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_8__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(10),
      I1 => data18(0),
      I2 => \Q_reg_i_3__41_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__41_1\,
      I5 => data16(0),
      O => \Q_i_8__41_n_0\
    );
\Q_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(10),
      I1 => data18(0),
      I2 => \Q_reg_i_3__9_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__9_1\,
      I5 => data16(0),
      O => \Q_i_8__9_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(10)
    );
\Q_reg_i_3__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__41_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__9_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_714 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__10_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__10_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__42_0\ : in STD_LOGIC;
    \Q_reg_i_3__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_714 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_714;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_714 is
  signal \Q_i_8__10_n_0\ : STD_LOGIC;
  signal \Q_i_8__42_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(11),
      I1 => data18(0),
      I2 => \Q_reg_i_3__10_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__10_1\,
      I5 => data16(0),
      O => \Q_i_8__10_n_0\
    );
\Q_i_8__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(11),
      I1 => data18(0),
      I2 => \Q_reg_i_3__42_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__42_1\,
      I5 => data16(0),
      O => \Q_i_8__42_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(11)
    );
\Q_reg_i_3__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__10_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__42_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_715 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__11_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__11_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__43_0\ : in STD_LOGIC;
    \Q_reg_i_3__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_715 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_715;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_715 is
  signal \Q_i_8__11_n_0\ : STD_LOGIC;
  signal \Q_i_8__43_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(12),
      I1 => data18(0),
      I2 => \Q_reg_i_3__11_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__11_1\,
      I5 => data16(0),
      O => \Q_i_8__11_n_0\
    );
\Q_i_8__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(12),
      I1 => data18(0),
      I2 => \Q_reg_i_3__43_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__43_1\,
      I5 => data16(0),
      O => \Q_i_8__43_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(12)
    );
\Q_reg_i_3__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__11_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__43_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_716 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__12_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__12_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_716 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_716;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_716 is
  signal \Q_i_8__12_n_0\ : STD_LOGIC;
  signal \Q_i_8__44_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(13),
      I1 => data18(0),
      I2 => \Q_reg_i_3__12_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__12_1\,
      I5 => data16(0),
      O => \Q_i_8__12_n_0\
    );
\Q_i_8__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(13),
      I1 => data18(0),
      I2 => read_register_2(0),
      I3 => data17(0),
      I4 => \Q_reg_i_3__44_0\,
      I5 => data16(0),
      O => \Q_i_8__44_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(13)
    );
\Q_reg_i_3__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__12_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__44_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_717 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__13_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__13_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__45_0\ : in STD_LOGIC;
    \Q_reg_i_3__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_717 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_717;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_717 is
  signal \Q_i_8__13_n_0\ : STD_LOGIC;
  signal \Q_i_8__45_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(14),
      I1 => data18(0),
      I2 => \Q_reg_i_3__13_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__13_1\,
      I5 => data16(0),
      O => \Q_i_8__13_n_0\
    );
\Q_i_8__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(14),
      I1 => data18(0),
      I2 => \Q_reg_i_3__45_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__45_1\,
      I5 => data16(0),
      O => \Q_i_8__45_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(14)
    );
\Q_reg_i_3__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__13_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__45_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_718 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__14_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__14_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_718 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_718;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_718 is
  signal \Q_i_8__14_n_0\ : STD_LOGIC;
  signal \Q_i_8__46_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(15),
      I1 => data18(0),
      I2 => \Q_reg_i_3__14_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__14_1\,
      I5 => data16(0),
      O => \Q_i_8__14_n_0\
    );
\Q_i_8__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(15),
      I1 => data18(0),
      I2 => read_register_2(0),
      I3 => data17(0),
      I4 => \Q_reg_i_3__46_0\,
      I5 => data16(0),
      O => \Q_i_8__46_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(15)
    );
\Q_reg_i_3__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__14_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__46_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_719 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_719 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_719;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_719 is
  signal \Q_i_8__15_n_0\ : STD_LOGIC;
  signal \Q_i_8__47_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_8__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(16),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__15_n_0\
    );
\Q_i_8__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(16),
      I1 => data18(0),
      I2 => \Q_reg_i_3__47_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__47_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(16)
    );
\Q_reg_i_3__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__15_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__47_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_72 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_72 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_72;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_72 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_720 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_720 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_720;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_720 is
  signal \Q_i_8__16_n_0\ : STD_LOGIC;
  signal \Q_i_8__48_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_8__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(17),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__16_n_0\
    );
\Q_i_8__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(17),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__48_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(17)
    );
\Q_reg_i_3__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__16_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__48_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_721 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_721 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_721;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_721 is
  signal \Q_i_8__17_n_0\ : STD_LOGIC;
  signal \Q_i_8__49_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_8__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(18),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__17_n_0\
    );
\Q_i_8__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(18),
      I1 => data18(0),
      I2 => \Q_reg_i_3__49_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__49_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(18)
    );
\Q_reg_i_3__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__17_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__49_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_722 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_722 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_722;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_722 is
  signal \Q_i_8__18_n_0\ : STD_LOGIC;
  signal \Q_i_8__50_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_8__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(19),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__18_n_0\
    );
\Q_i_8__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(19),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__50_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(19)
    );
\Q_reg_i_3__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__18_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__50_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_723 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__0_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__0_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__32_0\ : in STD_LOGIC;
    \Q_reg_i_3__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_723 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_723;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_723 is
  signal \Q_i_8__0_n_0\ : STD_LOGIC;
  signal \Q_i_8__32_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(1),
      I1 => data18(0),
      I2 => \Q_reg_i_3__0_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__0_1\,
      I5 => data16(0),
      O => \Q_i_8__0_n_0\
    );
\Q_i_8__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(1),
      I1 => data18(0),
      I2 => \Q_reg_i_3__32_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__32_1\,
      I5 => data16(0),
      O => \Q_i_8__32_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(1)
    );
\Q_reg_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__0_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__32_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_724 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_724 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_724;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_724 is
  signal \Q_i_8__19_n_0\ : STD_LOGIC;
  signal \Q_i_8__51_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_8__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(20),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__19_n_0\
    );
\Q_i_8__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(20),
      I1 => data18(0),
      I2 => \Q_reg_i_3__51_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__51_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(20)
    );
\Q_reg_i_3__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__19_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__51_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_725 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_725 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_725;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_725 is
  signal \Q_i_8__20_n_0\ : STD_LOGIC;
  signal \Q_i_8__52_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_8__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(21),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__20_n_0\
    );
\Q_i_8__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(21),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__52_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(21)
    );
\Q_reg_i_3__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__20_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__52_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_726 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__53_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_726 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_726;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_726 is
  signal \Q_i_8__21_n_0\ : STD_LOGIC;
  signal \Q_i_8__53_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_8__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(22),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__21_n_0\
    );
\Q_i_8__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(22),
      I1 => data18(0),
      I2 => \Q_reg_i_3__53_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__53_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(22)
    );
\Q_reg_i_3__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__21_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__53_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_727 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_727 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_727;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_727 is
  signal \Q_i_8__22_n_0\ : STD_LOGIC;
  signal \Q_i_8__54_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_8__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(23),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__22_n_0\
    );
\Q_i_8__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(23),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__54_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(23)
    );
\Q_reg_i_3__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__22_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__54_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_728 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__55_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_728 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_728;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_728 is
  signal \Q_i_8__23_n_0\ : STD_LOGIC;
  signal \Q_i_8__55_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_8__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(24),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__23_n_0\
    );
\Q_i_8__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(24),
      I1 => data18(0),
      I2 => \Q_reg_i_3__55_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__55_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(24)
    );
\Q_reg_i_3__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__23_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__55_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_729 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_729 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_729;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_729 is
  signal \Q_i_8__24_n_0\ : STD_LOGIC;
  signal \Q_i_8__56_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_8__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(25),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__24_n_0\
    );
\Q_i_8__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(25),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__56_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(25)
    );
\Q_reg_i_3__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__24_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__56_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_73 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_73 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_73;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_73 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_730 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__57_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_730 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_730;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_730 is
  signal \Q_i_8__25_n_0\ : STD_LOGIC;
  signal \Q_i_8__57_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_8__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(26),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__25_n_0\
    );
\Q_i_8__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(26),
      I1 => data18(0),
      I2 => \Q_reg_i_3__57_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__57_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(26)
    );
\Q_reg_i_3__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__25_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__57_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_731 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_731 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_731;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_731 is
  signal \Q_i_8__26_n_0\ : STD_LOGIC;
  signal \Q_i_8__58_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_8__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(27),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__26_n_0\
    );
\Q_i_8__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(27),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__58_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(27)
    );
\Q_reg_i_3__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__26_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__58_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_732 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__59_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_732 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_732;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_732 is
  signal \Q_i_8__27_n_0\ : STD_LOGIC;
  signal \Q_i_8__59_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_8__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(28),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__27_n_0\
    );
\Q_i_8__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(28),
      I1 => data18(0),
      I2 => \Q_reg_i_3__59_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__59_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(28)
    );
\Q_reg_i_3__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__27_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__59_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_733 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_733 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_733;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_733 is
  signal \Q_i_8__28_n_0\ : STD_LOGIC;
  signal \Q_i_8__60_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_8__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(29),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__28_n_0\
    );
\Q_i_8__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(29),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__60_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(29)
    );
\Q_reg_i_3__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__28_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__60_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_734 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__1_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__1_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__33_0\ : in STD_LOGIC;
    \Q_reg_i_3__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_734 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_734;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_734 is
  signal \Q_i_8__1_n_0\ : STD_LOGIC;
  signal \Q_i_8__33_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(2),
      I1 => data18(0),
      I2 => \Q_reg_i_3__1_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__1_1\,
      I5 => data16(0),
      O => \Q_i_8__1_n_0\
    );
\Q_i_8__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(2),
      I1 => data18(0),
      I2 => \Q_reg_i_3__33_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__33_1\,
      I5 => data16(0),
      O => \Q_i_8__33_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(2)
    );
\Q_reg_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__1_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__33_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_735 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__61_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_735 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_735;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_735 is
  signal \Q_i_8__29_n_0\ : STD_LOGIC;
  signal \Q_i_8__61_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_8__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(30),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__29_n_0\
    );
\Q_i_8__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(30),
      I1 => data18(0),
      I2 => \Q_reg_i_3__61_0\,
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_8__61_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(30)
    );
\Q_reg_i_3__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__29_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_3__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__61_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_736 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_736 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_736;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_736 is
  signal \Q_i_8__30_n_0\ : STD_LOGIC;
  signal \Q_i_9__62_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_8__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(31),
      I1 => data18(0),
      I2 => read_register_1(1),
      I3 => data17(0),
      I4 => read_register_1(0),
      I5 => data16(0),
      O => \Q_i_8__30_n_0\
    );
\Q_i_9__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(31),
      I1 => data18(0),
      I2 => read_register_2(1),
      I3 => data17(0),
      I4 => read_register_2(0),
      I5 => data16(0),
      O => \Q_i_9__62_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(31)
    );
\Q_reg_i_3__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__30_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_9__62_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_737 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__2_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__2_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__34_0\ : in STD_LOGIC;
    \Q_reg_i_3__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_737 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_737;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_737 is
  signal \Q_i_8__2_n_0\ : STD_LOGIC;
  signal \Q_i_8__34_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(3),
      I1 => data18(0),
      I2 => \Q_reg_i_3__2_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__2_1\,
      I5 => data16(0),
      O => \Q_i_8__2_n_0\
    );
\Q_i_8__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(3),
      I1 => data18(0),
      I2 => \Q_reg_i_3__34_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__34_1\,
      I5 => data16(0),
      O => \Q_i_8__34_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(3)
    );
\Q_reg_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__2_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__34_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_738 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__3_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__3_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__35_0\ : in STD_LOGIC;
    \Q_reg_i_3__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_738 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_738;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_738 is
  signal \Q_i_8__35_n_0\ : STD_LOGIC;
  signal \Q_i_8__3_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(4),
      I1 => data18(0),
      I2 => \Q_reg_i_3__3_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__3_1\,
      I5 => data16(0),
      O => \Q_i_8__3_n_0\
    );
\Q_i_8__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(4),
      I1 => data18(0),
      I2 => \Q_reg_i_3__35_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__35_1\,
      I5 => data16(0),
      O => \Q_i_8__35_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(4)
    );
\Q_reg_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__3_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_3__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__35_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_739 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__4_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__4_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__36_0\ : in STD_LOGIC;
    \Q_reg_i_3__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_739 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_739;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_739 is
  signal \Q_i_8__36_n_0\ : STD_LOGIC;
  signal \Q_i_8__4_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_8__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(5),
      I1 => data18(0),
      I2 => \Q_reg_i_3__36_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__36_1\,
      I5 => data16(0),
      O => \Q_i_8__36_n_0\
    );
\Q_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(5),
      I1 => data18(0),
      I2 => \Q_reg_i_3__4_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__4_1\,
      I5 => data16(0),
      O => \Q_i_8__4_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(5)
    );
\Q_reg_i_3__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__36_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__4_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_74 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_74 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_74;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_74 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_740 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__5_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__5_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__37_0\ : in STD_LOGIC;
    \Q_reg_i_3__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_740 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_740;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_740 is
  signal \Q_i_8__37_n_0\ : STD_LOGIC;
  signal \Q_i_8__5_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_8__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(6),
      I1 => data18(0),
      I2 => \Q_reg_i_3__37_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__37_1\,
      I5 => data16(0),
      O => \Q_i_8__37_n_0\
    );
\Q_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(6),
      I1 => data18(0),
      I2 => \Q_reg_i_3__5_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__5_1\,
      I5 => data16(0),
      O => \Q_i_8__5_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(6)
    );
\Q_reg_i_3__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__37_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__5_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_741 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__6_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__6_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__38_0\ : in STD_LOGIC;
    \Q_reg_i_3__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_741 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_741;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_741 is
  signal \Q_i_8__38_n_0\ : STD_LOGIC;
  signal \Q_i_8__6_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_8__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(7),
      I1 => data18(0),
      I2 => \Q_reg_i_3__38_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__38_1\,
      I5 => data16(0),
      O => \Q_i_8__38_n_0\
    );
\Q_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(7),
      I1 => data18(0),
      I2 => \Q_reg_i_3__6_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__6_1\,
      I5 => data16(0),
      O => \Q_i_8__6_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(7)
    );
\Q_reg_i_3__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__38_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__6_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_742 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__7_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__7_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__39_0\ : in STD_LOGIC;
    \Q_reg_i_3__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_742 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_742;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_742 is
  signal \Q_i_8__39_n_0\ : STD_LOGIC;
  signal \Q_i_8__7_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_8__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(8),
      I1 => data18(0),
      I2 => \Q_reg_i_3__39_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__39_1\,
      I5 => data16(0),
      O => \Q_i_8__39_n_0\
    );
\Q_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(8),
      I1 => data18(0),
      I2 => \Q_reg_i_3__7_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__7_1\,
      I5 => data16(0),
      O => \Q_i_8__7_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(8)
    );
\Q_reg_i_3__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__39_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__7_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_743 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__8_0\ : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_3__8_1\ : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_3__40_0\ : in STD_LOGIC;
    \Q_reg_i_3__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_743 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_743;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_743 is
  signal \Q_i_8__40_n_0\ : STD_LOGIC;
  signal \Q_i_8__8_n_0\ : STD_LOGIC;
  signal data19 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_8__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(9),
      I1 => data18(0),
      I2 => \Q_reg_i_3__40_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__40_1\,
      I5 => data16(0),
      O => \Q_i_8__40_n_0\
    );
\Q_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data19(9),
      I1 => data18(0),
      I2 => \Q_reg_i_3__8_0\,
      I3 => data17(0),
      I4 => \Q_reg_i_3__8_1\,
      I5 => data16(0),
      O => \Q_i_8__8_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data19(9)
    );
\Q_reg_i_3__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__40_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_3__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_8__8_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_744 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_744 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_744;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_744 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_745 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_745 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_745;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_745 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_746 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_746 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_746;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_746 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_747 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_747 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_747;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_747 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_748 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_748 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_748;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_748 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_749 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_749 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_749;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_749 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_75 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_75 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_75;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_75 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_750 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_750 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_750;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_750 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_751 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_751 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_751;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_751 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_752 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_752 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_752;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_752 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_753 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_753 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_753;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_753 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_754 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_754 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_754;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_754 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_755 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_755 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_755;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_755 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_756 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_756 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_756;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_756 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_757 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_757 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_757;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_757 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_758 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_758 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_758;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_758 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_759 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_759 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_759;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_759 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_76 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_76 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_76;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_76 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_760 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_760 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_760;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_760 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_761 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_761 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_761;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_761 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_762 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_762 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_762;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_762 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_763 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_763 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_763;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_763 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_764 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_764 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_764;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_764 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_765 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_765 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_765;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_765 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_766 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_766 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_766;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_766 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_767 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_767 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_767;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_767 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_768 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_768 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_768;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_768 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_769 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_769 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_769;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_769 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_77 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_77 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_77;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_77 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_770 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_770 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_770;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_770 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_771 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_771 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_771;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_771 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_772 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_772 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_772;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_772 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_773 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_773 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_773;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_773 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_774 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_774 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_774;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_774 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_775 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_775 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_775;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_775 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data18(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_776 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_776 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_776;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_776 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_777 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_777 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_777;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_777 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_778 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_778 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_778;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_778 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_779 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_779 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_779;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_779 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_78 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_78 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_78;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_78 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_780 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_780 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_780;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_780 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_781 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_781 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_781;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_781 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_782 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_782 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_782;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_782 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_783 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_783 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_783;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_783 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_784 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_784 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_784;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_784 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_785 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_785 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_785;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_785 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_786 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_786 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_786;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_786 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_787 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_787 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_787;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_787 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_788 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_788 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_788;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_788 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_789 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_789 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_789;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_789 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_79 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_79 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_79;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_79 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_790 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_790 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_790;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_790 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_791 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_791 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_791;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_791 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_792 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_792 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_792;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_792 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_793 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_793 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_793;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_793 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_794 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_794 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_794;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_794 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_795 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_795 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_795;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_795 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_796 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_796 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_796;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_796 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_797 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_797 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_797;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_797 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_798 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_798 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_798;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_798 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_799 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_799 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_799;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_799 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_80 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_80 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_80;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_80 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_800 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_800 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_800;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_800 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_801 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_801 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_801;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_801 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_802 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_802 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_802;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_802 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_803 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_803 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_803;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_803 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_804 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_804 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_804;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_804 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_805 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_805 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_805;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_805 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_806 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_806 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_806;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_806 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_807 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_807 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_807;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_807 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data17(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_808 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_808 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_808;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_808 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_809 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_809 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_809;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_809 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_81 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_81 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_81;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_81 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_810 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_810 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_810;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_810 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_811 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_811 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_811;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_811 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_812 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_812 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_812;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_812 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_813 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_813 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_813;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_813 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_814 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_814 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_814;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_814 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_815 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_815 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_815;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_815 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_816 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_816 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_816;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_816 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_817 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_817 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_817;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_817 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_818 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_818 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_818;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_818 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_819 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_819 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_819;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_819 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_82 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_82 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_82;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_82 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_820 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_820 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_820;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_820 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_821 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_821 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_821;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_821 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_822 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_822 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_822;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_822 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_823 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_823 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_823;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_823 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_824 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_824 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_824;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_824 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_825 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_825 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_825;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_825 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_826 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_826 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_826;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_826 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_827 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_827 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_827;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_827 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_828 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_828 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_828;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_828 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_829 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_829 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_829;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_829 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_83 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_83 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_83;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_83 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_830 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_830 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_830;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_830 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_831 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_831 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_831;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_831 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_832 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_832 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_832;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_832 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_833 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_833 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_833;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_833 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_834 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_834 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_834;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_834 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_835 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_835 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_835;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_835 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_836 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_836 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_836;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_836 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_837 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_837 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_837;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_837 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_838 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_838 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_838;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_838 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_839 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_839 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_839;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_839 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data16(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_84 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_84 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_84;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_84 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_840 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_5 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_5_0 : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__31\ : in STD_LOGIC;
    \Q_reg_i_4__31_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_840 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_840;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_840 is
  signal data15 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_11__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(0),
      I1 => data14(0),
      I2 => \Q_reg_i_4__31\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__31_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(0),
      I1 => data14(0),
      I2 => Q_reg_i_5,
      I3 => data13(0),
      I4 => Q_reg_i_5_0,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_841 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__9\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__9_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__41\ : in STD_LOGIC;
    \Q_reg_i_4__41_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_841 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_841;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_841 is
  signal data15 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_11__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(10),
      I1 => data14(0),
      I2 => \Q_reg_i_4__41\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__41_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(10),
      I1 => data14(0),
      I2 => \Q_reg_i_4__9\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__9_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_842 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__10\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__10_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__42\ : in STD_LOGIC;
    \Q_reg_i_4__42_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_842 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_842;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_842 is
  signal data15 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(11),
      I1 => data14(0),
      I2 => \Q_reg_i_4__10\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__10_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(11),
      I1 => data14(0),
      I2 => \Q_reg_i_4__42\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__42_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_843 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__11\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__11_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__43\ : in STD_LOGIC;
    \Q_reg_i_4__43_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_843 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_843;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_843 is
  signal data15 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_11__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(12),
      I1 => data14(0),
      I2 => \Q_reg_i_4__11\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__11_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(12),
      I1 => data14(0),
      I2 => \Q_reg_i_4__43\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__43_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_844 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__12\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__12_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__44\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_844 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_844;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_844 is
  signal data15 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(13),
      I1 => data14(0),
      I2 => \Q_reg_i_4__12\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__12_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(13),
      I1 => data14(0),
      I2 => read_register_2(0),
      I3 => data13(0),
      I4 => \Q_reg_i_4__44\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_845 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__13\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__13_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__45\ : in STD_LOGIC;
    \Q_reg_i_4__45_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_845 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_845;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_845 is
  signal data15 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_11__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(14),
      I1 => data14(0),
      I2 => \Q_reg_i_4__13\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__13_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(14),
      I1 => data14(0),
      I2 => \Q_reg_i_4__45\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__45_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_846 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__14\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__14_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__46\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_846 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_846;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_846 is
  signal data15 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_11__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(15),
      I1 => data14(0),
      I2 => \Q_reg_i_4__14\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__14_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(15),
      I1 => data14(0),
      I2 => read_register_2(0),
      I3 => data13(0),
      I4 => \Q_reg_i_4__46\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_847 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__47\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_847 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_847;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_847 is
  signal data15 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_11__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(16),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(16),
      I1 => data14(0),
      I2 => \Q_reg_i_4__47\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_848 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_848 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_848;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_848 is
  signal data15 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_11__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(17),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(17),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_849 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__49\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_849 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_849;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_849 is
  signal data15 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_11__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(18),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(18),
      I1 => data14(0),
      I2 => \Q_reg_i_4__49\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_85 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_85 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_85;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_85 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_850 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_850 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_850;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_850 is
  signal data15 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_11__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(19),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(19),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_851 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__0\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__0_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__32\ : in STD_LOGIC;
    \Q_reg_i_4__32_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_851 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_851;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_851 is
  signal data15 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(1),
      I1 => data14(0),
      I2 => \Q_reg_i_4__0\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__0_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(1),
      I1 => data14(0),
      I2 => \Q_reg_i_4__32\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__32_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_852 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__51\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_852 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_852;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_852 is
  signal data15 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_11__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(20),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(20),
      I1 => data14(0),
      I2 => \Q_reg_i_4__51\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_853 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_853 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_853;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_853 is
  signal data15 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_11__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(21),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(21),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_854 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__53\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_854 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_854;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_854 is
  signal data15 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_11__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(22),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(22),
      I1 => data14(0),
      I2 => \Q_reg_i_4__53\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_855 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_855 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_855;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_855 is
  signal data15 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_11__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(23),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(23),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_856 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__55\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_856 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_856;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_856 is
  signal data15 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_11__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(24),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(24),
      I1 => data14(0),
      I2 => \Q_reg_i_4__55\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_857 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_857 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_857;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_857 is
  signal data15 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_11__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(25),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(25),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_858 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__57\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_858 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_858;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_858 is
  signal data15 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_11__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(26),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(26),
      I1 => data14(0),
      I2 => \Q_reg_i_4__57\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_859 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_859 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_859;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_859 is
  signal data15 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_11__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(27),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(27),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_86 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_86 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_86;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_86 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_860 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__59\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_860 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_860;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_860 is
  signal data15 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_11__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(28),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(28),
      I1 => data14(0),
      I2 => \Q_reg_i_4__59\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_861 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_861 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_861;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_861 is
  signal data15 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_11__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(29),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(29),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_862 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__1\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__1_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__33\ : in STD_LOGIC;
    \Q_reg_i_4__33_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_862 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_862;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_862 is
  signal data15 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(2),
      I1 => data14(0),
      I2 => \Q_reg_i_4__1\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__1_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(2),
      I1 => data14(0),
      I2 => \Q_reg_i_4__33\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__33_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_863 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__61\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_863 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_863;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_863 is
  signal data15 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_11__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(30),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(30),
      I1 => data14(0),
      I2 => \Q_reg_i_4__61\,
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_864 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_864 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_864;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_864 is
  signal data15 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_11__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(31),
      I1 => data14(0),
      I2 => read_register_1(1),
      I3 => data13(0),
      I4 => read_register_1(0),
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_12__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(31),
      I1 => data14(0),
      I2 => read_register_2(1),
      I3 => data13(0),
      I4 => read_register_2(0),
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_865 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__2\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__2_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__34\ : in STD_LOGIC;
    \Q_reg_i_4__34_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_865 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_865;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_865 is
  signal data15 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(3),
      I1 => data14(0),
      I2 => \Q_reg_i_4__2\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__2_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(3),
      I1 => data14(0),
      I2 => \Q_reg_i_4__34\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__34_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_866 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__3\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__3_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__35\ : in STD_LOGIC;
    \Q_reg_i_4__35_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_866 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_866;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_866 is
  signal data15 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(4),
      I1 => data14(0),
      I2 => \Q_reg_i_4__3\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__3_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
\Q_i_11__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(4),
      I1 => data14(0),
      I2 => \Q_reg_i_4__35\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__35_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_867 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__4\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__4_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__36\ : in STD_LOGIC;
    \Q_reg_i_4__36_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_867 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_867;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_867 is
  signal data15 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_11__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(5),
      I1 => data14(0),
      I2 => \Q_reg_i_4__36\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__36_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(5),
      I1 => data14(0),
      I2 => \Q_reg_i_4__4\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__4_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_868 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__5\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__5_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__37\ : in STD_LOGIC;
    \Q_reg_i_4__37_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_868 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_868;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_868 is
  signal data15 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_11__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(6),
      I1 => data14(0),
      I2 => \Q_reg_i_4__37\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__37_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(6),
      I1 => data14(0),
      I2 => \Q_reg_i_4__5\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__5_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_869 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__6\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__6_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__38\ : in STD_LOGIC;
    \Q_reg_i_4__38_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_869 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_869;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_869 is
  signal data15 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_11__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(7),
      I1 => data14(0),
      I2 => \Q_reg_i_4__38\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__38_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(7),
      I1 => data14(0),
      I2 => \Q_reg_i_4__6\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__6_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_87 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_87 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_87;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_87 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_870 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__7\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__7_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__39\ : in STD_LOGIC;
    \Q_reg_i_4__39_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_870 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_870;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_870 is
  signal data15 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_11__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(8),
      I1 => data14(0),
      I2 => \Q_reg_i_4__39\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__39_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(8),
      I1 => data14(0),
      I2 => \Q_reg_i_4__7\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__7_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_871 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__8\ : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__8_0\ : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__40\ : in STD_LOGIC;
    \Q_reg_i_4__40_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_871 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_871;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_871 is
  signal data15 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_11__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(9),
      I1 => data14(0),
      I2 => \Q_reg_i_4__40\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__40_0\,
      I5 => data12(0),
      O => Q_reg_1
    );
\Q_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data15(9),
      I1 => data14(0),
      I2 => \Q_reg_i_4__8\,
      I3 => data13(0),
      I4 => \Q_reg_i_4__8_0\,
      I5 => data12(0),
      O => Q_reg_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data15(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_872 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_872 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_872;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_872 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_873 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_873 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_873;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_873 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_874 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_874 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_874;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_874 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_875 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_875 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_875;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_875 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_876 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_876 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_876;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_876 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_877 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_877 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_877;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_877 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_878 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_878 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_878;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_878 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_879 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_879 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_879;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_879 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_88 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_88 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_88;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_88 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_880 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_880 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_880;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_880 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_881 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_881 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_881;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_881 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_882 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_882 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_882;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_882 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_883 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_883 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_883;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_883 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_884 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_884 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_884;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_884 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_885 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_885 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_885;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_885 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_886 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_886 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_886;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_886 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_887 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_887 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_887;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_887 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_888 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_888 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_888;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_888 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_889 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_889 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_889;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_889 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_89 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_89 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_89;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_89 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_890 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_890 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_890;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_890 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_891 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_891 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_891;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_891 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_892 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_892 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_892;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_892 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_893 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_893 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_893;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_893 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_894 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_894 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_894;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_894 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_895 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_895 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_895;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_895 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_896 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_896 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_896;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_896 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_897 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_897 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_897;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_897 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_898 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_898 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_898;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_898 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_899 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_899 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_899;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_899 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_90 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_90 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_90;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_90 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_900 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_900 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_900;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_900 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_901 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_901 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_901;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_901 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_902 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_902 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_902;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_902 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_903 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_903 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_903;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_903 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data14(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_904 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_904 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_904;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_904 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_905 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_905 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_905;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_905 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_906 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_906 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_906;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_906 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_907 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_907 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_907;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_907 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_908 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_908 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_908;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_908 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_909 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_909 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_909;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_909 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_91 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_91 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_91;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_91 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_910 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_910 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_910;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_910 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_911 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_911 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_911;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_911 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_912 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_912 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_912;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_912 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_913 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_913 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_913;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_913 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_914 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_914 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_914;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_914 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_915 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_915 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_915;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_915 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_916 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_916 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_916;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_916 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_917 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_917 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_917;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_917 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_918 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_918 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_918;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_918 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_919 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_919 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_919;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_919 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_92 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_92 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_92;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_92 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_920 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_920 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_920;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_920 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_921 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_921 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_921;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_921 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_922 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_922 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_922;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_922 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_923 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_923 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_923;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_923 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_924 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_924 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_924;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_924 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_925 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_925 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_925;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_925 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_926 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_926 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_926;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_926 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_927 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_927 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_927;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_927 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_928 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_928 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_928;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_928 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_929 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_929 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_929;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_929 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_93 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_93 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_93;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_93 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_930 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_930 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_930;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_930 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_931 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_931 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_931;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_931 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_932 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_932 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_932;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_932 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_933 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_933 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_933;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_933 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_934 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_934 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_934;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_934 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_935 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_935 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_935;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_935 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data13(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_936 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_936 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_936;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_936 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_937 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_937 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_937;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_937 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_938 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_938 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_938;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_938 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_939 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_939 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_939;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_939 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_94 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_94 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_94;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_94 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_940 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_940 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_940;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_940 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_941 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_941 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_941;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_941 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_942 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_942 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_942;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_942 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_943 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_943 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_943;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_943 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_944 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_944 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_944;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_944 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_945 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_945 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_945;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_945 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_946 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_946 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_946;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_946 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_947 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_947 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_947;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_947 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_948 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_948 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_948;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_948 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_949 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_949 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_949;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_949 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_95 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_95 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_95;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_95 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_950 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_950 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_950;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_950 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_951 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_951 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_951;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_951 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_952 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_952 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_952;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_952 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_953 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_953 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_953;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_953 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_954 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_954 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_954;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_954 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_955 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_955 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_955;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_955 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_956 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_956 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_956;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_956 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_957 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_957 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_957;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_957 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_958 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_958 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_958;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_958 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_959 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_959 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_959;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_959 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_96 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_96 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_96;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_96 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_960 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_960 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_960;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_960 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_961 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_961 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_961;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_961 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_962 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_962 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_962;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_962 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_963 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_963 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_963;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_963 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_964 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_964 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_964;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_964 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_965 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_965 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_965;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_965 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_966 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_966 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_966;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_966 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_967 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_967 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_967;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_967 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data12(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_968 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_5_0 : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_i_5_1 : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__31_0\ : in STD_LOGIC;
    \Q_reg_i_4__31_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_968 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_968;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_968 is
  signal \Q_i_10__31_n_0\ : STD_LOGIC;
  signal Q_i_11_n_0 : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\Q_i_10__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(0),
      I1 => data10(0),
      I2 => \Q_reg_i_4__31_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__31_1\,
      I5 => data8(0),
      O => \Q_i_10__31_n_0\
    );
Q_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(0),
      I1 => data10(0),
      I2 => Q_reg_i_5_0,
      I3 => data9(0),
      I4 => Q_reg_i_5_1,
      I5 => data8(0),
      O => Q_i_11_n_0
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(0)
    );
\Q_reg_i_4__31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__31_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
Q_reg_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => Q_i_11_n_0,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_969 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__9_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__9_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__41_0\ : in STD_LOGIC;
    \Q_reg_i_4__41_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_969 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_969;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_969 is
  signal \Q_i_10__41_n_0\ : STD_LOGIC;
  signal \Q_i_10__9_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 10 to 10 );
begin
\Q_i_10__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(10),
      I1 => data10(0),
      I2 => \Q_reg_i_4__41_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__41_1\,
      I5 => data8(0),
      O => \Q_i_10__41_n_0\
    );
\Q_i_10__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(10),
      I1 => data10(0),
      I2 => \Q_reg_i_4__9_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__9_1\,
      I5 => data8(0),
      O => \Q_i_10__9_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(10)
    );
\Q_reg_i_4__41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__41_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__9_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_97 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_97 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_97;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_97 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_970 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__10_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__10_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__42_0\ : in STD_LOGIC;
    \Q_reg_i_4__42_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_970 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_970;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_970 is
  signal \Q_i_10__10_n_0\ : STD_LOGIC;
  signal \Q_i_10__42_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 11 to 11 );
begin
\Q_i_10__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(11),
      I1 => data10(0),
      I2 => \Q_reg_i_4__10_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__10_1\,
      I5 => data8(0),
      O => \Q_i_10__10_n_0\
    );
\Q_i_10__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(11),
      I1 => data10(0),
      I2 => \Q_reg_i_4__42_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__42_1\,
      I5 => data8(0),
      O => \Q_i_10__42_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(11)
    );
\Q_reg_i_4__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__10_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__42_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_971 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__11_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__11_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__43_0\ : in STD_LOGIC;
    \Q_reg_i_4__43_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_971 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_971;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_971 is
  signal \Q_i_10__11_n_0\ : STD_LOGIC;
  signal \Q_i_10__43_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 12 to 12 );
begin
\Q_i_10__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(12),
      I1 => data10(0),
      I2 => \Q_reg_i_4__11_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__11_1\,
      I5 => data8(0),
      O => \Q_i_10__11_n_0\
    );
\Q_i_10__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(12),
      I1 => data10(0),
      I2 => \Q_reg_i_4__43_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__43_1\,
      I5 => data8(0),
      O => \Q_i_10__43_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(12)
    );
\Q_reg_i_4__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__11_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__43_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_972 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__12_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__12_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__44_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_972 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_972;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_972 is
  signal \Q_i_10__12_n_0\ : STD_LOGIC;
  signal \Q_i_10__44_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 13 to 13 );
begin
\Q_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(13),
      I1 => data10(0),
      I2 => \Q_reg_i_4__12_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__12_1\,
      I5 => data8(0),
      O => \Q_i_10__12_n_0\
    );
\Q_i_10__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(13),
      I1 => data10(0),
      I2 => read_register_2(0),
      I3 => data9(0),
      I4 => \Q_reg_i_4__44_0\,
      I5 => data8(0),
      O => \Q_i_10__44_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(13)
    );
\Q_reg_i_4__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__12_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__44_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_973 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__13_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__13_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__45_0\ : in STD_LOGIC;
    \Q_reg_i_4__45_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_973 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_973;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_973 is
  signal \Q_i_10__13_n_0\ : STD_LOGIC;
  signal \Q_i_10__45_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 14 to 14 );
begin
\Q_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(14),
      I1 => data10(0),
      I2 => \Q_reg_i_4__13_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__13_1\,
      I5 => data8(0),
      O => \Q_i_10__13_n_0\
    );
\Q_i_10__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(14),
      I1 => data10(0),
      I2 => \Q_reg_i_4__45_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__45_1\,
      I5 => data8(0),
      O => \Q_i_10__45_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(14)
    );
\Q_reg_i_4__13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__13_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__45_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_974 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__14_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__14_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__46_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_974 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_974;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_974 is
  signal \Q_i_10__14_n_0\ : STD_LOGIC;
  signal \Q_i_10__46_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 15 to 15 );
begin
\Q_i_10__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(15),
      I1 => data10(0),
      I2 => \Q_reg_i_4__14_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__14_1\,
      I5 => data8(0),
      O => \Q_i_10__14_n_0\
    );
\Q_i_10__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(15),
      I1 => data10(0),
      I2 => read_register_2(0),
      I3 => data9(0),
      I4 => \Q_reg_i_4__46_0\,
      I5 => data8(0),
      O => \Q_i_10__46_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(15)
    );
\Q_reg_i_4__14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__14_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__46_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_975 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__47_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_975 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_975;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_975 is
  signal \Q_i_10__15_n_0\ : STD_LOGIC;
  signal \Q_i_10__47_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 16 to 16 );
begin
\Q_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(16),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__15_n_0\
    );
\Q_i_10__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(16),
      I1 => data10(0),
      I2 => \Q_reg_i_4__47_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__47_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(16)
    );
\Q_reg_i_4__15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__15_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__47_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_976 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_976 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_976;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_976 is
  signal \Q_i_10__16_n_0\ : STD_LOGIC;
  signal \Q_i_10__48_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 17 to 17 );
begin
\Q_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(17),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__16_n_0\
    );
\Q_i_10__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(17),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__48_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(17)
    );
\Q_reg_i_4__16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__16_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__48_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_977 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__49_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_977 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_977;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_977 is
  signal \Q_i_10__17_n_0\ : STD_LOGIC;
  signal \Q_i_10__49_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 18 to 18 );
begin
\Q_i_10__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(18),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__17_n_0\
    );
\Q_i_10__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(18),
      I1 => data10(0),
      I2 => \Q_reg_i_4__49_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__49_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(18)
    );
\Q_reg_i_4__17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__17_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__49_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_978 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_978 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_978;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_978 is
  signal \Q_i_10__18_n_0\ : STD_LOGIC;
  signal \Q_i_10__50_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 19 to 19 );
begin
\Q_i_10__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(19),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__18_n_0\
    );
\Q_i_10__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(19),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__50_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(19)
    );
\Q_reg_i_4__18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__18_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__50_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_979 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__0_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__0_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__32_0\ : in STD_LOGIC;
    \Q_reg_i_4__32_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_979 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_979;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_979 is
  signal \Q_i_10__0_n_0\ : STD_LOGIC;
  signal \Q_i_10__32_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\Q_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(1),
      I1 => data10(0),
      I2 => \Q_reg_i_4__0_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__0_1\,
      I5 => data8(0),
      O => \Q_i_10__0_n_0\
    );
\Q_i_10__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(1),
      I1 => data10(0),
      I2 => \Q_reg_i_4__32_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__32_1\,
      I5 => data8(0),
      O => \Q_i_10__32_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(1)
    );
\Q_reg_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__0_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__32_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_98 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_98 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_98;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_98 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_980 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__51_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_980 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_980;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_980 is
  signal \Q_i_10__19_n_0\ : STD_LOGIC;
  signal \Q_i_10__51_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 20 to 20 );
begin
\Q_i_10__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(20),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__19_n_0\
    );
\Q_i_10__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(20),
      I1 => data10(0),
      I2 => \Q_reg_i_4__51_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__51_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(20)
    );
\Q_reg_i_4__19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__19_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__51_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_981 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_981 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_981;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_981 is
  signal \Q_i_10__20_n_0\ : STD_LOGIC;
  signal \Q_i_10__52_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 21 to 21 );
begin
\Q_i_10__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(21),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__20_n_0\
    );
\Q_i_10__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(21),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__52_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(21)
    );
\Q_reg_i_4__20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__20_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__52_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_982 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__53_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_982 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_982;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_982 is
  signal \Q_i_10__21_n_0\ : STD_LOGIC;
  signal \Q_i_10__53_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 22 to 22 );
begin
\Q_i_10__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(22),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__21_n_0\
    );
\Q_i_10__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(22),
      I1 => data10(0),
      I2 => \Q_reg_i_4__53_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__53_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(22)
    );
\Q_reg_i_4__21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__21_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__53_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_983 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_983 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_983;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_983 is
  signal \Q_i_10__22_n_0\ : STD_LOGIC;
  signal \Q_i_10__54_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 23 to 23 );
begin
\Q_i_10__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(23),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__22_n_0\
    );
\Q_i_10__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(23),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__54_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(23)
    );
\Q_reg_i_4__22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__22_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__54_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_984 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__55_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_984 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_984;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_984 is
  signal \Q_i_10__23_n_0\ : STD_LOGIC;
  signal \Q_i_10__55_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 24 to 24 );
begin
\Q_i_10__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(24),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__23_n_0\
    );
\Q_i_10__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(24),
      I1 => data10(0),
      I2 => \Q_reg_i_4__55_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__55_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(24)
    );
\Q_reg_i_4__23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__23_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__55_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_985 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_985 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_985;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_985 is
  signal \Q_i_10__24_n_0\ : STD_LOGIC;
  signal \Q_i_10__56_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 25 to 25 );
begin
\Q_i_10__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(25),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__24_n_0\
    );
\Q_i_10__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(25),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__56_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(25)
    );
\Q_reg_i_4__24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__24_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__56_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_986 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__57_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_986 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_986;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_986 is
  signal \Q_i_10__25_n_0\ : STD_LOGIC;
  signal \Q_i_10__57_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 26 to 26 );
begin
\Q_i_10__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(26),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__25_n_0\
    );
\Q_i_10__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(26),
      I1 => data10(0),
      I2 => \Q_reg_i_4__57_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__57_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(26)
    );
\Q_reg_i_4__25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__25_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__57_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_987 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_987 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_987;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_987 is
  signal \Q_i_10__26_n_0\ : STD_LOGIC;
  signal \Q_i_10__58_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 27 to 27 );
begin
\Q_i_10__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(27),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__26_n_0\
    );
\Q_i_10__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(27),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__58_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(27)
    );
\Q_reg_i_4__26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__26_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__58_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_988 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__59_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_988 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_988;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_988 is
  signal \Q_i_10__27_n_0\ : STD_LOGIC;
  signal \Q_i_10__59_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 28 to 28 );
begin
\Q_i_10__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(28),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__27_n_0\
    );
\Q_i_10__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(28),
      I1 => data10(0),
      I2 => \Q_reg_i_4__59_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__59_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(28)
    );
\Q_reg_i_4__27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__27_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__59_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_989 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_989 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_989;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_989 is
  signal \Q_i_10__28_n_0\ : STD_LOGIC;
  signal \Q_i_10__60_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 29 to 29 );
begin
\Q_i_10__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(29),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__28_n_0\
    );
\Q_i_10__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(29),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__60_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(29)
    );
\Q_reg_i_4__28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__28_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__60_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_99 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_99 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_99;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_99 is
begin
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_0,
      CLR => Reset,
      D => write_data(0),
      Q => data8(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_990 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__1_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__1_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__33_0\ : in STD_LOGIC;
    \Q_reg_i_4__33_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_990 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_990;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_990 is
  signal \Q_i_10__1_n_0\ : STD_LOGIC;
  signal \Q_i_10__33_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\Q_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(2),
      I1 => data10(0),
      I2 => \Q_reg_i_4__1_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__1_1\,
      I5 => data8(0),
      O => \Q_i_10__1_n_0\
    );
\Q_i_10__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(2),
      I1 => data10(0),
      I2 => \Q_reg_i_4__33_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__33_1\,
      I5 => data8(0),
      O => \Q_i_10__33_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(2)
    );
\Q_reg_i_4__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__1_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__33_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_991 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__61_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_991 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_991;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_991 is
  signal \Q_i_10__29_n_0\ : STD_LOGIC;
  signal \Q_i_10__61_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 30 to 30 );
begin
\Q_i_10__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(30),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__29_n_0\
    );
\Q_i_10__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(30),
      I1 => data10(0),
      I2 => \Q_reg_i_4__61_0\,
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_10__61_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(30)
    );
\Q_reg_i_4__29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__29_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_4__61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__61_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_992 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_992 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_992;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_992 is
  signal \Q_i_10__30_n_0\ : STD_LOGIC;
  signal \Q_i_11__62_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 31 to 31 );
begin
\Q_i_10__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(31),
      I1 => data10(0),
      I2 => read_register_1(1),
      I3 => data9(0),
      I4 => read_register_1(0),
      I5 => data8(0),
      O => \Q_i_10__30_n_0\
    );
\Q_i_11__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(31),
      I1 => data10(0),
      I2 => read_register_2(1),
      I3 => data9(0),
      I4 => read_register_2(0),
      I5 => data8(0),
      O => \Q_i_11__62_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(31)
    );
\Q_reg_i_4__30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__30_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(2)
    );
\Q_reg_i_5__62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_11__62_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_993 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__2_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__2_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__34_0\ : in STD_LOGIC;
    \Q_reg_i_4__34_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_993 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_993;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_993 is
  signal \Q_i_10__2_n_0\ : STD_LOGIC;
  signal \Q_i_10__34_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
\Q_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(3),
      I1 => data10(0),
      I2 => \Q_reg_i_4__2_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__2_1\,
      I5 => data8(0),
      O => \Q_i_10__2_n_0\
    );
\Q_i_10__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(3),
      I1 => data10(0),
      I2 => \Q_reg_i_4__34_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__34_1\,
      I5 => data8(0),
      O => \Q_i_10__34_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(3)
    );
\Q_reg_i_4__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__2_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__34_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_994 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__3_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__3_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__35_0\ : in STD_LOGIC;
    \Q_reg_i_4__35_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_994 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_994;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_994 is
  signal \Q_i_10__35_n_0\ : STD_LOGIC;
  signal \Q_i_10__3_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
\Q_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(4),
      I1 => data10(0),
      I2 => \Q_reg_i_4__3_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__3_1\,
      I5 => data8(0),
      O => \Q_i_10__3_n_0\
    );
\Q_i_10__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(4),
      I1 => data10(0),
      I2 => \Q_reg_i_4__35_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__35_1\,
      I5 => data8(0),
      O => \Q_i_10__35_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(4)
    );
\Q_reg_i_4__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__3_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
\Q_reg_i_4__35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__35_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_995 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__4_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__4_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__36_0\ : in STD_LOGIC;
    \Q_reg_i_4__36_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_995 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_995;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_995 is
  signal \Q_i_10__36_n_0\ : STD_LOGIC;
  signal \Q_i_10__4_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 5 to 5 );
begin
\Q_i_10__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(5),
      I1 => data10(0),
      I2 => \Q_reg_i_4__36_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__36_1\,
      I5 => data8(0),
      O => \Q_i_10__36_n_0\
    );
\Q_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(5),
      I1 => data10(0),
      I2 => \Q_reg_i_4__4_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__4_1\,
      I5 => data8(0),
      O => \Q_i_10__4_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(5)
    );
\Q_reg_i_4__36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__36_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__4_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_996 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__5_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__5_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__37_0\ : in STD_LOGIC;
    \Q_reg_i_4__37_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_996 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_996;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_996 is
  signal \Q_i_10__37_n_0\ : STD_LOGIC;
  signal \Q_i_10__5_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 6 to 6 );
begin
\Q_i_10__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(6),
      I1 => data10(0),
      I2 => \Q_reg_i_4__37_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__37_1\,
      I5 => data8(0),
      O => \Q_i_10__37_n_0\
    );
\Q_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(6),
      I1 => data10(0),
      I2 => \Q_reg_i_4__5_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__5_1\,
      I5 => data8(0),
      O => \Q_i_10__5_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(6)
    );
\Q_reg_i_4__37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__37_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__5_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_997 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__6_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__6_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__38_0\ : in STD_LOGIC;
    \Q_reg_i_4__38_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_997 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_997;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_997 is
  signal \Q_i_10__38_n_0\ : STD_LOGIC;
  signal \Q_i_10__6_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 7 to 7 );
begin
\Q_i_10__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(7),
      I1 => data10(0),
      I2 => \Q_reg_i_4__38_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__38_1\,
      I5 => data8(0),
      O => \Q_i_10__38_n_0\
    );
\Q_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(7),
      I1 => data10(0),
      I2 => \Q_reg_i_4__6_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__6_1\,
      I5 => data8(0),
      O => \Q_i_10__6_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(7)
    );
\Q_reg_i_4__38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__38_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__6_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_998 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__7_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__7_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__39_0\ : in STD_LOGIC;
    \Q_reg_i_4__39_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_998 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_998;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_998 is
  signal \Q_i_10__39_n_0\ : STD_LOGIC;
  signal \Q_i_10__7_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 8 to 8 );
begin
\Q_i_10__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(8),
      I1 => data10(0),
      I2 => \Q_reg_i_4__39_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__39_1\,
      I5 => data8(0),
      O => \Q_i_10__39_n_0\
    );
\Q_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(8),
      I1 => data10(0),
      I2 => \Q_reg_i_4__7_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__7_1\,
      I5 => data8(0),
      O => \Q_i_10__7_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(8)
    );
\Q_reg_i_4__39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__39_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__7_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_flipflop_999 is
  port (
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_3 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__8_0\ : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_i_4__8_1\ : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_4 : in STD_LOGIC;
    \Q_reg_i_4__40_0\ : in STD_LOGIC;
    \Q_reg_i_4__40_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_flipflop_999 : entity is "flipflop";
end Lab_4_Mips_CPU_0_0_flipflop_999;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_flipflop_999 is
  signal \Q_i_10__40_n_0\ : STD_LOGIC;
  signal \Q_i_10__8_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 9 to 9 );
begin
\Q_i_10__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(9),
      I1 => data10(0),
      I2 => \Q_reg_i_4__40_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__40_1\,
      I5 => data8(0),
      O => \Q_i_10__40_n_0\
    );
\Q_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data11(9),
      I1 => data10(0),
      I2 => \Q_reg_i_4__8_0\,
      I3 => data9(0),
      I4 => \Q_reg_i_4__8_1\,
      I5 => data8(0),
      O => \Q_i_10__8_n_0\
    );
Q_reg: unisim.vcomponents.FDCE
     port map (
      C => Clock,
      CE => Q_reg_2,
      CLR => Reset,
      D => write_data(0),
      Q => data11(9)
    );
\Q_reg_i_4__40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__40_n_0\,
      I1 => Q_reg_4,
      O => Q_reg_1,
      S => read_register_2(0)
    );
\Q_reg_i_4__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Q_i_10__8_n_0\,
      I1 => Q_reg_3,
      O => Q_reg_0,
      S => read_register_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset is
  port (
    O3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ALU_out_EN : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1352
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(0),
      O3(0) => O3(0),
      Reset => Reset
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1353
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(10),
      O3(0) => O3(10),
      Reset => Reset
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1354
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(11),
      O3(0) => O3(11),
      Reset => Reset
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1355
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(12),
      O3(0) => O3(12),
      Reset => Reset
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1356
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(13),
      O3(0) => O3(13),
      Reset => Reset
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1357
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(14),
      O3(0) => O3(14),
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1358
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(15),
      O3(0) => O3(15),
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1359
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(16),
      O3(0) => O3(16),
      Reset => Reset
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1360
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(17),
      O3(0) => O3(17),
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1361
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(18),
      O3(0) => O3(18),
      Reset => Reset
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1362
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(19),
      O3(0) => O3(19),
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1363
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(1),
      O3(0) => O3(1),
      Reset => Reset
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1364
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(20),
      O3(0) => O3(20),
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1365
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(21),
      O3(0) => O3(21),
      Reset => Reset
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1366
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(22),
      O3(0) => O3(22),
      Reset => Reset
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1367
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(23),
      O3(0) => O3(23),
      Reset => Reset
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1368
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(24),
      O3(0) => O3(24),
      Reset => Reset
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1369
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(25),
      O3(0) => O3(25),
      Reset => Reset
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1370
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(26),
      O3(0) => O3(26),
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1371
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(27),
      O3(0) => O3(27),
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1372
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(28),
      O3(0) => O3(28),
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1373
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(29),
      O3(0) => O3(29),
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1374
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(2),
      O3(0) => O3(2),
      Reset => Reset
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1375
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(30),
      O3(0) => O3(30),
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1376
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(31),
      O3(0) => O3(31),
      Reset => Reset
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1377
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(3),
      O3(0) => O3(3),
      Reset => Reset
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1378
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(4),
      O3(0) => O3(4),
      Reset => Reset
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1379
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(5),
      O3(0) => O3(5),
      Reset => Reset
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1380
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(6),
      O3(0) => O3(6),
      Reset => Reset
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1381
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(7),
      O3(0) => O3(7),
      Reset => Reset
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1382
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(8),
      O3(0) => O3(8),
      Reset => Reset
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1383
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(0) => I10(9),
      O3(0) => O3(9),
      Reset => Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_0 is
  port (
    output : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    CLO_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    A_EN : in STD_LOGIC;
    read_data_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_0 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_0;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_0 is
  signal \L1[10].FF_n_1\ : STD_LOGIC;
  signal \L1[11].FF_n_2\ : STD_LOGIC;
  signal \L1[12].FF_n_1\ : STD_LOGIC;
  signal \L1[14].FF_n_1\ : STD_LOGIC;
  signal \L1[19].FF_n_1\ : STD_LOGIC;
  signal \L1[20].FF_n_1\ : STD_LOGIC;
  signal \L1[21].FF_n_1\ : STD_LOGIC;
  signal \L1[22].FF_n_2\ : STD_LOGIC;
  signal \L1[24].FF_n_1\ : STD_LOGIC;
  signal \L1[26].FF_n_1\ : STD_LOGIC;
  signal \L1[26].FF_n_2\ : STD_LOGIC;
  signal \L1[28].FF_n_1\ : STD_LOGIC;
  signal \L1[28].FF_n_2\ : STD_LOGIC;
  signal \L1[2].FF_n_1\ : STD_LOGIC;
  signal \L1[31].FF_n_2\ : STD_LOGIC;
  signal \L1[31].FF_n_3\ : STD_LOGIC;
  signal \L1[3].FF_n_1\ : STD_LOGIC;
  signal \L1[4].FF_n_1\ : STD_LOGIC;
  signal \L1[4].FF_n_2\ : STD_LOGIC;
  signal \L1[7].FF_n_1\ : STD_LOGIC;
  signal \L1[8].FF_n_1\ : STD_LOGIC;
  signal \L1[9].FF_n_1\ : STD_LOGIC;
  signal \^output\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  output(31 downto 0) <= \^output\(31 downto 0);
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1320
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(0),
      Reset => Reset,
      read_data_1(0) => read_data_1(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1321
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_11__66\ => \^output\(11),
      Q_reg_0 => \^output\(10),
      Q_reg_1 => \L1[10].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1322
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__4\ => \^output\(15),
      \Q_i_2__4_0\ => \^output\(14),
      \Q_i_2__4_1\ => \^output\(13),
      \Q_i_2__4_2\ => \^output\(12),
      \Q_i_2__4_3\ => \L1[4].FF_n_1\,
      Q_reg_0 => \^output\(11),
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => \L1[11].FF_n_2\,
      Reset => Reset,
      output(2 downto 0) => \^output\(10 downto 8),
      read_data_1(0) => read_data_1(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1323
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_3__31\ => \^output\(13),
      \Q_i_3__31_0\ => \^output\(14),
      \Q_i_3__31_1\ => \^output\(15),
      \Q_i_3__31_2\ => \L1[11].FF_n_2\,
      Q_reg_0 => \^output\(12),
      Q_reg_1 => \L1[12].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1324
     port map (
      A_EN => A_EN,
      CLO_out(0) => CLO_out(0),
      Clock => Clock,
      Q_i_4 => \L1[31].FF_n_3\,
      Q_i_4_0 => \^output\(15),
      Q_i_4_1 => \L1[21].FF_n_1\,
      Q_i_4_2 => \^output\(16),
      Q_i_4_3 => \L1[24].FF_n_1\,
      \Q_i_6__88_0\ => \L1[9].FF_n_1\,
      Q_reg_0 => \^output\(13),
      Reset => Reset,
      output(2) => \^output\(14),
      output(1 downto 0) => \^output\(12 downto 11),
      read_data_1(0) => read_data_1(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1325
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_4__31\ => \L1[8].FF_n_1\,
      \Q_i_4__31_0\ => \^output\(13),
      \Q_i_4__31_1\ => \^output\(12),
      \Q_i_4__31_2\ => \^output\(17),
      \Q_i_4__31_3\ => \^output\(16),
      \Q_i_9__73_0\ => \^output\(15),
      Q_reg_0 => \L1[14].FF_n_1\,
      Reset => Reset,
      output(0) => \^output\(14),
      read_data_1(0) => read_data_1(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1326
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__1\ => \^output\(22),
      \Q_i_2__1_0\ => \^output\(20),
      \Q_i_2__1_1\ => \^output\(23),
      \Q_i_2__1_2\ => \^output\(21),
      \Q_i_2__1_3\ => \L1[26].FF_n_2\,
      \Q_i_4__32_0\ => \L1[7].FF_n_1\,
      \Q_i_4__32_1\ => \^output\(17),
      \Q_i_4__32_2\ => \^output\(19),
      \Q_i_4__32_3\ => \^output\(16),
      \Q_i_4__32_4\ => \^output\(18),
      \Q_i_5__19_0\ => \^output\(13),
      Q_reg_0 => \^output\(15),
      Q_reg_1 => Q_reg_0,
      Reset => Reset,
      output(1) => \^output\(14),
      output(0) => \^output\(12),
      read_data_1(0) => read_data_1(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1327
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(16),
      Reset => Reset,
      read_data_1(0) => read_data_1(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1328
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(17),
      Reset => Reset,
      read_data_1(0) => read_data_1(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1329
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(18),
      Reset => Reset,
      read_data_1(0) => read_data_1(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1330
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_3__31\ => \^output\(17),
      \Q_i_3__31_0\ => \^output\(23),
      \Q_i_3__31_1\ => \^output\(21),
      Q_reg_0 => \^output\(19),
      Q_reg_1 => \L1[19].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1331
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(1),
      Reset => Reset,
      read_data_1(0) => read_data_1(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1332
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_4__31\ => \^output\(21),
      Q_reg_0 => \^output\(20),
      Q_reg_1 => \L1[20].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1333
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_6__88\ => \^output\(23),
      \Q_i_6__88_0\ => \L1[31].FF_n_2\,
      \Q_i_6__88_1\ => \^output\(20),
      \Q_i_6__88_2\ => \^output\(19),
      \Q_i_6__88_3\ => \^output\(18),
      Q_reg_0 => \^output\(21),
      Q_reg_1 => \L1[21].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1334
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__4\ => \^output\(28),
      \Q_i_2__4_0\ => \^output\(24),
      \Q_i_2__4_1\ => \^output\(30),
      \Q_i_2__4_2\ => \^output\(26),
      \Q_i_2__4_3\ => \L1[31].FF_n_3\,
      \Q_i_3__31\ => \^output\(20),
      \Q_i_3__31_0\ => \^output\(18),
      \Q_i_3__31_1\ => \^output\(16),
      Q_reg_0 => \^output\(22),
      Q_reg_1 => Q_reg_3,
      Q_reg_2 => \L1[22].FF_n_2\,
      Reset => Reset,
      read_data_1(0) => read_data_1(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1335
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__0\ => \^output\(22),
      \Q_i_2__0_0\ => \L1[20].FF_n_1\,
      \Q_i_2__0_1\ => \^output\(19),
      \Q_i_2__0_2\ => \^output\(18),
      \Q_i_2__0_3\ => \L1[14].FF_n_1\,
      Q_reg_0 => \^output\(23),
      Q_reg_1 => Q_reg,
      Reset => Reset,
      read_data_1(0) => read_data_1(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1336
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__0\ => \^output\(25),
      \Q_i_6__88\ => \L1[28].FF_n_1\,
      \Q_i_6__88_0\ => \L1[26].FF_n_1\,
      \Q_i_6__88_1\ => \^output\(22),
      \Q_i_6__88_2\ => \^output\(23),
      \Q_i_6__88_3\ => \L1[31].FF_n_2\,
      Q_reg_0 => \^output\(24),
      Q_reg_1 => \L1[24].FF_n_1\,
      Q_reg_2 => Q_reg_6,
      Reset => Reset,
      read_data_1(0) => read_data_1(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1337
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(25),
      Reset => Reset,
      read_data_1(0) => read_data_1(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1338
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_11__67\ => \^output\(27),
      \Q_i_11__67_0\ => \^output\(31),
      \Q_i_11__67_1\ => \^output\(29),
      \Q_i_4__32\ => \^output\(24),
      \Q_i_4__32_0\ => \^output\(25),
      Q_reg_0 => \^output\(26),
      Q_reg_1 => \L1[26].FF_n_1\,
      Q_reg_2 => \L1[26].FF_n_2\,
      Reset => Reset,
      read_data_1(0) => read_data_1(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1339
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__0\ => \^output\(31),
      \Q_i_2__0_0\ => \^output\(30),
      \Q_i_2__0_1\ => \^output\(26),
      Q_reg_0 => \^output\(27),
      Q_reg_1 => Q_reg_4,
      Reset => Reset,
      read_data_1(0) => read_data_1(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1340
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_11__67\ => \^output\(29),
      \Q_i_11__67_0\ => \^output\(30),
      \Q_i_11__67_1\ => \^output\(31),
      \Q_i_3__31\ => \^output\(24),
      \Q_i_3__31_0\ => \^output\(26),
      Q_reg_0 => \^output\(28),
      Q_reg_1 => \L1[28].FF_n_1\,
      Q_reg_2 => \L1[28].FF_n_2\,
      Reset => Reset,
      read_data_1(0) => read_data_1(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1341
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(29),
      Reset => Reset,
      read_data_1(0) => read_data_1(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1342
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_11__66\ => \^output\(3),
      \Q_i_11__66_0\ => \^output\(0),
      \Q_i_11__66_1\ => \^output\(1),
      \Q_i_11__66_2\ => \^output\(5),
      \Q_i_11__66_3\ => \^output\(4),
      Q_reg_0 => \^output\(2),
      Q_reg_1 => \L1[2].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1343
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_2__1\ => \^output\(28),
      \Q_i_2__1_0\ => \^output\(31),
      \Q_i_2__1_1\ => \^output\(29),
      Q_reg_0 => \^output\(30),
      Q_reg_1 => Q_reg_2,
      Q_reg_2 => Q_reg_5,
      Reset => Reset,
      read_data_1(0) => read_data_1(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1344
     port map (
      A_EN => A_EN,
      CLO_out(0) => CLO_out(1),
      Clock => Clock,
      \Q_i_10__69\ => \^output\(29),
      \Q_i_2__2\ => \L1[28].FF_n_2\,
      \Q_i_2__2_0\ => \L1[22].FF_n_2\,
      \Q_i_2__2_1\ => \L1[19].FF_n_1\,
      \Q_i_2__2_2\ => \L1[4].FF_n_1\,
      \Q_i_2__2_3\ => \L1[12].FF_n_1\,
      \Q_i_6__88\ => \^output\(21),
      \Q_i_6__88_0\ => \^output\(23),
      \Q_i_6__88_1\ => \^output\(17),
      \Q_i_6__88_2\ => \^output\(19),
      Q_reg_0 => \^output\(31),
      Q_reg_1 => \L1[31].FF_n_2\,
      Q_reg_2 => \L1[31].FF_n_3\,
      Reset => Reset,
      output(1) => \^output\(27),
      output(0) => \^output\(25),
      read_data_1(0) => read_data_1(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1345
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_8__79\ => \^output\(2),
      \Q_i_8__79_0\ => \^output\(1),
      \Q_i_8__79_1\ => \^output\(0),
      Q_reg_0 => \^output\(3),
      Q_reg_1 => \L1[3].FF_n_1\,
      Reset => Reset,
      read_data_1(0) => read_data_1(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1346
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_13__67\ => \^output\(2),
      \Q_i_13__67_0\ => \^output\(1),
      \Q_i_13__67_1\ => \^output\(0),
      \Q_i_13__67_2\ => \^output\(3),
      \Q_i_4__33\ => \^output\(5),
      \Q_i_4__33_0\ => \^output\(6),
      \Q_i_4__33_1\ => \^output\(7),
      \Q_i_4__33_2\ => \L1[3].FF_n_1\,
      Q_reg_0 => \^output\(4),
      Q_reg_1 => \L1[4].FF_n_1\,
      Q_reg_2 => \L1[4].FF_n_2\,
      Reset => Reset,
      read_data_1(0) => read_data_1(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1347
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(5),
      Reset => Reset,
      read_data_1(0) => read_data_1(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1348
     port map (
      A_EN => A_EN,
      Clock => Clock,
      Q_reg_0 => \^output\(6),
      Reset => Reset,
      read_data_1(0) => read_data_1(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1349
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_5__19\ => \^output\(3),
      \Q_i_5__19_0\ => \^output\(2),
      \Q_i_5__19_1\ => \^output\(1),
      \Q_i_5__19_2\ => \^output\(0),
      \Q_i_5__19_3\ => \L1[11].FF_n_2\,
      \Q_i_8__78_0\ => \^output\(6),
      \Q_i_8__78_1\ => \^output\(5),
      Q_reg_0 => \^output\(7),
      Q_reg_1 => \L1[7].FF_n_1\,
      Reset => Reset,
      output(0) => \^output\(4),
      read_data_1(0) => read_data_1(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1350
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_9__73\(0) => \^output\(9),
      \Q_i_9__73_0\ => \L1[2].FF_n_1\,
      \Q_i_9__73_1\ => \^output\(7),
      \Q_i_9__73_2\ => \^output\(6),
      \Q_i_9__73_3\ => \L1[10].FF_n_1\,
      Q_reg_0 => \L1[8].FF_n_1\,
      Reset => Reset,
      output(0) => \^output\(8),
      read_data_1(0) => read_data_1(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1351
     port map (
      A_EN => A_EN,
      Clock => Clock,
      \Q_i_8__81\ => \^output\(7),
      \Q_i_8__81_0\ => \L1[4].FF_n_2\,
      \Q_i_8__81_1\ => \^output\(6),
      Q_reg_0(0) => \^output\(9),
      Q_reg_1 => \L1[9].FF_n_1\,
      Reset => Reset,
      output(1) => \^output\(10),
      output(0) => \^output\(8),
      read_data_1(0) => read_data_1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_10 is
  port (
    data10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_10 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_10;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_10 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1000
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1001
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1002
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1003
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1004
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1005
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1006
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1007
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1008
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1009
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1010
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1011
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1012
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1013
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1014
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1015
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1016
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1017
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1018
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1019
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1020
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1021
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1022
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1023
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1024
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1025
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1026
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1027
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1028
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1029
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1030
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1031
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data10(0) => data10(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_11 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_64 : in STD_LOGIC;
    data10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_5 : in STD_LOGIC;
    data9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_5_0 : in STD_LOGIC;
    data8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_65 : in STD_LOGIC;
    Q_reg_66 : in STD_LOGIC;
    Q_reg_67 : in STD_LOGIC;
    Q_reg_68 : in STD_LOGIC;
    Q_reg_69 : in STD_LOGIC;
    Q_reg_70 : in STD_LOGIC;
    Q_reg_71 : in STD_LOGIC;
    Q_reg_72 : in STD_LOGIC;
    Q_reg_73 : in STD_LOGIC;
    Q_reg_74 : in STD_LOGIC;
    Q_reg_75 : in STD_LOGIC;
    Q_reg_76 : in STD_LOGIC;
    Q_reg_77 : in STD_LOGIC;
    Q_reg_78 : in STD_LOGIC;
    Q_reg_79 : in STD_LOGIC;
    Q_reg_80 : in STD_LOGIC;
    Q_reg_81 : in STD_LOGIC;
    Q_reg_82 : in STD_LOGIC;
    Q_reg_83 : in STD_LOGIC;
    Q_reg_84 : in STD_LOGIC;
    Q_reg_85 : in STD_LOGIC;
    Q_reg_86 : in STD_LOGIC;
    Q_reg_87 : in STD_LOGIC;
    Q_reg_88 : in STD_LOGIC;
    Q_reg_89 : in STD_LOGIC;
    Q_reg_90 : in STD_LOGIC;
    Q_reg_91 : in STD_LOGIC;
    Q_reg_92 : in STD_LOGIC;
    Q_reg_93 : in STD_LOGIC;
    Q_reg_94 : in STD_LOGIC;
    Q_reg_95 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_96 : in STD_LOGIC;
    \Q_reg_i_4__31\ : in STD_LOGIC;
    \Q_reg_i_4__31_0\ : in STD_LOGIC;
    Q_reg_97 : in STD_LOGIC;
    Q_reg_98 : in STD_LOGIC;
    Q_reg_99 : in STD_LOGIC;
    Q_reg_100 : in STD_LOGIC;
    Q_reg_101 : in STD_LOGIC;
    Q_reg_102 : in STD_LOGIC;
    Q_reg_103 : in STD_LOGIC;
    Q_reg_104 : in STD_LOGIC;
    Q_reg_105 : in STD_LOGIC;
    Q_reg_106 : in STD_LOGIC;
    \Q_reg_i_4__41\ : in STD_LOGIC;
    Q_reg_107 : in STD_LOGIC;
    Q_reg_108 : in STD_LOGIC;
    Q_reg_109 : in STD_LOGIC;
    Q_reg_110 : in STD_LOGIC;
    Q_reg_111 : in STD_LOGIC;
    Q_reg_112 : in STD_LOGIC;
    Q_reg_113 : in STD_LOGIC;
    Q_reg_114 : in STD_LOGIC;
    Q_reg_115 : in STD_LOGIC;
    Q_reg_116 : in STD_LOGIC;
    Q_reg_117 : in STD_LOGIC;
    Q_reg_118 : in STD_LOGIC;
    Q_reg_119 : in STD_LOGIC;
    Q_reg_120 : in STD_LOGIC;
    Q_reg_121 : in STD_LOGIC;
    Q_reg_122 : in STD_LOGIC;
    Q_reg_123 : in STD_LOGIC;
    Q_reg_124 : in STD_LOGIC;
    Q_reg_125 : in STD_LOGIC;
    Q_reg_126 : in STD_LOGIC;
    Q_reg_127 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_11 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_11;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_11 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_968
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_64,
      Q_reg_4 => Q_reg_96,
      \Q_reg_i_4__31_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__31_1\ => \Q_reg_i_4__31_0\,
      Q_reg_i_5_0 => Q_reg_i_5,
      Q_reg_i_5_1 => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(0),
      data8(0) => data8(0),
      data9(0) => data9(0),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_969
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_74,
      Q_reg_4 => Q_reg_106,
      \Q_reg_i_4__41_0\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__41_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__9_0\ => Q_reg_i_5,
      \Q_reg_i_4__9_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(10),
      data8(0) => data8(10),
      data9(0) => data9(10),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_970
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_75,
      Q_reg_4 => Q_reg_107,
      \Q_reg_i_4__10_0\ => Q_reg_i_5,
      \Q_reg_i_4__10_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__42_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__42_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(11),
      data8(0) => data8(11),
      data9(0) => data9(11),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_971
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_76,
      Q_reg_4 => Q_reg_108,
      \Q_reg_i_4__11_0\ => Q_reg_i_5,
      \Q_reg_i_4__11_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__43_0\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__43_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(12),
      data8(0) => data8(12),
      data9(0) => data9(12),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_972
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_77,
      Q_reg_4 => Q_reg_109,
      \Q_reg_i_4__12_0\ => Q_reg_i_5,
      \Q_reg_i_4__12_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__44_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(13),
      data8(0) => data8(13),
      data9(0) => data9(13),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_973
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_78,
      Q_reg_4 => Q_reg_110,
      \Q_reg_i_4__13_0\ => Q_reg_i_5,
      \Q_reg_i_4__13_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__45_0\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__45_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(14),
      data8(0) => data8(14),
      data9(0) => data9(14),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_974
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_79,
      Q_reg_4 => Q_reg_111,
      \Q_reg_i_4__14_0\ => Q_reg_i_5,
      \Q_reg_i_4__14_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__46_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(15),
      data8(0) => data8(15),
      data9(0) => data9(15),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_975
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_80,
      Q_reg_4 => Q_reg_112,
      \Q_reg_i_4__47_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(16),
      data8(0) => data8(16),
      data9(0) => data9(16),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_976
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_81,
      Q_reg_4 => Q_reg_113,
      Reset => Reset,
      data10(0) => data10(17),
      data8(0) => data8(17),
      data9(0) => data9(17),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_977
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_82,
      Q_reg_4 => Q_reg_114,
      \Q_reg_i_4__49_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(18),
      data8(0) => data8(18),
      data9(0) => data9(18),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_978
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_83,
      Q_reg_4 => Q_reg_115,
      Reset => Reset,
      data10(0) => data10(19),
      data8(0) => data8(19),
      data9(0) => data9(19),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_979
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_65,
      Q_reg_4 => Q_reg_97,
      \Q_reg_i_4__0_0\ => Q_reg_i_5,
      \Q_reg_i_4__0_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__32_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__32_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(1),
      data8(0) => data8(1),
      data9(0) => data9(1),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_980
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_84,
      Q_reg_4 => Q_reg_116,
      \Q_reg_i_4__51_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(20),
      data8(0) => data8(20),
      data9(0) => data9(20),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_981
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_85,
      Q_reg_4 => Q_reg_117,
      Reset => Reset,
      data10(0) => data10(21),
      data8(0) => data8(21),
      data9(0) => data9(21),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_982
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_86,
      Q_reg_4 => Q_reg_118,
      \Q_reg_i_4__53_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(22),
      data8(0) => data8(22),
      data9(0) => data9(22),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_983
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_87,
      Q_reg_4 => Q_reg_119,
      Reset => Reset,
      data10(0) => data10(23),
      data8(0) => data8(23),
      data9(0) => data9(23),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_984
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_88,
      Q_reg_4 => Q_reg_120,
      \Q_reg_i_4__55_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(24),
      data8(0) => data8(24),
      data9(0) => data9(24),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_985
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_89,
      Q_reg_4 => Q_reg_121,
      Reset => Reset,
      data10(0) => data10(25),
      data8(0) => data8(25),
      data9(0) => data9(25),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_986
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_90,
      Q_reg_4 => Q_reg_122,
      \Q_reg_i_4__57_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(26),
      data8(0) => data8(26),
      data9(0) => data9(26),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_987
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_91,
      Q_reg_4 => Q_reg_123,
      Reset => Reset,
      data10(0) => data10(27),
      data8(0) => data8(27),
      data9(0) => data9(27),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_988
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_92,
      Q_reg_4 => Q_reg_124,
      \Q_reg_i_4__59_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(28),
      data8(0) => data8(28),
      data9(0) => data9(28),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_989
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_93,
      Q_reg_4 => Q_reg_125,
      Reset => Reset,
      data10(0) => data10(29),
      data8(0) => data8(29),
      data9(0) => data9(29),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_990
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_66,
      Q_reg_4 => Q_reg_98,
      \Q_reg_i_4__1_0\ => Q_reg_i_5,
      \Q_reg_i_4__1_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__33_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__33_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(2),
      data8(0) => data8(2),
      data9(0) => data9(2),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_991
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_94,
      Q_reg_4 => Q_reg_126,
      \Q_reg_i_4__61_0\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data10(0) => data10(30),
      data8(0) => data8(30),
      data9(0) => data9(30),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_992
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_95,
      Q_reg_4 => Q_reg_127,
      Reset => Reset,
      data10(0) => data10(31),
      data8(0) => data8(31),
      data9(0) => data9(31),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_993
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_67,
      Q_reg_4 => Q_reg_99,
      \Q_reg_i_4__2_0\ => Q_reg_i_5,
      \Q_reg_i_4__2_1\ => Q_reg_i_5_0,
      \Q_reg_i_4__34_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__34_1\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data10(0) => data10(3),
      data8(0) => data8(3),
      data9(0) => data9(3),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_994
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_68,
      Q_reg_4 => Q_reg_100,
      \Q_reg_i_4__35_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__35_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__3_0\ => Q_reg_i_5,
      \Q_reg_i_4__3_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(4),
      data8(0) => data8(4),
      data9(0) => data9(4),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_995
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_69,
      Q_reg_4 => Q_reg_101,
      \Q_reg_i_4__36_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__36_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__4_0\ => Q_reg_i_5,
      \Q_reg_i_4__4_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(5),
      data8(0) => data8(5),
      data9(0) => data9(5),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_996
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_70,
      Q_reg_4 => Q_reg_102,
      \Q_reg_i_4__37_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__37_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__5_0\ => Q_reg_i_5,
      \Q_reg_i_4__5_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(6),
      data8(0) => data8(6),
      data9(0) => data9(6),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_997
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_71,
      Q_reg_4 => Q_reg_103,
      \Q_reg_i_4__38_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__38_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__6_0\ => Q_reg_i_5,
      \Q_reg_i_4__6_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(7),
      data8(0) => data8(7),
      data9(0) => data9(7),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_998
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_72,
      Q_reg_4 => Q_reg_104,
      \Q_reg_i_4__39_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__39_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__7_0\ => Q_reg_i_5,
      \Q_reg_i_4__7_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(8),
      data8(0) => data8(8),
      data9(0) => data9(8),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_999
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_73,
      Q_reg_4 => Q_reg_105,
      \Q_reg_i_4__40_0\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__40_1\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__8_0\ => Q_reg_i_5,
      \Q_reg_i_4__8_1\ => Q_reg_i_5_0,
      Reset => Reset,
      data10(0) => data10(9),
      data8(0) => data8(9),
      data9(0) => data9(9),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_12 is
  port (
    data12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_12 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_12;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_12 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_936
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_937
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_938
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_939
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_940
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_941
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_942
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_943
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_944
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_945
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_946
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_947
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_948
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_949
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_950
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_951
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_952
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_953
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_954
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_955
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_956
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_957
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_958
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_959
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_960
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_961
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_962
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_963
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_964
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_965
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_966
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_967
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data12(0) => data12(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_13 is
  port (
    data13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_13 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_13;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_13 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_904
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_905
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_906
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_907
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_908
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_909
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_910
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_911
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_912
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_913
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_914
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_915
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_916
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_917
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_918
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_919
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_920
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_921
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_922
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_923
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_924
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_925
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_926
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_927
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_928
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_929
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_930
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_931
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_932
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_933
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_934
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_935
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data13(0) => data13(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_14 is
  port (
    data14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_14 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_14;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_14 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_872
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_873
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_874
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_875
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_876
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_877
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_878
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_879
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_880
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_881
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_882
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_883
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_884
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_885
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_886
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_887
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_888
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_889
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_890
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_891
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_892
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_893
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_894
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_895
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_896
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_897
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_898
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_899
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_900
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_901
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_902
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_903
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data14(0) => data14(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_15 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_5 : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_5_0 : in STD_LOGIC;
    data12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_i_4__31\ : in STD_LOGIC;
    \Q_reg_i_4__31_0\ : in STD_LOGIC;
    \Q_reg_i_4__41\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_15 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_15;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_15 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_840
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__31_0\ => \Q_reg_i_4__31_0\,
      Q_reg_i_5 => Q_reg_i_5,
      Q_reg_i_5_0 => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(0),
      data13(0) => data13(0),
      data14(0) => data14(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_841
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__41\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__41_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__9\ => Q_reg_i_5,
      \Q_reg_i_4__9_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(10),
      data13(0) => data13(10),
      data14(0) => data14(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_842
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__10\ => Q_reg_i_5,
      \Q_reg_i_4__10_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__42\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__42_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(11),
      data13(0) => data13(11),
      data14(0) => data14(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_843
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__11\ => Q_reg_i_5,
      \Q_reg_i_4__11_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__43\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__43_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(12),
      data13(0) => data13(12),
      data14(0) => data14(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_844
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__12\ => Q_reg_i_5,
      \Q_reg_i_4__12_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__44\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(13),
      data13(0) => data13(13),
      data14(0) => data14(13),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_845
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__13\ => Q_reg_i_5,
      \Q_reg_i_4__13_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__45\ => \Q_reg_i_4__41\,
      \Q_reg_i_4__45_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(14),
      data13(0) => data13(14),
      data14(0) => data14(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_846
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__14\ => Q_reg_i_5,
      \Q_reg_i_4__14_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__46\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(15),
      data13(0) => data13(15),
      data14(0) => data14(15),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_847
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__47\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(16),
      data13(0) => data13(16),
      data14(0) => data14(16),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_848
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(17),
      data13(0) => data13(17),
      data14(0) => data14(17),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_849
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__49\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(18),
      data13(0) => data13(18),
      data14(0) => data14(18),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_850
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(19),
      data13(0) => data13(19),
      data14(0) => data14(19),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_851
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__0\ => Q_reg_i_5,
      \Q_reg_i_4__0_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__32\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__32_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(1),
      data13(0) => data13(1),
      data14(0) => data14(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_852
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__51\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(20),
      data13(0) => data13(20),
      data14(0) => data14(20),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_853
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(21),
      data13(0) => data13(21),
      data14(0) => data14(21),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_854
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__53\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(22),
      data13(0) => data13(22),
      data14(0) => data14(22),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_855
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(23),
      data13(0) => data13(23),
      data14(0) => data14(23),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_856
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__55\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(24),
      data13(0) => data13(24),
      data14(0) => data14(24),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_857
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(25),
      data13(0) => data13(25),
      data14(0) => data14(25),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_858
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__57\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(26),
      data13(0) => data13(26),
      data14(0) => data14(26),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_859
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(27),
      data13(0) => data13(27),
      data14(0) => data14(27),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_860
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__59\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(28),
      data13(0) => data13(28),
      data14(0) => data14(28),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_861
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(29),
      data13(0) => data13(29),
      data14(0) => data14(29),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_862
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__1\ => Q_reg_i_5,
      \Q_reg_i_4__1_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__33\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__33_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(2),
      data13(0) => data13(2),
      data14(0) => data14(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_863
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__61\ => \Q_reg_i_4__41\,
      Reset => Reset,
      data12(0) => data12(30),
      data13(0) => data13(30),
      data14(0) => data14(30),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_864
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data12(0) => data12(31),
      data13(0) => data13(31),
      data14(0) => data14(31),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_865
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__2\ => Q_reg_i_5,
      \Q_reg_i_4__2_0\ => Q_reg_i_5_0,
      \Q_reg_i_4__34\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__34_0\ => \Q_reg_i_4__31_0\,
      Reset => Reset,
      data12(0) => data12(3),
      data13(0) => data13(3),
      data14(0) => data14(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_866
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__3\ => Q_reg_i_5,
      \Q_reg_i_4__35\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__35_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__3_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(4),
      data13(0) => data13(4),
      data14(0) => data14(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_867
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__36\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__36_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__4\ => Q_reg_i_5,
      \Q_reg_i_4__4_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(5),
      data13(0) => data13(5),
      data14(0) => data14(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_868
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__37\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__37_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__5\ => Q_reg_i_5,
      \Q_reg_i_4__5_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(6),
      data13(0) => data13(6),
      data14(0) => data14(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_869
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__38\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__38_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__6\ => Q_reg_i_5,
      \Q_reg_i_4__6_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(7),
      data13(0) => data13(7),
      data14(0) => data14(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_870
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__39\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__39_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__7\ => Q_reg_i_5,
      \Q_reg_i_4__7_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(8),
      data13(0) => data13(8),
      data14(0) => data14(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_871
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_4__40\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__40_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__8\ => Q_reg_i_5,
      \Q_reg_i_4__8_0\ => Q_reg_i_5_0,
      Reset => Reset,
      data12(0) => data12(9),
      data13(0) => data13(9),
      data14(0) => data14(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_16 is
  port (
    data16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_16 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_16;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_16 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_808
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_809
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_810
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_811
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_812
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_813
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_814
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_815
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_816
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_817
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_818
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_819
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_820
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_821
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_822
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_823
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_824
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_825
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_826
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_827
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_828
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_829
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_830
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_831
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_832
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_833
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_834
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_835
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_836
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_837
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_838
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_839
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data16(0) => data16(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_17 is
  port (
    data17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_17 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_17;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_17 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_776
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_777
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_778
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_779
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_780
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_781
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_782
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_783
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_784
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_785
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_786
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_787
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_788
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_789
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_790
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_791
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_792
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_793
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_794
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_795
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_796
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_797
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_798
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_799
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_800
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_801
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_802
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_803
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_804
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_805
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_806
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_807
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data17(0) => data17(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_18 is
  port (
    data18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_18 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_18;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_18 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_744
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_745
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_746
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_747
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_748
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_749
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_750
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_751
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_752
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_753
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_754
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_755
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_756
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_757
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_758
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_759
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_760
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_761
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_762
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_763
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_764
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_765
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_766
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_767
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_768
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_769
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_770
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_771
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_772
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_773
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_774
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_775
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data18(0) => data18(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_19 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_64 : in STD_LOGIC;
    data18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_4 : in STD_LOGIC;
    data17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_4_0 : in STD_LOGIC;
    data16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_65 : in STD_LOGIC;
    Q_reg_66 : in STD_LOGIC;
    Q_reg_67 : in STD_LOGIC;
    Q_reg_68 : in STD_LOGIC;
    Q_reg_69 : in STD_LOGIC;
    Q_reg_70 : in STD_LOGIC;
    Q_reg_71 : in STD_LOGIC;
    Q_reg_72 : in STD_LOGIC;
    Q_reg_73 : in STD_LOGIC;
    Q_reg_74 : in STD_LOGIC;
    Q_reg_75 : in STD_LOGIC;
    Q_reg_76 : in STD_LOGIC;
    Q_reg_77 : in STD_LOGIC;
    Q_reg_78 : in STD_LOGIC;
    Q_reg_79 : in STD_LOGIC;
    Q_reg_80 : in STD_LOGIC;
    Q_reg_81 : in STD_LOGIC;
    Q_reg_82 : in STD_LOGIC;
    Q_reg_83 : in STD_LOGIC;
    Q_reg_84 : in STD_LOGIC;
    Q_reg_85 : in STD_LOGIC;
    Q_reg_86 : in STD_LOGIC;
    Q_reg_87 : in STD_LOGIC;
    Q_reg_88 : in STD_LOGIC;
    Q_reg_89 : in STD_LOGIC;
    Q_reg_90 : in STD_LOGIC;
    Q_reg_91 : in STD_LOGIC;
    Q_reg_92 : in STD_LOGIC;
    Q_reg_93 : in STD_LOGIC;
    Q_reg_94 : in STD_LOGIC;
    Q_reg_95 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_96 : in STD_LOGIC;
    \Q_reg_i_3__31\ : in STD_LOGIC;
    \Q_reg_i_3__31_0\ : in STD_LOGIC;
    Q_reg_97 : in STD_LOGIC;
    Q_reg_98 : in STD_LOGIC;
    Q_reg_99 : in STD_LOGIC;
    Q_reg_100 : in STD_LOGIC;
    Q_reg_101 : in STD_LOGIC;
    Q_reg_102 : in STD_LOGIC;
    Q_reg_103 : in STD_LOGIC;
    Q_reg_104 : in STD_LOGIC;
    Q_reg_105 : in STD_LOGIC;
    Q_reg_106 : in STD_LOGIC;
    \Q_reg_i_3__41\ : in STD_LOGIC;
    Q_reg_107 : in STD_LOGIC;
    Q_reg_108 : in STD_LOGIC;
    Q_reg_109 : in STD_LOGIC;
    Q_reg_110 : in STD_LOGIC;
    Q_reg_111 : in STD_LOGIC;
    Q_reg_112 : in STD_LOGIC;
    Q_reg_113 : in STD_LOGIC;
    Q_reg_114 : in STD_LOGIC;
    Q_reg_115 : in STD_LOGIC;
    Q_reg_116 : in STD_LOGIC;
    Q_reg_117 : in STD_LOGIC;
    Q_reg_118 : in STD_LOGIC;
    Q_reg_119 : in STD_LOGIC;
    Q_reg_120 : in STD_LOGIC;
    Q_reg_121 : in STD_LOGIC;
    Q_reg_122 : in STD_LOGIC;
    Q_reg_123 : in STD_LOGIC;
    Q_reg_124 : in STD_LOGIC;
    Q_reg_125 : in STD_LOGIC;
    Q_reg_126 : in STD_LOGIC;
    Q_reg_127 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_19 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_19;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_19 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_712
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_64,
      Q_reg_4 => Q_reg_96,
      \Q_reg_i_3__31_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__31_1\ => \Q_reg_i_3__31_0\,
      Q_reg_i_4_0 => Q_reg_i_4,
      Q_reg_i_4_1 => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(0),
      data17(0) => data17(0),
      data18(0) => data18(0),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_713
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_74,
      Q_reg_4 => Q_reg_106,
      \Q_reg_i_3__41_0\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__41_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__9_0\ => Q_reg_i_4,
      \Q_reg_i_3__9_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(10),
      data17(0) => data17(10),
      data18(0) => data18(10),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_714
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_75,
      Q_reg_4 => Q_reg_107,
      \Q_reg_i_3__10_0\ => Q_reg_i_4,
      \Q_reg_i_3__10_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__42_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__42_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(11),
      data17(0) => data17(11),
      data18(0) => data18(11),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_715
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_76,
      Q_reg_4 => Q_reg_108,
      \Q_reg_i_3__11_0\ => Q_reg_i_4,
      \Q_reg_i_3__11_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__43_0\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__43_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(12),
      data17(0) => data17(12),
      data18(0) => data18(12),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_716
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_77,
      Q_reg_4 => Q_reg_109,
      \Q_reg_i_3__12_0\ => Q_reg_i_4,
      \Q_reg_i_3__12_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__44_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(13),
      data17(0) => data17(13),
      data18(0) => data18(13),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_717
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_78,
      Q_reg_4 => Q_reg_110,
      \Q_reg_i_3__13_0\ => Q_reg_i_4,
      \Q_reg_i_3__13_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__45_0\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__45_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(14),
      data17(0) => data17(14),
      data18(0) => data18(14),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_718
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_79,
      Q_reg_4 => Q_reg_111,
      \Q_reg_i_3__14_0\ => Q_reg_i_4,
      \Q_reg_i_3__14_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__46_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(15),
      data17(0) => data17(15),
      data18(0) => data18(15),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_719
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_80,
      Q_reg_4 => Q_reg_112,
      \Q_reg_i_3__47_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(16),
      data17(0) => data17(16),
      data18(0) => data18(16),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_720
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_81,
      Q_reg_4 => Q_reg_113,
      Reset => Reset,
      data16(0) => data16(17),
      data17(0) => data17(17),
      data18(0) => data18(17),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_721
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_82,
      Q_reg_4 => Q_reg_114,
      \Q_reg_i_3__49_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(18),
      data17(0) => data17(18),
      data18(0) => data18(18),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_722
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_83,
      Q_reg_4 => Q_reg_115,
      Reset => Reset,
      data16(0) => data16(19),
      data17(0) => data17(19),
      data18(0) => data18(19),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_723
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_65,
      Q_reg_4 => Q_reg_97,
      \Q_reg_i_3__0_0\ => Q_reg_i_4,
      \Q_reg_i_3__0_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__32_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__32_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(1),
      data17(0) => data17(1),
      data18(0) => data18(1),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_724
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_84,
      Q_reg_4 => Q_reg_116,
      \Q_reg_i_3__51_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(20),
      data17(0) => data17(20),
      data18(0) => data18(20),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_725
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_85,
      Q_reg_4 => Q_reg_117,
      Reset => Reset,
      data16(0) => data16(21),
      data17(0) => data17(21),
      data18(0) => data18(21),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_726
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_86,
      Q_reg_4 => Q_reg_118,
      \Q_reg_i_3__53_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(22),
      data17(0) => data17(22),
      data18(0) => data18(22),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_727
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_87,
      Q_reg_4 => Q_reg_119,
      Reset => Reset,
      data16(0) => data16(23),
      data17(0) => data17(23),
      data18(0) => data18(23),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_728
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_88,
      Q_reg_4 => Q_reg_120,
      \Q_reg_i_3__55_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(24),
      data17(0) => data17(24),
      data18(0) => data18(24),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_729
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_89,
      Q_reg_4 => Q_reg_121,
      Reset => Reset,
      data16(0) => data16(25),
      data17(0) => data17(25),
      data18(0) => data18(25),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_730
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_90,
      Q_reg_4 => Q_reg_122,
      \Q_reg_i_3__57_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(26),
      data17(0) => data17(26),
      data18(0) => data18(26),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_731
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_91,
      Q_reg_4 => Q_reg_123,
      Reset => Reset,
      data16(0) => data16(27),
      data17(0) => data17(27),
      data18(0) => data18(27),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_732
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_92,
      Q_reg_4 => Q_reg_124,
      \Q_reg_i_3__59_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(28),
      data17(0) => data17(28),
      data18(0) => data18(28),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_733
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_93,
      Q_reg_4 => Q_reg_125,
      Reset => Reset,
      data16(0) => data16(29),
      data17(0) => data17(29),
      data18(0) => data18(29),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_734
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_66,
      Q_reg_4 => Q_reg_98,
      \Q_reg_i_3__1_0\ => Q_reg_i_4,
      \Q_reg_i_3__1_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__33_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__33_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(2),
      data17(0) => data17(2),
      data18(0) => data18(2),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_735
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_94,
      Q_reg_4 => Q_reg_126,
      \Q_reg_i_3__61_0\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data16(0) => data16(30),
      data17(0) => data17(30),
      data18(0) => data18(30),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_736
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_95,
      Q_reg_4 => Q_reg_127,
      Reset => Reset,
      data16(0) => data16(31),
      data17(0) => data17(31),
      data18(0) => data18(31),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_737
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_67,
      Q_reg_4 => Q_reg_99,
      \Q_reg_i_3__2_0\ => Q_reg_i_4,
      \Q_reg_i_3__2_1\ => Q_reg_i_4_0,
      \Q_reg_i_3__34_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__34_1\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data16(0) => data16(3),
      data17(0) => data17(3),
      data18(0) => data18(3),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_738
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_68,
      Q_reg_4 => Q_reg_100,
      \Q_reg_i_3__35_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__35_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__3_0\ => Q_reg_i_4,
      \Q_reg_i_3__3_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(4),
      data17(0) => data17(4),
      data18(0) => data18(4),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_739
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_69,
      Q_reg_4 => Q_reg_101,
      \Q_reg_i_3__36_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__36_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__4_0\ => Q_reg_i_4,
      \Q_reg_i_3__4_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(5),
      data17(0) => data17(5),
      data18(0) => data18(5),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_740
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_70,
      Q_reg_4 => Q_reg_102,
      \Q_reg_i_3__37_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__37_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__5_0\ => Q_reg_i_4,
      \Q_reg_i_3__5_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(6),
      data17(0) => data17(6),
      data18(0) => data18(6),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_741
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_71,
      Q_reg_4 => Q_reg_103,
      \Q_reg_i_3__38_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__38_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__6_0\ => Q_reg_i_4,
      \Q_reg_i_3__6_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(7),
      data17(0) => data17(7),
      data18(0) => data18(7),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_742
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_72,
      Q_reg_4 => Q_reg_104,
      \Q_reg_i_3__39_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__39_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__7_0\ => Q_reg_i_4,
      \Q_reg_i_3__7_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(8),
      data17(0) => data17(8),
      data18(0) => data18(8),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_743
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_73,
      Q_reg_4 => Q_reg_105,
      \Q_reg_i_3__40_0\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__40_1\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__8_0\ => Q_reg_i_4,
      \Q_reg_i_3__8_1\ => Q_reg_i_4_0,
      Reset => Reset,
      data16(0) => data16(9),
      data17(0) => data17(9),
      data18(0) => data18(9),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_2 is
  port (
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    read_data_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_2 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_2;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_2 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1288
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(0),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1289
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(10),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1290
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(11),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1291
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(12),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1292
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(13),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1293
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(14),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1294
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(15),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1295
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(16),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1296
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(17),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1297
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(18),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1298
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(19),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1299
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(1),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1300
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(20),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1301
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(21),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1302
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(22),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1303
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(23),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1304
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(24),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1305
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(25),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1306
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(26),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1307
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(27),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1308
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(28),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1309
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(29),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1310
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(2),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1311
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(30),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1312
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(31),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1313
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(3),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1314
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(4),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1315
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(5),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1316
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(6),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1317
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(7),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1318
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(8),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1319
     port map (
      Clock => Clock,
      MemoryDataOut(0) => MemoryDataOut(9),
      Q_reg_0 => Q_reg,
      Reset => Reset,
      read_data_2(0) => read_data_2(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_20 is
  port (
    data1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_20 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_20;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_20 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_680
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_681
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_682
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_683
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_684
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_685
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_686
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_687
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_688
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_689
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_690
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_691
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_692
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_693
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_694
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_695
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_696
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_697
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_698
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_699
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_700
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_701
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_702
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_703
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_704
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_705
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_706
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_707
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_708
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_709
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_710
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_711
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data1(0) => data1(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_21 is
  port (
    data20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_21 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_21;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_21 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_648
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_649
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_650
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_651
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_652
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_653
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_654
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_655
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_656
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_657
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_658
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_659
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_660
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_661
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_662
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_663
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_664
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_665
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_666
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_667
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_668
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_669
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_670
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_671
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_672
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_673
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_674
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_675
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_676
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_677
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_678
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_679
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data20(0) => data20(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_22 is
  port (
    data21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_22 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_22;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_22 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_616
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_617
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_618
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_619
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_620
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_621
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_622
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_623
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_624
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_625
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_626
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_627
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_628
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_629
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_630
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_631
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_632
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_633
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_634
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_635
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_636
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_637
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_638
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_639
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_640
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_641
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_642
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_643
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_644
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_645
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_646
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_647
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data21(0) => data21(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_23 is
  port (
    data22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_23 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_23;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_23 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_584
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_585
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_586
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_587
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_588
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_589
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_590
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_591
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_592
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_593
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_594
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_595
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_596
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_597
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_598
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_599
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_600
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_601
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_602
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_603
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_604
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_605
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_606
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_607
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_608
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_609
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_610
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_611
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_612
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_613
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_614
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_615
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data22(0) => data22(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_24 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_4 : in STD_LOGIC;
    data21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_4_0 : in STD_LOGIC;
    data20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_i_3__31\ : in STD_LOGIC;
    \Q_reg_i_3__31_0\ : in STD_LOGIC;
    \Q_reg_i_3__41\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_24 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_24;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_24 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_552
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__31\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__31_0\ => \Q_reg_i_3__31_0\,
      Q_reg_i_4 => Q_reg_i_4,
      Q_reg_i_4_0 => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(0),
      data21(0) => data21(0),
      data22(0) => data22(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_553
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__41\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__41_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__9\ => Q_reg_i_4,
      \Q_reg_i_3__9_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(10),
      data21(0) => data21(10),
      data22(0) => data22(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_554
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__10\ => Q_reg_i_4,
      \Q_reg_i_3__10_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__42\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__42_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(11),
      data21(0) => data21(11),
      data22(0) => data22(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_555
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__11\ => Q_reg_i_4,
      \Q_reg_i_3__11_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__43\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__43_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(12),
      data21(0) => data21(12),
      data22(0) => data22(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_556
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__12\ => Q_reg_i_4,
      \Q_reg_i_3__12_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__44\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(13),
      data21(0) => data21(13),
      data22(0) => data22(13),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_557
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__13\ => Q_reg_i_4,
      \Q_reg_i_3__13_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__45\ => \Q_reg_i_3__41\,
      \Q_reg_i_3__45_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(14),
      data21(0) => data21(14),
      data22(0) => data22(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_558
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__14\ => Q_reg_i_4,
      \Q_reg_i_3__14_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__46\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(15),
      data21(0) => data21(15),
      data22(0) => data22(15),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_559
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__47\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(16),
      data21(0) => data21(16),
      data22(0) => data22(16),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_560
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(17),
      data21(0) => data21(17),
      data22(0) => data22(17),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_561
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__49\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(18),
      data21(0) => data21(18),
      data22(0) => data22(18),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_562
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(19),
      data21(0) => data21(19),
      data22(0) => data22(19),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_563
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__0\ => Q_reg_i_4,
      \Q_reg_i_3__0_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__32\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__32_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(1),
      data21(0) => data21(1),
      data22(0) => data22(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_564
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__51\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(20),
      data21(0) => data21(20),
      data22(0) => data22(20),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_565
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(21),
      data21(0) => data21(21),
      data22(0) => data22(21),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_566
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__53\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(22),
      data21(0) => data21(22),
      data22(0) => data22(22),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_567
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(23),
      data21(0) => data21(23),
      data22(0) => data22(23),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_568
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__55\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(24),
      data21(0) => data21(24),
      data22(0) => data22(24),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_569
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(25),
      data21(0) => data21(25),
      data22(0) => data22(25),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_570
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__57\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(26),
      data21(0) => data21(26),
      data22(0) => data22(26),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_571
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(27),
      data21(0) => data21(27),
      data22(0) => data22(27),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_572
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__59\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(28),
      data21(0) => data21(28),
      data22(0) => data22(28),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_573
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(29),
      data21(0) => data21(29),
      data22(0) => data22(29),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_574
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__1\ => Q_reg_i_4,
      \Q_reg_i_3__1_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__33\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__33_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(2),
      data21(0) => data21(2),
      data22(0) => data22(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_575
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__61\ => \Q_reg_i_3__41\,
      Reset => Reset,
      data20(0) => data20(30),
      data21(0) => data21(30),
      data22(0) => data22(30),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_576
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data20(0) => data20(31),
      data21(0) => data21(31),
      data22(0) => data22(31),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_577
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__2\ => Q_reg_i_4,
      \Q_reg_i_3__2_0\ => Q_reg_i_4_0,
      \Q_reg_i_3__34\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__34_0\ => \Q_reg_i_3__31_0\,
      Reset => Reset,
      data20(0) => data20(3),
      data21(0) => data21(3),
      data22(0) => data22(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_578
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__3\ => Q_reg_i_4,
      \Q_reg_i_3__35\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__35_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__3_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(4),
      data21(0) => data21(4),
      data22(0) => data22(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_579
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__36\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__36_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__4\ => Q_reg_i_4,
      \Q_reg_i_3__4_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(5),
      data21(0) => data21(5),
      data22(0) => data22(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_580
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__37\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__37_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__5\ => Q_reg_i_4,
      \Q_reg_i_3__5_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(6),
      data21(0) => data21(6),
      data22(0) => data22(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_581
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__38\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__38_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__6\ => Q_reg_i_4,
      \Q_reg_i_3__6_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(7),
      data21(0) => data21(7),
      data22(0) => data22(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_582
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__39\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__39_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__7\ => Q_reg_i_4,
      \Q_reg_i_3__7_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(8),
      data21(0) => data21(8),
      data22(0) => data22(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_583
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_3__40\ => \Q_reg_i_3__31\,
      \Q_reg_i_3__40_0\ => \Q_reg_i_3__31_0\,
      \Q_reg_i_3__8\ => Q_reg_i_4,
      \Q_reg_i_3__8_0\ => Q_reg_i_4_0,
      Reset => Reset,
      data20(0) => data20(9),
      data21(0) => data21(9),
      data22(0) => data22(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_25 is
  port (
    data24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_25 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_25;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_25 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_520
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_521
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_522
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_523
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_524
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_525
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_526
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_527
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_528
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_529
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_530
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_531
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_532
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_533
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_534
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_535
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_536
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_537
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_538
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_539
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_540
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_541
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_542
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_543
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_544
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_545
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_546
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_547
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_548
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_549
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_550
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_551
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data24(0) => data24(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_26 is
  port (
    data25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_26 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_26;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_26 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_488
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_489
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_490
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_491
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_492
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_493
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_494
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_495
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_496
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_497
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_498
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_499
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_500
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_501
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_502
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_503
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_504
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_505
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_506
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_507
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_508
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_509
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_510
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_511
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_512
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_513
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_514
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_515
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_516
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_517
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_518
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_519
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data25(0) => data25(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_27 is
  port (
    data26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_27 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_27;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_27 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_456
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_457
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_458
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_459
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_460
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_461
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_462
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_463
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_464
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_465
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_466
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_467
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_468
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_469
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_470
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_471
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_472
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_473
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_474
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_475
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_476
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_477
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_478
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_479
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_480
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_481
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_482
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_483
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_484
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_485
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_486
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_487
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data26(0) => data26(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_28 is
  port (
    read_data_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    data26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_3 : in STD_LOGIC;
    data25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_3_0 : in STD_LOGIC;
    data24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_4 : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC;
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    Q_reg_9 : in STD_LOGIC;
    Q_reg_10 : in STD_LOGIC;
    Q_reg_11 : in STD_LOGIC;
    Q_reg_12 : in STD_LOGIC;
    Q_reg_13 : in STD_LOGIC;
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    Q_reg_16 : in STD_LOGIC;
    Q_reg_17 : in STD_LOGIC;
    Q_reg_18 : in STD_LOGIC;
    Q_reg_19 : in STD_LOGIC;
    Q_reg_20 : in STD_LOGIC;
    Q_reg_21 : in STD_LOGIC;
    Q_reg_22 : in STD_LOGIC;
    Q_reg_23 : in STD_LOGIC;
    Q_reg_24 : in STD_LOGIC;
    Q_reg_25 : in STD_LOGIC;
    Q_reg_26 : in STD_LOGIC;
    Q_reg_27 : in STD_LOGIC;
    Q_reg_28 : in STD_LOGIC;
    Q_reg_29 : in STD_LOGIC;
    Q_reg_30 : in STD_LOGIC;
    Q_reg_31 : in STD_LOGIC;
    Q_reg_32 : in STD_LOGIC;
    Q_reg_33 : in STD_LOGIC;
    Q_reg_34 : in STD_LOGIC;
    Q_reg_35 : in STD_LOGIC;
    Q_reg_36 : in STD_LOGIC;
    Q_reg_37 : in STD_LOGIC;
    Q_reg_38 : in STD_LOGIC;
    Q_reg_39 : in STD_LOGIC;
    Q_reg_40 : in STD_LOGIC;
    Q_reg_41 : in STD_LOGIC;
    Q_reg_42 : in STD_LOGIC;
    Q_reg_43 : in STD_LOGIC;
    Q_reg_44 : in STD_LOGIC;
    Q_reg_45 : in STD_LOGIC;
    Q_reg_46 : in STD_LOGIC;
    Q_reg_47 : in STD_LOGIC;
    Q_reg_48 : in STD_LOGIC;
    Q_reg_49 : in STD_LOGIC;
    Q_reg_50 : in STD_LOGIC;
    Q_reg_51 : in STD_LOGIC;
    Q_reg_52 : in STD_LOGIC;
    Q_reg_53 : in STD_LOGIC;
    Q_reg_54 : in STD_LOGIC;
    Q_reg_55 : in STD_LOGIC;
    Q_reg_56 : in STD_LOGIC;
    Q_reg_57 : in STD_LOGIC;
    Q_reg_58 : in STD_LOGIC;
    Q_reg_59 : in STD_LOGIC;
    Q_reg_60 : in STD_LOGIC;
    Q_reg_61 : in STD_LOGIC;
    Q_reg_62 : in STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    Q_reg_64 : in STD_LOGIC;
    Q_reg_65 : in STD_LOGIC;
    Q_reg_66 : in STD_LOGIC;
    Q_reg_67 : in STD_LOGIC;
    Q_reg_68 : in STD_LOGIC;
    Q_reg_69 : in STD_LOGIC;
    Q_reg_70 : in STD_LOGIC;
    Q_reg_71 : in STD_LOGIC;
    Q_reg_72 : in STD_LOGIC;
    Q_reg_73 : in STD_LOGIC;
    Q_reg_74 : in STD_LOGIC;
    Q_reg_75 : in STD_LOGIC;
    Q_reg_76 : in STD_LOGIC;
    Q_reg_77 : in STD_LOGIC;
    Q_reg_78 : in STD_LOGIC;
    Q_reg_79 : in STD_LOGIC;
    Q_reg_80 : in STD_LOGIC;
    Q_reg_81 : in STD_LOGIC;
    Q_reg_82 : in STD_LOGIC;
    Q_reg_83 : in STD_LOGIC;
    Q_reg_84 : in STD_LOGIC;
    Q_reg_85 : in STD_LOGIC;
    Q_reg_86 : in STD_LOGIC;
    Q_reg_87 : in STD_LOGIC;
    Q_reg_88 : in STD_LOGIC;
    Q_reg_89 : in STD_LOGIC;
    Q_reg_90 : in STD_LOGIC;
    Q_reg_91 : in STD_LOGIC;
    Q_reg_92 : in STD_LOGIC;
    Q_reg_93 : in STD_LOGIC;
    Q_reg_94 : in STD_LOGIC;
    Q_reg_95 : in STD_LOGIC;
    Q_reg_96 : in STD_LOGIC;
    Q_reg_97 : in STD_LOGIC;
    Q_reg_98 : in STD_LOGIC;
    Q_reg_99 : in STD_LOGIC;
    Q_reg_100 : in STD_LOGIC;
    Q_reg_101 : in STD_LOGIC;
    Q_reg_102 : in STD_LOGIC;
    Q_reg_103 : in STD_LOGIC;
    Q_reg_104 : in STD_LOGIC;
    Q_reg_105 : in STD_LOGIC;
    Q_reg_106 : in STD_LOGIC;
    Q_reg_107 : in STD_LOGIC;
    Q_reg_108 : in STD_LOGIC;
    Q_reg_109 : in STD_LOGIC;
    Q_reg_110 : in STD_LOGIC;
    Q_reg_111 : in STD_LOGIC;
    Q_reg_112 : in STD_LOGIC;
    Q_reg_113 : in STD_LOGIC;
    Q_reg_114 : in STD_LOGIC;
    Q_reg_115 : in STD_LOGIC;
    Q_reg_116 : in STD_LOGIC;
    Q_reg_117 : in STD_LOGIC;
    Q_reg_118 : in STD_LOGIC;
    Q_reg_119 : in STD_LOGIC;
    Q_reg_120 : in STD_LOGIC;
    Q_reg_121 : in STD_LOGIC;
    Q_reg_122 : in STD_LOGIC;
    Q_reg_123 : in STD_LOGIC;
    Q_reg_124 : in STD_LOGIC;
    Q_reg_125 : in STD_LOGIC;
    Q_reg_126 : in STD_LOGIC;
    Q_reg_127 : in STD_LOGIC;
    Q_reg_128 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_129 : in STD_LOGIC;
    Q_reg_130 : in STD_LOGIC;
    Q_reg_131 : in STD_LOGIC;
    \Q_reg_i_2__30\ : in STD_LOGIC;
    \Q_reg_i_2__30_0\ : in STD_LOGIC;
    Q_reg_132 : in STD_LOGIC;
    Q_reg_133 : in STD_LOGIC;
    Q_reg_134 : in STD_LOGIC;
    Q_reg_135 : in STD_LOGIC;
    Q_reg_136 : in STD_LOGIC;
    Q_reg_137 : in STD_LOGIC;
    Q_reg_138 : in STD_LOGIC;
    Q_reg_139 : in STD_LOGIC;
    Q_reg_140 : in STD_LOGIC;
    Q_reg_141 : in STD_LOGIC;
    Q_reg_142 : in STD_LOGIC;
    Q_reg_143 : in STD_LOGIC;
    Q_reg_144 : in STD_LOGIC;
    Q_reg_145 : in STD_LOGIC;
    Q_reg_146 : in STD_LOGIC;
    Q_reg_147 : in STD_LOGIC;
    Q_reg_148 : in STD_LOGIC;
    Q_reg_149 : in STD_LOGIC;
    Q_reg_150 : in STD_LOGIC;
    Q_reg_151 : in STD_LOGIC;
    Q_reg_152 : in STD_LOGIC;
    Q_reg_153 : in STD_LOGIC;
    Q_reg_154 : in STD_LOGIC;
    Q_reg_155 : in STD_LOGIC;
    Q_reg_156 : in STD_LOGIC;
    Q_reg_157 : in STD_LOGIC;
    Q_reg_158 : in STD_LOGIC;
    Q_reg_159 : in STD_LOGIC;
    Q_reg_160 : in STD_LOGIC;
    Q_reg_161 : in STD_LOGIC;
    Q_reg_162 : in STD_LOGIC;
    Q_reg_163 : in STD_LOGIC;
    Q_reg_164 : in STD_LOGIC;
    Q_reg_165 : in STD_LOGIC;
    Q_reg_166 : in STD_LOGIC;
    Q_reg_167 : in STD_LOGIC;
    Q_reg_168 : in STD_LOGIC;
    Q_reg_169 : in STD_LOGIC;
    Q_reg_170 : in STD_LOGIC;
    Q_reg_171 : in STD_LOGIC;
    \Q_reg_i_2__40\ : in STD_LOGIC;
    Q_reg_172 : in STD_LOGIC;
    Q_reg_173 : in STD_LOGIC;
    Q_reg_174 : in STD_LOGIC;
    Q_reg_175 : in STD_LOGIC;
    Q_reg_176 : in STD_LOGIC;
    Q_reg_177 : in STD_LOGIC;
    Q_reg_178 : in STD_LOGIC;
    Q_reg_179 : in STD_LOGIC;
    Q_reg_180 : in STD_LOGIC;
    Q_reg_181 : in STD_LOGIC;
    Q_reg_182 : in STD_LOGIC;
    Q_reg_183 : in STD_LOGIC;
    Q_reg_184 : in STD_LOGIC;
    Q_reg_185 : in STD_LOGIC;
    Q_reg_186 : in STD_LOGIC;
    Q_reg_187 : in STD_LOGIC;
    Q_reg_188 : in STD_LOGIC;
    Q_reg_189 : in STD_LOGIC;
    Q_reg_190 : in STD_LOGIC;
    Q_reg_191 : in STD_LOGIC;
    Q_reg_192 : in STD_LOGIC;
    Q_reg_193 : in STD_LOGIC;
    Q_reg_194 : in STD_LOGIC;
    Q_reg_195 : in STD_LOGIC;
    Q_reg_196 : in STD_LOGIC;
    Q_reg_197 : in STD_LOGIC;
    Q_reg_198 : in STD_LOGIC;
    Q_reg_199 : in STD_LOGIC;
    Q_reg_200 : in STD_LOGIC;
    Q_reg_201 : in STD_LOGIC;
    Q_reg_202 : in STD_LOGIC;
    Q_reg_203 : in STD_LOGIC;
    Q_reg_204 : in STD_LOGIC;
    Q_reg_205 : in STD_LOGIC;
    Q_reg_206 : in STD_LOGIC;
    Q_reg_207 : in STD_LOGIC;
    Q_reg_208 : in STD_LOGIC;
    Q_reg_209 : in STD_LOGIC;
    Q_reg_210 : in STD_LOGIC;
    Q_reg_211 : in STD_LOGIC;
    Q_reg_212 : in STD_LOGIC;
    Q_reg_213 : in STD_LOGIC;
    Q_reg_214 : in STD_LOGIC;
    Q_reg_215 : in STD_LOGIC;
    Q_reg_216 : in STD_LOGIC;
    Q_reg_217 : in STD_LOGIC;
    Q_reg_218 : in STD_LOGIC;
    Q_reg_219 : in STD_LOGIC;
    Q_reg_220 : in STD_LOGIC;
    Q_reg_221 : in STD_LOGIC;
    Q_reg_222 : in STD_LOGIC;
    Q_reg_223 : in STD_LOGIC;
    Q_reg_224 : in STD_LOGIC;
    Q_reg_225 : in STD_LOGIC;
    Q_reg_226 : in STD_LOGIC;
    Q_reg_227 : in STD_LOGIC;
    Q_reg_228 : in STD_LOGIC;
    Q_reg_229 : in STD_LOGIC;
    Q_reg_230 : in STD_LOGIC;
    Q_reg_231 : in STD_LOGIC;
    Q_reg_232 : in STD_LOGIC;
    Q_reg_233 : in STD_LOGIC;
    Q_reg_234 : in STD_LOGIC;
    Q_reg_235 : in STD_LOGIC;
    Q_reg_236 : in STD_LOGIC;
    Q_reg_237 : in STD_LOGIC;
    Q_reg_238 : in STD_LOGIC;
    Q_reg_239 : in STD_LOGIC;
    Q_reg_240 : in STD_LOGIC;
    Q_reg_241 : in STD_LOGIC;
    Q_reg_242 : in STD_LOGIC;
    Q_reg_243 : in STD_LOGIC;
    Q_reg_244 : in STD_LOGIC;
    Q_reg_245 : in STD_LOGIC;
    Q_reg_246 : in STD_LOGIC;
    Q_reg_247 : in STD_LOGIC;
    Q_reg_248 : in STD_LOGIC;
    Q_reg_249 : in STD_LOGIC;
    Q_reg_250 : in STD_LOGIC;
    Q_reg_251 : in STD_LOGIC;
    Q_reg_252 : in STD_LOGIC;
    Q_reg_253 : in STD_LOGIC;
    Q_reg_254 : in STD_LOGIC;
    Q_reg_255 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_28 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_28;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_28 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_424
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      Q_reg_2 => Q_reg_1,
      Q_reg_3 => Q_reg_2,
      Q_reg_4 => Q_reg_3,
      Q_reg_5 => Q_reg_128,
      Q_reg_6 => Q_reg_129,
      Q_reg_7 => Q_reg_130,
      Q_reg_8 => Q_reg_131,
      \Q_reg_i_2__30_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__30_1\ => \Q_reg_i_2__30_0\,
      Q_reg_i_3_0 => Q_reg_i_3,
      Q_reg_i_3_1 => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(0),
      data25(0) => data25(0),
      data26(0) => data26(0),
      read_data_1(0) => read_data_1(0),
      read_data_2(0) => read_data_2(0),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_425
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_41,
      Q_reg_3 => Q_reg_42,
      Q_reg_4 => Q_reg_43,
      Q_reg_5 => Q_reg_168,
      Q_reg_6 => Q_reg_169,
      Q_reg_7 => Q_reg_170,
      Q_reg_8 => Q_reg_171,
      \Q_reg_i_2__40_0\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__40_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__8_0\ => Q_reg_i_3,
      \Q_reg_i_2__8_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(10),
      data25(0) => data25(10),
      data26(0) => data26(10),
      read_data_1(0) => read_data_1(10),
      read_data_2(0) => read_data_2(10),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_426
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_45,
      Q_reg_3 => Q_reg_46,
      Q_reg_4 => Q_reg_47,
      Q_reg_5 => Q_reg_172,
      Q_reg_6 => Q_reg_173,
      Q_reg_7 => Q_reg_174,
      Q_reg_8 => Q_reg_175,
      \Q_reg_i_2__41_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__41_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__9_0\ => Q_reg_i_3,
      \Q_reg_i_2__9_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(11),
      data25(0) => data25(11),
      data26(0) => data26(11),
      read_data_1(0) => read_data_1(11),
      read_data_2(0) => read_data_2(11),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_427
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_49,
      Q_reg_3 => Q_reg_50,
      Q_reg_4 => Q_reg_51,
      Q_reg_5 => Q_reg_176,
      Q_reg_6 => Q_reg_177,
      Q_reg_7 => Q_reg_178,
      Q_reg_8 => Q_reg_179,
      \Q_reg_i_2__10_0\ => Q_reg_i_3,
      \Q_reg_i_2__10_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__42_0\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__42_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(12),
      data25(0) => data25(12),
      data26(0) => data26(12),
      read_data_1(0) => read_data_1(12),
      read_data_2(0) => read_data_2(12),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_428
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_53,
      Q_reg_3 => Q_reg_54,
      Q_reg_4 => Q_reg_55,
      Q_reg_5 => Q_reg_180,
      Q_reg_6 => Q_reg_181,
      Q_reg_7 => Q_reg_182,
      Q_reg_8 => Q_reg_183,
      \Q_reg_i_2__11_0\ => Q_reg_i_3,
      \Q_reg_i_2__11_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__43_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(13),
      data25(0) => data25(13),
      data26(0) => data26(13),
      read_data_1(0) => read_data_1(13),
      read_data_2(0) => read_data_2(13),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(3 downto 0) => read_register_2(4 downto 1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_429
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_57,
      Q_reg_3 => Q_reg_58,
      Q_reg_4 => Q_reg_59,
      Q_reg_5 => Q_reg_184,
      Q_reg_6 => Q_reg_185,
      Q_reg_7 => Q_reg_186,
      Q_reg_8 => Q_reg_187,
      \Q_reg_i_2__12_0\ => Q_reg_i_3,
      \Q_reg_i_2__12_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__44_0\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__44_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(14),
      data25(0) => data25(14),
      data26(0) => data26(14),
      read_data_1(0) => read_data_1(14),
      read_data_2(0) => read_data_2(14),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_430
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_61,
      Q_reg_3 => Q_reg_62,
      Q_reg_4 => Q_reg_63,
      Q_reg_5 => Q_reg_188,
      Q_reg_6 => Q_reg_189,
      Q_reg_7 => Q_reg_190,
      Q_reg_8 => Q_reg_191,
      \Q_reg_i_2__13_0\ => Q_reg_i_3,
      \Q_reg_i_2__13_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__45_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(15),
      data25(0) => data25(15),
      data26(0) => data26(15),
      read_data_1(0) => read_data_1(15),
      read_data_2(0) => read_data_2(15),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(3 downto 0) => read_register_2(4 downto 1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_431
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_64,
      Q_reg_2 => Q_reg_65,
      Q_reg_3 => Q_reg_66,
      Q_reg_4 => Q_reg_67,
      Q_reg_5 => Q_reg_192,
      Q_reg_6 => Q_reg_193,
      Q_reg_7 => Q_reg_194,
      Q_reg_8 => Q_reg_195,
      \Q_reg_i_2__46_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(16),
      data25(0) => data25(16),
      data26(0) => data26(16),
      read_data_1(0) => read_data_1(16),
      read_data_2(0) => read_data_2(16),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_432
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_68,
      Q_reg_2 => Q_reg_69,
      Q_reg_3 => Q_reg_70,
      Q_reg_4 => Q_reg_71,
      Q_reg_5 => Q_reg_196,
      Q_reg_6 => Q_reg_197,
      Q_reg_7 => Q_reg_198,
      Q_reg_8 => Q_reg_199,
      Reset => Reset,
      data24(0) => data24(17),
      data25(0) => data25(17),
      data26(0) => data26(17),
      read_data_1(0) => read_data_1(17),
      read_data_2(0) => read_data_2(17),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_433
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_72,
      Q_reg_2 => Q_reg_73,
      Q_reg_3 => Q_reg_74,
      Q_reg_4 => Q_reg_75,
      Q_reg_5 => Q_reg_200,
      Q_reg_6 => Q_reg_201,
      Q_reg_7 => Q_reg_202,
      Q_reg_8 => Q_reg_203,
      \Q_reg_i_2__48_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(18),
      data25(0) => data25(18),
      data26(0) => data26(18),
      read_data_1(0) => read_data_1(18),
      read_data_2(0) => read_data_2(18),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_434
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_76,
      Q_reg_2 => Q_reg_77,
      Q_reg_3 => Q_reg_78,
      Q_reg_4 => Q_reg_79,
      Q_reg_5 => Q_reg_204,
      Q_reg_6 => Q_reg_205,
      Q_reg_7 => Q_reg_206,
      Q_reg_8 => Q_reg_207,
      Reset => Reset,
      data24(0) => data24(19),
      data25(0) => data25(19),
      data26(0) => data26(19),
      read_data_1(0) => read_data_1(19),
      read_data_2(0) => read_data_2(19),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_435
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_4,
      Q_reg_2 => Q_reg_5,
      Q_reg_3 => Q_reg_6,
      Q_reg_4 => Q_reg_7,
      Q_reg_5 => Q_reg_132,
      Q_reg_6 => Q_reg_133,
      Q_reg_7 => Q_reg_134,
      Q_reg_8 => Q_reg_135,
      Q_reg_i_2_0 => Q_reg_i_3,
      Q_reg_i_2_1 => Q_reg_i_3_0,
      \Q_reg_i_2__31_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__31_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(1),
      data25(0) => data25(1),
      data26(0) => data26(1),
      read_data_1(0) => read_data_1(1),
      read_data_2(0) => read_data_2(1),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_436
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_80,
      Q_reg_2 => Q_reg_81,
      Q_reg_3 => Q_reg_82,
      Q_reg_4 => Q_reg_83,
      Q_reg_5 => Q_reg_208,
      Q_reg_6 => Q_reg_209,
      Q_reg_7 => Q_reg_210,
      Q_reg_8 => Q_reg_211,
      \Q_reg_i_2__50_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(20),
      data25(0) => data25(20),
      data26(0) => data26(20),
      read_data_1(0) => read_data_1(20),
      read_data_2(0) => read_data_2(20),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_437
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_84,
      Q_reg_2 => Q_reg_85,
      Q_reg_3 => Q_reg_86,
      Q_reg_4 => Q_reg_87,
      Q_reg_5 => Q_reg_212,
      Q_reg_6 => Q_reg_213,
      Q_reg_7 => Q_reg_214,
      Q_reg_8 => Q_reg_215,
      Reset => Reset,
      data24(0) => data24(21),
      data25(0) => data25(21),
      data26(0) => data26(21),
      read_data_1(0) => read_data_1(21),
      read_data_2(0) => read_data_2(21),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_438
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_88,
      Q_reg_2 => Q_reg_89,
      Q_reg_3 => Q_reg_90,
      Q_reg_4 => Q_reg_91,
      Q_reg_5 => Q_reg_216,
      Q_reg_6 => Q_reg_217,
      Q_reg_7 => Q_reg_218,
      Q_reg_8 => Q_reg_219,
      \Q_reg_i_2__52_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(22),
      data25(0) => data25(22),
      data26(0) => data26(22),
      read_data_1(0) => read_data_1(22),
      read_data_2(0) => read_data_2(22),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_439
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_92,
      Q_reg_2 => Q_reg_93,
      Q_reg_3 => Q_reg_94,
      Q_reg_4 => Q_reg_95,
      Q_reg_5 => Q_reg_220,
      Q_reg_6 => Q_reg_221,
      Q_reg_7 => Q_reg_222,
      Q_reg_8 => Q_reg_223,
      Reset => Reset,
      data24(0) => data24(23),
      data25(0) => data25(23),
      data26(0) => data26(23),
      read_data_1(0) => read_data_1(23),
      read_data_2(0) => read_data_2(23),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_440
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_96,
      Q_reg_2 => Q_reg_97,
      Q_reg_3 => Q_reg_98,
      Q_reg_4 => Q_reg_99,
      Q_reg_5 => Q_reg_224,
      Q_reg_6 => Q_reg_225,
      Q_reg_7 => Q_reg_226,
      Q_reg_8 => Q_reg_227,
      \Q_reg_i_2__54_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(24),
      data25(0) => data25(24),
      data26(0) => data26(24),
      read_data_1(0) => read_data_1(24),
      read_data_2(0) => read_data_2(24),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_441
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_100,
      Q_reg_2 => Q_reg_101,
      Q_reg_3 => Q_reg_102,
      Q_reg_4 => Q_reg_103,
      Q_reg_5 => Q_reg_228,
      Q_reg_6 => Q_reg_229,
      Q_reg_7 => Q_reg_230,
      Q_reg_8 => Q_reg_231,
      Reset => Reset,
      data24(0) => data24(25),
      data25(0) => data25(25),
      data26(0) => data26(25),
      read_data_1(0) => read_data_1(25),
      read_data_2(0) => read_data_2(25),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_442
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_104,
      Q_reg_2 => Q_reg_105,
      Q_reg_3 => Q_reg_106,
      Q_reg_4 => Q_reg_107,
      Q_reg_5 => Q_reg_232,
      Q_reg_6 => Q_reg_233,
      Q_reg_7 => Q_reg_234,
      Q_reg_8 => Q_reg_235,
      \Q_reg_i_2__56_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(26),
      data25(0) => data25(26),
      data26(0) => data26(26),
      read_data_1(0) => read_data_1(26),
      read_data_2(0) => read_data_2(26),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_443
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_108,
      Q_reg_2 => Q_reg_109,
      Q_reg_3 => Q_reg_110,
      Q_reg_4 => Q_reg_111,
      Q_reg_5 => Q_reg_236,
      Q_reg_6 => Q_reg_237,
      Q_reg_7 => Q_reg_238,
      Q_reg_8 => Q_reg_239,
      Reset => Reset,
      data24(0) => data24(27),
      data25(0) => data25(27),
      data26(0) => data26(27),
      read_data_1(0) => read_data_1(27),
      read_data_2(0) => read_data_2(27),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_444
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_112,
      Q_reg_2 => Q_reg_113,
      Q_reg_3 => Q_reg_114,
      Q_reg_4 => Q_reg_115,
      Q_reg_5 => Q_reg_240,
      Q_reg_6 => Q_reg_241,
      Q_reg_7 => Q_reg_242,
      Q_reg_8 => Q_reg_243,
      \Q_reg_i_2__58_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(28),
      data25(0) => data25(28),
      data26(0) => data26(28),
      read_data_1(0) => read_data_1(28),
      read_data_2(0) => read_data_2(28),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_445
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_116,
      Q_reg_2 => Q_reg_117,
      Q_reg_3 => Q_reg_118,
      Q_reg_4 => Q_reg_119,
      Q_reg_5 => Q_reg_244,
      Q_reg_6 => Q_reg_245,
      Q_reg_7 => Q_reg_246,
      Q_reg_8 => Q_reg_247,
      Reset => Reset,
      data24(0) => data24(29),
      data25(0) => data25(29),
      data26(0) => data26(29),
      read_data_1(0) => read_data_1(29),
      read_data_2(0) => read_data_2(29),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_446
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_8,
      Q_reg_2 => Q_reg_9,
      Q_reg_3 => Q_reg_10,
      Q_reg_4 => Q_reg_11,
      Q_reg_5 => Q_reg_136,
      Q_reg_6 => Q_reg_137,
      Q_reg_7 => Q_reg_138,
      Q_reg_8 => Q_reg_139,
      \Q_reg_i_2__0_0\ => Q_reg_i_3,
      \Q_reg_i_2__0_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__32_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__32_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(2),
      data25(0) => data25(2),
      data26(0) => data26(2),
      read_data_1(0) => read_data_1(2),
      read_data_2(0) => read_data_2(2),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_447
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_120,
      Q_reg_2 => Q_reg_121,
      Q_reg_3 => Q_reg_122,
      Q_reg_4 => Q_reg_123,
      Q_reg_5 => Q_reg_248,
      Q_reg_6 => Q_reg_249,
      Q_reg_7 => Q_reg_250,
      Q_reg_8 => Q_reg_251,
      \Q_reg_i_2__60_0\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data24(0) => data24(30),
      data25(0) => data25(30),
      data26(0) => data26(30),
      read_data_1(0) => read_data_1(30),
      read_data_2(0) => read_data_2(30),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(3 downto 1) => read_register_2(4 downto 2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_448
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_124,
      Q_reg_2 => Q_reg_125,
      Q_reg_3 => Q_reg_126,
      Q_reg_4 => Q_reg_127,
      Q_reg_5 => Q_reg_252,
      Q_reg_6 => Q_reg_253,
      Q_reg_7 => Q_reg_254,
      Q_reg_8 => Q_reg_255,
      Reset => Reset,
      data24(0) => data24(31),
      data25(0) => data25(31),
      data26(0) => data26(31),
      read_data_1(0) => read_data_1(31),
      read_data_2(0) => read_data_2(31),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_449
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_12,
      Q_reg_2 => Q_reg_13,
      Q_reg_3 => Q_reg_14,
      Q_reg_4 => Q_reg_15,
      Q_reg_5 => Q_reg_140,
      Q_reg_6 => Q_reg_141,
      Q_reg_7 => Q_reg_142,
      Q_reg_8 => Q_reg_143,
      \Q_reg_i_2__1_0\ => Q_reg_i_3,
      \Q_reg_i_2__1_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__33_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__33_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(3),
      data25(0) => data25(3),
      data26(0) => data26(3),
      read_data_1(0) => read_data_1(3),
      read_data_2(0) => read_data_2(3),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_450
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_16,
      Q_reg_2 => Q_reg_17,
      Q_reg_3 => Q_reg_18,
      Q_reg_4 => Q_reg_19,
      Q_reg_5 => Q_reg_144,
      Q_reg_6 => Q_reg_145,
      Q_reg_7 => Q_reg_146,
      Q_reg_8 => Q_reg_147,
      \Q_reg_i_2__2_0\ => Q_reg_i_3,
      \Q_reg_i_2__2_1\ => Q_reg_i_3_0,
      \Q_reg_i_2__34_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__34_1\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data24(0) => data24(4),
      data25(0) => data25(4),
      data26(0) => data26(4),
      read_data_1(0) => read_data_1(4),
      read_data_2(0) => read_data_2(4),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_451
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_20,
      Q_reg_2 => Q_reg_21,
      Q_reg_3 => Q_reg_22,
      Q_reg_4 => Q_reg_23,
      Q_reg_5 => Q_reg_148,
      Q_reg_6 => Q_reg_149,
      Q_reg_7 => Q_reg_150,
      Q_reg_8 => Q_reg_151,
      \Q_reg_i_2__35_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__35_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__3_0\ => Q_reg_i_3,
      \Q_reg_i_2__3_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(5),
      data25(0) => data25(5),
      data26(0) => data26(5),
      read_data_1(0) => read_data_1(5),
      read_data_2(0) => read_data_2(5),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_452
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_24,
      Q_reg_2 => Q_reg_25,
      Q_reg_3 => Q_reg_26,
      Q_reg_4 => Q_reg_27,
      Q_reg_5 => Q_reg_152,
      Q_reg_6 => Q_reg_153,
      Q_reg_7 => Q_reg_154,
      Q_reg_8 => Q_reg_155,
      \Q_reg_i_2__36_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__36_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__4_0\ => Q_reg_i_3,
      \Q_reg_i_2__4_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(6),
      data25(0) => data25(6),
      data26(0) => data26(6),
      read_data_1(0) => read_data_1(6),
      read_data_2(0) => read_data_2(6),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_453
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_28,
      Q_reg_2 => Q_reg_29,
      Q_reg_3 => Q_reg_30,
      Q_reg_4 => Q_reg_31,
      Q_reg_5 => Q_reg_156,
      Q_reg_6 => Q_reg_157,
      Q_reg_7 => Q_reg_158,
      Q_reg_8 => Q_reg_159,
      \Q_reg_i_2__37_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__37_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__5_0\ => Q_reg_i_3,
      \Q_reg_i_2__5_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(7),
      data25(0) => data25(7),
      data26(0) => data26(7),
      read_data_1(0) => read_data_1(7),
      read_data_2(0) => read_data_2(7),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_454
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_33,
      Q_reg_3 => Q_reg_34,
      Q_reg_4 => Q_reg_35,
      Q_reg_5 => Q_reg_160,
      Q_reg_6 => Q_reg_161,
      Q_reg_7 => Q_reg_162,
      Q_reg_8 => Q_reg_163,
      \Q_reg_i_2__38_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__38_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__6_0\ => Q_reg_i_3,
      \Q_reg_i_2__6_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(8),
      data25(0) => data25(8),
      data26(0) => data26(8),
      read_data_1(0) => read_data_1(8),
      read_data_2(0) => read_data_2(8),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_455
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_37,
      Q_reg_3 => Q_reg_38,
      Q_reg_4 => Q_reg_39,
      Q_reg_5 => Q_reg_164,
      Q_reg_6 => Q_reg_165,
      Q_reg_7 => Q_reg_166,
      Q_reg_8 => Q_reg_167,
      \Q_reg_i_2__39_0\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__39_1\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__7_0\ => Q_reg_i_3,
      \Q_reg_i_2__7_1\ => Q_reg_i_3_0,
      Reset => Reset,
      data24(0) => data24(9),
      data25(0) => data25(9),
      data26(0) => data26(9),
      read_data_1(0) => read_data_1(9),
      read_data_2(0) => read_data_2(9),
      read_register_1(2 downto 0) => read_register_1(4 downto 2),
      read_register_2(2 downto 0) => read_register_2(4 downto 2),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_29 is
  port (
    data28 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_29 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_29;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_29 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_392
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_393
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_394
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_395
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_396
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_397
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_398
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_399
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_400
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_401
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_402
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_403
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_404
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_405
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_406
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_407
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_408
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_409
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_410
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_411
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_412
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_413
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_414
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_415
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_416
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_417
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_418
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_419
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_420
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_421
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_422
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_423
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data28(0) => data28(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_3 is
  port (
    HI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_3 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_3;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_3 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1256
     port map (
      Clock => Clock,
      HI(0) => HI(0),
      LO_EN => LO_EN,
      R(0) => R(0),
      Reset => Reset
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1257
     port map (
      Clock => Clock,
      HI(0) => HI(10),
      LO_EN => LO_EN,
      R(0) => R(10),
      Reset => Reset
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1258
     port map (
      Clock => Clock,
      HI(0) => HI(11),
      LO_EN => LO_EN,
      R(0) => R(11),
      Reset => Reset
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1259
     port map (
      Clock => Clock,
      HI(0) => HI(12),
      LO_EN => LO_EN,
      R(0) => R(12),
      Reset => Reset
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1260
     port map (
      Clock => Clock,
      HI(0) => HI(13),
      LO_EN => LO_EN,
      R(0) => R(13),
      Reset => Reset
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1261
     port map (
      Clock => Clock,
      HI(0) => HI(14),
      LO_EN => LO_EN,
      R(0) => R(14),
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1262
     port map (
      Clock => Clock,
      HI(0) => HI(15),
      LO_EN => LO_EN,
      R(0) => R(15),
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1263
     port map (
      Clock => Clock,
      HI(0) => HI(16),
      LO_EN => LO_EN,
      R(0) => R(16),
      Reset => Reset
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1264
     port map (
      Clock => Clock,
      HI(0) => HI(17),
      LO_EN => LO_EN,
      R(0) => R(17),
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1265
     port map (
      Clock => Clock,
      HI(0) => HI(18),
      LO_EN => LO_EN,
      R(0) => R(18),
      Reset => Reset
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1266
     port map (
      Clock => Clock,
      HI(0) => HI(19),
      LO_EN => LO_EN,
      R(0) => R(19),
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1267
     port map (
      Clock => Clock,
      HI(0) => HI(1),
      LO_EN => LO_EN,
      R(0) => R(1),
      Reset => Reset
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1268
     port map (
      Clock => Clock,
      HI(0) => HI(20),
      LO_EN => LO_EN,
      R(0) => R(20),
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1269
     port map (
      Clock => Clock,
      HI(0) => HI(21),
      LO_EN => LO_EN,
      R(0) => R(21),
      Reset => Reset
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1270
     port map (
      Clock => Clock,
      HI(0) => HI(22),
      LO_EN => LO_EN,
      R(0) => R(22),
      Reset => Reset
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1271
     port map (
      Clock => Clock,
      HI(0) => HI(23),
      LO_EN => LO_EN,
      R(0) => R(23),
      Reset => Reset
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1272
     port map (
      Clock => Clock,
      HI(0) => HI(24),
      LO_EN => LO_EN,
      R(0) => R(24),
      Reset => Reset
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1273
     port map (
      Clock => Clock,
      HI(0) => HI(25),
      LO_EN => LO_EN,
      R(0) => R(25),
      Reset => Reset
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1274
     port map (
      Clock => Clock,
      HI(0) => HI(26),
      LO_EN => LO_EN,
      R(0) => R(26),
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1275
     port map (
      Clock => Clock,
      HI(0) => HI(27),
      LO_EN => LO_EN,
      R(0) => R(27),
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1276
     port map (
      Clock => Clock,
      HI(0) => HI(28),
      LO_EN => LO_EN,
      R(0) => R(28),
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1277
     port map (
      Clock => Clock,
      HI(0) => HI(29),
      LO_EN => LO_EN,
      R(0) => R(29),
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1278
     port map (
      Clock => Clock,
      HI(0) => HI(2),
      LO_EN => LO_EN,
      R(0) => R(2),
      Reset => Reset
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1279
     port map (
      Clock => Clock,
      HI(0) => HI(30),
      LO_EN => LO_EN,
      R(0) => R(30),
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1280
     port map (
      Clock => Clock,
      HI(0) => HI(31),
      LO_EN => LO_EN,
      R(0) => R(31),
      Reset => Reset
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1281
     port map (
      Clock => Clock,
      HI(0) => HI(3),
      LO_EN => LO_EN,
      R(0) => R(3),
      Reset => Reset
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1282
     port map (
      Clock => Clock,
      HI(0) => HI(4),
      LO_EN => LO_EN,
      R(0) => R(4),
      Reset => Reset
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1283
     port map (
      Clock => Clock,
      HI(0) => HI(5),
      LO_EN => LO_EN,
      R(0) => R(5),
      Reset => Reset
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1284
     port map (
      Clock => Clock,
      HI(0) => HI(6),
      LO_EN => LO_EN,
      R(0) => R(6),
      Reset => Reset
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1285
     port map (
      Clock => Clock,
      HI(0) => HI(7),
      LO_EN => LO_EN,
      R(0) => R(7),
      Reset => Reset
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1286
     port map (
      Clock => Clock,
      HI(0) => HI(8),
      LO_EN => LO_EN,
      R(0) => R(8),
      Reset => Reset
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1287
     port map (
      Clock => Clock,
      HI(0) => HI(9),
      LO_EN => LO_EN,
      R(0) => R(9),
      Reset => Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_30 is
  port (
    data29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_30 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_30;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_30 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_360
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_361
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_362
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_363
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_364
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_365
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_366
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_367
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_368
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_369
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_370
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_371
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_372
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_373
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_374
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_375
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_376
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_377
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_378
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_379
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_380
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_381
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_382
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_383
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_384
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_385
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_386
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_387
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_388
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_389
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_390
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_391
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data29(0) => data29(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_31 is
  port (
    data2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_31 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_31;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_31 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_328
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_329
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_330
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_331
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_332
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_333
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_334
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_335
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_336
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_337
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_338
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_339
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_340
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_341
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_342
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_343
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_344
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_345
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_346
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_347
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_348
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_349
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_350
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_351
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_352
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_353
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_354
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_355
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_356
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_357
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_358
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_359
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data2(0) => data2(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_32 is
  port (
    data30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_32 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_32;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_32 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_296
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_297
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_298
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_299
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_300
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_301
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_302
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_303
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_304
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_305
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_306
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_307
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_308
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_309
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_310
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_311
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_312
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_313
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_314
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_315
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_316
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_317
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_318
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_319
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_320
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_321
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_322
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_323
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_324
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_325
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_326
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_327
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data30(0) => data30(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_33 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_3 : in STD_LOGIC;
    data29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_3_0 : in STD_LOGIC;
    data28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_i_2__30\ : in STD_LOGIC;
    \Q_reg_i_2__30_0\ : in STD_LOGIC;
    \Q_reg_i_2__40\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_33 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_33;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_33 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_264
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__30\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__30_0\ => \Q_reg_i_2__30_0\,
      Q_reg_i_3 => Q_reg_i_3,
      Q_reg_i_3_0 => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(0),
      data29(0) => data29(0),
      data30(0) => data30(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_265
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__40\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__40_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__8\ => Q_reg_i_3,
      \Q_reg_i_2__8_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(10),
      data29(0) => data29(10),
      data30(0) => data30(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_266
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__41\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__41_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__9\ => Q_reg_i_3,
      \Q_reg_i_2__9_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(11),
      data29(0) => data29(11),
      data30(0) => data30(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_267
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__10\ => Q_reg_i_3,
      \Q_reg_i_2__10_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__42\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__42_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(12),
      data29(0) => data29(12),
      data30(0) => data30(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_268
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__11\ => Q_reg_i_3,
      \Q_reg_i_2__11_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__43\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(13),
      data29(0) => data29(13),
      data30(0) => data30(13),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_269
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__12\ => Q_reg_i_3,
      \Q_reg_i_2__12_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__44\ => \Q_reg_i_2__40\,
      \Q_reg_i_2__44_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(14),
      data29(0) => data29(14),
      data30(0) => data30(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_270
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__13\ => Q_reg_i_3,
      \Q_reg_i_2__13_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__45\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(15),
      data29(0) => data29(15),
      data30(0) => data30(15),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_271
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__46\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(16),
      data29(0) => data29(16),
      data30(0) => data30(16),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_272
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(17),
      data29(0) => data29(17),
      data30(0) => data30(17),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_273
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__48\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(18),
      data29(0) => data29(18),
      data30(0) => data30(18),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_274
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(19),
      data29(0) => data29(19),
      data30(0) => data30(19),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_275
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      Q_reg_i_2 => Q_reg_i_3,
      Q_reg_i_2_0 => Q_reg_i_3_0,
      \Q_reg_i_2__31\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__31_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(1),
      data29(0) => data29(1),
      data30(0) => data30(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_276
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__50\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(20),
      data29(0) => data29(20),
      data30(0) => data30(20),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_277
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(21),
      data29(0) => data29(21),
      data30(0) => data30(21),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_278
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__52\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(22),
      data29(0) => data29(22),
      data30(0) => data30(22),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_279
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(23),
      data29(0) => data29(23),
      data30(0) => data30(23),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_280
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__54\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(24),
      data29(0) => data29(24),
      data30(0) => data30(24),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_281
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(25),
      data29(0) => data29(25),
      data30(0) => data30(25),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_282
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__56\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(26),
      data29(0) => data29(26),
      data30(0) => data30(26),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_283
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(27),
      data29(0) => data29(27),
      data30(0) => data30(27),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_284
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__58\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(28),
      data29(0) => data29(28),
      data30(0) => data30(28),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_285
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(29),
      data29(0) => data29(29),
      data30(0) => data30(29),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_286
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__0\ => Q_reg_i_3,
      \Q_reg_i_2__0_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__32\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__32_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(2),
      data29(0) => data29(2),
      data30(0) => data30(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_287
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__60\ => \Q_reg_i_2__40\,
      Reset => Reset,
      data28(0) => data28(30),
      data29(0) => data29(30),
      data30(0) => data30(30),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_288
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data28(0) => data28(31),
      data29(0) => data29(31),
      data30(0) => data30(31),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_289
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__1\ => Q_reg_i_3,
      \Q_reg_i_2__1_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__33\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__33_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(3),
      data29(0) => data29(3),
      data30(0) => data30(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_290
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__2\ => Q_reg_i_3,
      \Q_reg_i_2__2_0\ => Q_reg_i_3_0,
      \Q_reg_i_2__34\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__34_0\ => \Q_reg_i_2__30_0\,
      Reset => Reset,
      data28(0) => data28(4),
      data29(0) => data29(4),
      data30(0) => data30(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_291
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__3\ => Q_reg_i_3,
      \Q_reg_i_2__35\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__35_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__3_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(5),
      data29(0) => data29(5),
      data30(0) => data30(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_292
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__36\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__36_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__4\ => Q_reg_i_3,
      \Q_reg_i_2__4_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(6),
      data29(0) => data29(6),
      data30(0) => data30(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_293
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__37\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__37_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__5\ => Q_reg_i_3,
      \Q_reg_i_2__5_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(7),
      data29(0) => data29(7),
      data30(0) => data30(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_294
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__38\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__38_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__6\ => Q_reg_i_3,
      \Q_reg_i_2__6_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(8),
      data29(0) => data29(8),
      data30(0) => data30(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_295
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_2__39\ => \Q_reg_i_2__30\,
      \Q_reg_i_2__39_0\ => \Q_reg_i_2__30_0\,
      \Q_reg_i_2__7\ => Q_reg_i_3,
      \Q_reg_i_2__7_0\ => Q_reg_i_3_0,
      Reset => Reset,
      data28(0) => data28(9),
      data29(0) => data29(9),
      data30(0) => data30(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_34 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_64 : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_6 : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_6_0 : in STD_LOGIC;
    data0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_65 : in STD_LOGIC;
    Q_reg_66 : in STD_LOGIC;
    Q_reg_67 : in STD_LOGIC;
    Q_reg_68 : in STD_LOGIC;
    Q_reg_69 : in STD_LOGIC;
    Q_reg_70 : in STD_LOGIC;
    Q_reg_71 : in STD_LOGIC;
    Q_reg_72 : in STD_LOGIC;
    Q_reg_73 : in STD_LOGIC;
    Q_reg_74 : in STD_LOGIC;
    Q_reg_75 : in STD_LOGIC;
    Q_reg_76 : in STD_LOGIC;
    Q_reg_77 : in STD_LOGIC;
    Q_reg_78 : in STD_LOGIC;
    Q_reg_79 : in STD_LOGIC;
    Q_reg_80 : in STD_LOGIC;
    Q_reg_81 : in STD_LOGIC;
    Q_reg_82 : in STD_LOGIC;
    Q_reg_83 : in STD_LOGIC;
    Q_reg_84 : in STD_LOGIC;
    Q_reg_85 : in STD_LOGIC;
    Q_reg_86 : in STD_LOGIC;
    Q_reg_87 : in STD_LOGIC;
    Q_reg_88 : in STD_LOGIC;
    Q_reg_89 : in STD_LOGIC;
    Q_reg_90 : in STD_LOGIC;
    Q_reg_91 : in STD_LOGIC;
    Q_reg_92 : in STD_LOGIC;
    Q_reg_93 : in STD_LOGIC;
    Q_reg_94 : in STD_LOGIC;
    Q_reg_95 : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q_reg_96 : in STD_LOGIC;
    \Q_reg_i_5__31\ : in STD_LOGIC;
    \Q_reg_i_5__31_0\ : in STD_LOGIC;
    Q_reg_97 : in STD_LOGIC;
    Q_reg_98 : in STD_LOGIC;
    Q_reg_99 : in STD_LOGIC;
    Q_reg_100 : in STD_LOGIC;
    Q_reg_101 : in STD_LOGIC;
    Q_reg_102 : in STD_LOGIC;
    Q_reg_103 : in STD_LOGIC;
    Q_reg_104 : in STD_LOGIC;
    Q_reg_105 : in STD_LOGIC;
    Q_reg_106 : in STD_LOGIC;
    \Q_reg_i_5__41\ : in STD_LOGIC;
    Q_reg_107 : in STD_LOGIC;
    Q_reg_108 : in STD_LOGIC;
    Q_reg_109 : in STD_LOGIC;
    Q_reg_110 : in STD_LOGIC;
    Q_reg_111 : in STD_LOGIC;
    Q_reg_112 : in STD_LOGIC;
    Q_reg_113 : in STD_LOGIC;
    Q_reg_114 : in STD_LOGIC;
    Q_reg_115 : in STD_LOGIC;
    Q_reg_116 : in STD_LOGIC;
    Q_reg_117 : in STD_LOGIC;
    Q_reg_118 : in STD_LOGIC;
    Q_reg_119 : in STD_LOGIC;
    Q_reg_120 : in STD_LOGIC;
    Q_reg_121 : in STD_LOGIC;
    Q_reg_122 : in STD_LOGIC;
    Q_reg_123 : in STD_LOGIC;
    Q_reg_124 : in STD_LOGIC;
    Q_reg_125 : in STD_LOGIC;
    Q_reg_126 : in STD_LOGIC;
    Q_reg_127 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_34 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_34;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_34 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_232
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_64,
      Q_reg_4 => Q_reg_96,
      \Q_reg_i_5__31_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__31_1\ => \Q_reg_i_5__31_0\,
      Q_reg_i_6_0 => Q_reg_i_6,
      Q_reg_i_6_1 => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(0),
      data1(0) => data1(0),
      data2(0) => data2(0),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_233
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_74,
      Q_reg_4 => Q_reg_106,
      \Q_reg_i_5__41_0\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__41_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__9_0\ => Q_reg_i_6,
      \Q_reg_i_5__9_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(10),
      data1(0) => data1(10),
      data2(0) => data2(10),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_234
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_75,
      Q_reg_4 => Q_reg_107,
      \Q_reg_i_5__10_0\ => Q_reg_i_6,
      \Q_reg_i_5__10_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__42_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__42_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(11),
      data1(0) => data1(11),
      data2(0) => data2(11),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_235
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_76,
      Q_reg_4 => Q_reg_108,
      \Q_reg_i_5__11_0\ => Q_reg_i_6,
      \Q_reg_i_5__11_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__43_0\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__43_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(12),
      data1(0) => data1(12),
      data2(0) => data2(12),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_236
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_77,
      Q_reg_4 => Q_reg_109,
      \Q_reg_i_5__12_0\ => Q_reg_i_6,
      \Q_reg_i_5__12_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__44_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(13),
      data1(0) => data1(13),
      data2(0) => data2(13),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_237
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_78,
      Q_reg_4 => Q_reg_110,
      \Q_reg_i_5__13_0\ => Q_reg_i_6,
      \Q_reg_i_5__13_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__45_0\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__45_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(14),
      data1(0) => data1(14),
      data2(0) => data2(14),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_238
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_79,
      Q_reg_4 => Q_reg_111,
      \Q_reg_i_5__14_0\ => Q_reg_i_6,
      \Q_reg_i_5__14_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__46_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(15),
      data1(0) => data1(15),
      data2(0) => data2(15),
      read_register_1(0) => read_register_1(2),
      read_register_2(1 downto 0) => read_register_2(2 downto 1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_239
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_80,
      Q_reg_4 => Q_reg_112,
      \Q_reg_i_5__47_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(16),
      data1(0) => data1(16),
      data2(0) => data2(16),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_240
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_81,
      Q_reg_4 => Q_reg_113,
      Reset => Reset,
      data0(0) => data0(17),
      data1(0) => data1(17),
      data2(0) => data2(17),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_241
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_82,
      Q_reg_4 => Q_reg_114,
      \Q_reg_i_5__49_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(18),
      data1(0) => data1(18),
      data2(0) => data2(18),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_242
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_83,
      Q_reg_4 => Q_reg_115,
      Reset => Reset,
      data0(0) => data0(19),
      data1(0) => data1(19),
      data2(0) => data2(19),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_243
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_65,
      Q_reg_4 => Q_reg_97,
      \Q_reg_i_5__0_0\ => Q_reg_i_6,
      \Q_reg_i_5__0_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__32_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__32_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(1),
      data1(0) => data1(1),
      data2(0) => data2(1),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_244
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_84,
      Q_reg_4 => Q_reg_116,
      \Q_reg_i_5__51_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(20),
      data1(0) => data1(20),
      data2(0) => data2(20),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_245
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_85,
      Q_reg_4 => Q_reg_117,
      Reset => Reset,
      data0(0) => data0(21),
      data1(0) => data1(21),
      data2(0) => data2(21),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_246
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_86,
      Q_reg_4 => Q_reg_118,
      \Q_reg_i_5__53_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(22),
      data1(0) => data1(22),
      data2(0) => data2(22),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_247
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_87,
      Q_reg_4 => Q_reg_119,
      Reset => Reset,
      data0(0) => data0(23),
      data1(0) => data1(23),
      data2(0) => data2(23),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_248
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_88,
      Q_reg_4 => Q_reg_120,
      \Q_reg_i_5__55_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(24),
      data1(0) => data1(24),
      data2(0) => data2(24),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_249
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_89,
      Q_reg_4 => Q_reg_121,
      Reset => Reset,
      data0(0) => data0(25),
      data1(0) => data1(25),
      data2(0) => data2(25),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_250
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_90,
      Q_reg_4 => Q_reg_122,
      \Q_reg_i_5__57_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(26),
      data1(0) => data1(26),
      data2(0) => data2(26),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_251
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_91,
      Q_reg_4 => Q_reg_123,
      Reset => Reset,
      data0(0) => data0(27),
      data1(0) => data1(27),
      data2(0) => data2(27),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_252
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_92,
      Q_reg_4 => Q_reg_124,
      \Q_reg_i_5__59_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(28),
      data1(0) => data1(28),
      data2(0) => data2(28),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_253
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_93,
      Q_reg_4 => Q_reg_125,
      Reset => Reset,
      data0(0) => data0(29),
      data1(0) => data1(29),
      data2(0) => data2(29),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_254
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_66,
      Q_reg_4 => Q_reg_98,
      \Q_reg_i_5__1_0\ => Q_reg_i_6,
      \Q_reg_i_5__1_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__33_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__33_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(2),
      data1(0) => data1(2),
      data2(0) => data2(2),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_255
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_94,
      Q_reg_4 => Q_reg_126,
      \Q_reg_i_5__61_0\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data0(0) => data0(30),
      data1(0) => data1(30),
      data2(0) => data2(30),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(1) => read_register_2(2),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_256
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_95,
      Q_reg_4 => Q_reg_127,
      Reset => Reset,
      data0(0) => data0(31),
      data1(0) => data1(31),
      data2(0) => data2(31),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_257
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_67,
      Q_reg_4 => Q_reg_99,
      \Q_reg_i_5__2_0\ => Q_reg_i_6,
      \Q_reg_i_5__2_1\ => Q_reg_i_6_0,
      \Q_reg_i_5__34_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__34_1\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data0(0) => data0(3),
      data1(0) => data1(3),
      data2(0) => data2(3),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_258
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_68,
      Q_reg_4 => Q_reg_100,
      \Q_reg_i_5__35_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__35_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__3_0\ => Q_reg_i_6,
      \Q_reg_i_5__3_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(4),
      data1(0) => data1(4),
      data2(0) => data2(4),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_259
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_69,
      Q_reg_4 => Q_reg_101,
      \Q_reg_i_5__36_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__36_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__4_0\ => Q_reg_i_6,
      \Q_reg_i_5__4_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(5),
      data1(0) => data1(5),
      data2(0) => data2(5),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_260
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_70,
      Q_reg_4 => Q_reg_102,
      \Q_reg_i_5__37_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__37_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__5_0\ => Q_reg_i_6,
      \Q_reg_i_5__5_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(6),
      data1(0) => data1(6),
      data2(0) => data2(6),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_261
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_71,
      Q_reg_4 => Q_reg_103,
      \Q_reg_i_5__38_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__38_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__6_0\ => Q_reg_i_6,
      \Q_reg_i_5__6_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(7),
      data1(0) => data1(7),
      data2(0) => data2(7),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_262
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_72,
      Q_reg_4 => Q_reg_104,
      \Q_reg_i_5__39_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__39_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__7_0\ => Q_reg_i_6,
      \Q_reg_i_5__7_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(8),
      data1(0) => data1(8),
      data2(0) => data2(8),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_263
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      Q_reg_3 => Q_reg_73,
      Q_reg_4 => Q_reg_105,
      \Q_reg_i_5__40_0\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__40_1\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__8_0\ => Q_reg_i_6,
      \Q_reg_i_5__8_1\ => Q_reg_i_6_0,
      Reset => Reset,
      data0(0) => data0(9),
      data1(0) => data1(9),
      data2(0) => data2(9),
      read_register_1(0) => read_register_1(2),
      read_register_2(0) => read_register_2(2),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_35 is
  port (
    data4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_35 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_35;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_35 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_200
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_201
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_202
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_203
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_204
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_205
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_206
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_207
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_208
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_209
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_210
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_211
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_212
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_213
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_214
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_215
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_216
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_217
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_218
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_219
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_220
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_221
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_222
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_223
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_224
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_225
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_226
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_227
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_228
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_229
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_230
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_231
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data4(0) => data4(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_36 is
  port (
    data5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_36 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_36;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_36 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_168
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_169
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_170
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_171
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_172
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_173
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_174
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_175
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_176
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_177
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_178
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_179
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_180
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_181
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_182
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_183
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_184
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_185
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_186
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_187
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_188
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_189
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_190
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_191
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_192
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_193
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_194
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_195
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_196
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_197
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_198
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_199
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data5(0) => data5(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_37 is
  port (
    data6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_37 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_37;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_37 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_136
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_137
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_138
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_139
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_140
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_141
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_142
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_143
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_144
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_145
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_146
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_147
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_148
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_149
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_150
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_151
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_152
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_153
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_154
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_155
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_156
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_157
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_158
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_159
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_160
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_161
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_162
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_163
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_164
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_165
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_166
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_167
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data6(0) => data6(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_38 is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC;
    Q_reg_41 : out STD_LOGIC;
    Q_reg_42 : out STD_LOGIC;
    Q_reg_43 : out STD_LOGIC;
    Q_reg_44 : out STD_LOGIC;
    Q_reg_45 : out STD_LOGIC;
    Q_reg_46 : out STD_LOGIC;
    Q_reg_47 : out STD_LOGIC;
    Q_reg_48 : out STD_LOGIC;
    Q_reg_49 : out STD_LOGIC;
    Q_reg_50 : out STD_LOGIC;
    Q_reg_51 : out STD_LOGIC;
    Q_reg_52 : out STD_LOGIC;
    Q_reg_53 : out STD_LOGIC;
    Q_reg_54 : out STD_LOGIC;
    Q_reg_55 : out STD_LOGIC;
    Q_reg_56 : out STD_LOGIC;
    Q_reg_57 : out STD_LOGIC;
    Q_reg_58 : out STD_LOGIC;
    Q_reg_59 : out STD_LOGIC;
    Q_reg_60 : out STD_LOGIC;
    Q_reg_61 : out STD_LOGIC;
    Q_reg_62 : out STD_LOGIC;
    Q_reg_63 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    data6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_6 : in STD_LOGIC;
    data5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg_i_6_0 : in STD_LOGIC;
    data4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    read_register_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q_reg_i_5__31\ : in STD_LOGIC;
    \Q_reg_i_5__31_0\ : in STD_LOGIC;
    \Q_reg_i_5__41\ : in STD_LOGIC;
    read_register_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_38 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_38;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_38 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_104
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__31\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__31_0\ => \Q_reg_i_5__31_0\,
      Q_reg_i_6 => Q_reg_i_6,
      Q_reg_i_6_0 => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(0),
      data5(0) => data5(0),
      data6(0) => data6(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_105
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_9,
      Q_reg_1 => Q_reg_41,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__41\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__41_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__9\ => Q_reg_i_6,
      \Q_reg_i_5__9_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(10),
      data5(0) => data5(10),
      data6(0) => data6(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_106
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_10,
      Q_reg_1 => Q_reg_42,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__10\ => Q_reg_i_6,
      \Q_reg_i_5__10_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__42\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__42_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(11),
      data5(0) => data5(11),
      data6(0) => data6(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_107
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_11,
      Q_reg_1 => Q_reg_43,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__11\ => Q_reg_i_6,
      \Q_reg_i_5__11_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__43\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__43_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(12),
      data5(0) => data5(12),
      data6(0) => data6(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_108
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_12,
      Q_reg_1 => Q_reg_44,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__12\ => Q_reg_i_6,
      \Q_reg_i_5__12_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__44\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(13),
      data5(0) => data5(13),
      data6(0) => data6(13),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_109
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_13,
      Q_reg_1 => Q_reg_45,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__13\ => Q_reg_i_6,
      \Q_reg_i_5__13_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__45\ => \Q_reg_i_5__41\,
      \Q_reg_i_5__45_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(14),
      data5(0) => data5(14),
      data6(0) => data6(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_110
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_14,
      Q_reg_1 => Q_reg_46,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__14\ => Q_reg_i_6,
      \Q_reg_i_5__14_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__46\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(15),
      data5(0) => data5(15),
      data6(0) => data6(15),
      read_register_2(0) => read_register_2(1),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_111
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_15,
      Q_reg_1 => Q_reg_47,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__47\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(16),
      data5(0) => data5(16),
      data6(0) => data6(16),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_112
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_16,
      Q_reg_1 => Q_reg_48,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(17),
      data5(0) => data5(17),
      data6(0) => data6(17),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_113
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_17,
      Q_reg_1 => Q_reg_49,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__49\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(18),
      data5(0) => data5(18),
      data6(0) => data6(18),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_114
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_18,
      Q_reg_1 => Q_reg_50,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(19),
      data5(0) => data5(19),
      data6(0) => data6(19),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_115
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_32,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__0\ => Q_reg_i_6,
      \Q_reg_i_5__0_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__32\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__32_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(1),
      data5(0) => data5(1),
      data6(0) => data6(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_116
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_19,
      Q_reg_1 => Q_reg_51,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__51\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(20),
      data5(0) => data5(20),
      data6(0) => data6(20),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_117
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_20,
      Q_reg_1 => Q_reg_52,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(21),
      data5(0) => data5(21),
      data6(0) => data6(21),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_118
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_21,
      Q_reg_1 => Q_reg_53,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__53\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(22),
      data5(0) => data5(22),
      data6(0) => data6(22),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_119
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_22,
      Q_reg_1 => Q_reg_54,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(23),
      data5(0) => data5(23),
      data6(0) => data6(23),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_120
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_23,
      Q_reg_1 => Q_reg_55,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__55\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(24),
      data5(0) => data5(24),
      data6(0) => data6(24),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_121
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_24,
      Q_reg_1 => Q_reg_56,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(25),
      data5(0) => data5(25),
      data6(0) => data6(25),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_122
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_25,
      Q_reg_1 => Q_reg_57,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__57\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(26),
      data5(0) => data5(26),
      data6(0) => data6(26),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_123
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_26,
      Q_reg_1 => Q_reg_58,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(27),
      data5(0) => data5(27),
      data6(0) => data6(27),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_124
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_27,
      Q_reg_1 => Q_reg_59,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__59\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(28),
      data5(0) => data5(28),
      data6(0) => data6(28),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_125
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_28,
      Q_reg_1 => Q_reg_60,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(29),
      data5(0) => data5(29),
      data6(0) => data6(29),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_126
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_1,
      Q_reg_1 => Q_reg_33,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__1\ => Q_reg_i_6,
      \Q_reg_i_5__1_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__33\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__33_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(2),
      data5(0) => data5(2),
      data6(0) => data6(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_127
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_61,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__61\ => \Q_reg_i_5__41\,
      Reset => Reset,
      data4(0) => data4(30),
      data5(0) => data5(30),
      data6(0) => data6(30),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(0) => read_register_2(0),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_128
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => Q_reg_62,
      Q_reg_2 => Q_reg_63,
      Reset => Reset,
      data4(0) => data4(31),
      data5(0) => data5(31),
      data6(0) => data6(31),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_129
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => Q_reg_34,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__2\ => Q_reg_i_6,
      \Q_reg_i_5__2_0\ => Q_reg_i_6_0,
      \Q_reg_i_5__34\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__34_0\ => \Q_reg_i_5__31_0\,
      Reset => Reset,
      data4(0) => data4(3),
      data5(0) => data5(3),
      data6(0) => data6(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_130
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_3,
      Q_reg_1 => Q_reg_35,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__3\ => Q_reg_i_6,
      \Q_reg_i_5__35\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__35_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__3_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(4),
      data5(0) => data5(4),
      data6(0) => data6(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_131
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_4,
      Q_reg_1 => Q_reg_36,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__36\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__36_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__4\ => Q_reg_i_6,
      \Q_reg_i_5__4_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(5),
      data5(0) => data5(5),
      data6(0) => data6(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_132
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_5,
      Q_reg_1 => Q_reg_37,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__37\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__37_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__5\ => Q_reg_i_6,
      \Q_reg_i_5__5_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(6),
      data5(0) => data5(6),
      data6(0) => data6(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_133
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_6,
      Q_reg_1 => Q_reg_38,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__38\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__38_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__6\ => Q_reg_i_6,
      \Q_reg_i_5__6_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(7),
      data5(0) => data5(7),
      data6(0) => data6(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_134
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_7,
      Q_reg_1 => Q_reg_39,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__39\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__39_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__7\ => Q_reg_i_6,
      \Q_reg_i_5__7_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(8),
      data5(0) => data5(8),
      data6(0) => data6(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_135
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg_8,
      Q_reg_1 => Q_reg_40,
      Q_reg_2 => Q_reg_63,
      \Q_reg_i_5__40\ => \Q_reg_i_5__31\,
      \Q_reg_i_5__40_0\ => \Q_reg_i_5__31_0\,
      \Q_reg_i_5__8\ => Q_reg_i_6,
      \Q_reg_i_5__8_0\ => Q_reg_i_6_0,
      Reset => Reset,
      data4(0) => data4(9),
      data5(0) => data5(9),
      data6(0) => data6(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_39 is
  port (
    data8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_39 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_39;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_39 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_72
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_73
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_74
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_75
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_76
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_77
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_78
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_79
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_80
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_81
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_82
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_83
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_84
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_85
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_86
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_87
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_88
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_89
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_90
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_91
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_92
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_93
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_94
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_95
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_96
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_97
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_98
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_99
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_100
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_101
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_102
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_103
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data8(0) => data8(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_4 is
  port (
    signExtend_output : out STD_LOGIC_VECTOR ( 5 downto 0 );
    input_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    input_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    read_register_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    read_register_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_rep : out STD_LOGIC;
    Q_reg_rep_0 : out STD_LOGIC;
    \Q_reg_rep__0\ : out STD_LOGIC;
    Q_reg_rep_1 : out STD_LOGIC;
    Q_reg_rep_2 : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    Q_reg_2 : out STD_LOGIC;
    Q_reg_3 : out STD_LOGIC;
    Q_reg_4 : out STD_LOGIC;
    Q_reg_5 : out STD_LOGIC;
    Q_reg_6 : out STD_LOGIC;
    Q_reg_7 : out STD_LOGIC;
    Q_reg_8 : out STD_LOGIC;
    Q_reg_9 : out STD_LOGIC;
    Q_reg_10 : out STD_LOGIC;
    Q_reg_11 : out STD_LOGIC;
    Q_reg_12 : out STD_LOGIC;
    Q_reg_13 : out STD_LOGIC;
    Q_reg_14 : out STD_LOGIC;
    Q_reg_15 : out STD_LOGIC;
    Q_reg_16 : out STD_LOGIC;
    Q_reg_17 : out STD_LOGIC;
    Q_reg_18 : out STD_LOGIC;
    Q_reg_19 : out STD_LOGIC;
    Q_reg_20 : out STD_LOGIC;
    Q_reg_21 : out STD_LOGIC;
    Q_reg_22 : out STD_LOGIC;
    Q_reg_23 : out STD_LOGIC;
    Q_reg_24 : out STD_LOGIC;
    Q_reg_25 : out STD_LOGIC;
    Q_reg_26 : out STD_LOGIC;
    Q_reg_27 : out STD_LOGIC;
    Q_reg_28 : out STD_LOGIC;
    Q_reg_29 : out STD_LOGIC;
    Q_reg_30 : out STD_LOGIC;
    Q_reg_31 : out STD_LOGIC;
    Q_reg_32 : out STD_LOGIC;
    Q_reg_33 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_34 : out STD_LOGIC;
    Q_reg_35 : out STD_LOGIC;
    Q_reg_36 : out STD_LOGIC;
    Q_reg_37 : out STD_LOGIC;
    Q_reg_38 : out STD_LOGIC;
    Q_reg_39 : out STD_LOGIC;
    Q_reg_40 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_42 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q_reg_43 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_44 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q_reg_45 : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    RegDst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_46 : in STD_LOGIC;
    Q_reg_47 : in STD_LOGIC;
    \FSM_sequential_current_state_reg[0]\ : in STD_LOGIC;
    Shamt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q_i_3__30\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ALU_B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \Q_i_2__10\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_4 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_4;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_4 is
  signal \L1[0].FF_n_1\ : STD_LOGIC;
  signal \L1[31].FF_n_3\ : STD_LOGIC;
  signal \L1[3].FF_n_1\ : STD_LOGIC;
  signal Op : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q_reg_1\ : STD_LOGIC;
  signal \^q_reg_10\ : STD_LOGIC;
  signal \^q_reg_13\ : STD_LOGIC;
  signal \^q_reg_16\ : STD_LOGIC;
  signal \^q_reg_19\ : STD_LOGIC;
  signal \^q_reg_22\ : STD_LOGIC;
  signal \^q_reg_24\ : STD_LOGIC;
  signal \^q_reg_4\ : STD_LOGIC;
  signal \^q_reg_42\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q_reg_44\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q_reg_7\ : STD_LOGIC;
  signal \^input_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^read_register_2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^signextend_output\ : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
  Q_reg(1 downto 0) <= \^q_reg\(1 downto 0);
  Q_reg_1 <= \^q_reg_1\;
  Q_reg_10 <= \^q_reg_10\;
  Q_reg_13 <= \^q_reg_13\;
  Q_reg_16 <= \^q_reg_16\;
  Q_reg_19 <= \^q_reg_19\;
  Q_reg_22 <= \^q_reg_22\;
  Q_reg_24 <= \^q_reg_24\;
  Q_reg_4 <= \^q_reg_4\;
  Q_reg_42(11 downto 0) <= \^q_reg_42\(11 downto 0);
  Q_reg_44(11 downto 0) <= \^q_reg_44\(11 downto 0);
  Q_reg_7 <= \^q_reg_7\;
  input_1(4 downto 0) <= \^input_1\(4 downto 0);
  read_register_2(4 downto 0) <= \^read_register_2\(4 downto 0);
  signExtend_output(5 downto 0) <= \^signextend_output\(5 downto 0);
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1224
     port map (
      ALU_B(3 downto 0) => ALU_B(4 downto 1),
      Clock => Clock,
      \FSM_sequential_current_state[0]_i_3\ => \^signextend_output\(4),
      \FSM_sequential_current_state[0]_i_3_0\ => \^signextend_output\(1),
      \FSM_sequential_current_state[0]_i_3_1\ => \^signextend_output\(2),
      \FSM_sequential_current_state[0]_i_3_2\ => \^signextend_output\(5),
      \FSM_sequential_current_state[0]_i_3_3\ => \^signextend_output\(3),
      MemoryDataIn(0) => MemoryDataIn(0),
      \Q_i_2__16\(1) => \^q_reg_44\(8),
      \Q_i_2__16\(0) => \^q_reg_44\(4),
      \Q_i_2__16_0\(0) => \Q_i_2__10\(0),
      Q_reg_0 => \^signextend_output\(0),
      Q_reg_1 => \L1[0].FF_n_1\,
      Q_reg_2(0) => Q_reg_43(0),
      Q_reg_3(0) => \^q_reg_44\(0),
      Q_reg_4 => Q_reg_45,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1225
     port map (
      ALU_B(6 downto 0) => ALU_B(14 downto 8),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(10),
      Q_reg_0(0) => \^q_reg_42\(8),
      Q_reg_1(0) => \^q_reg_44\(10),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_0(0) => input_0(4)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1226
     port map (
      ALU_B(6 downto 0) => ALU_B(15 downto 9),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(11),
      Q_reg_0(0) => \^q_reg_42\(9),
      Q_reg_1(0) => \^q_reg_44\(11),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_1(0) => \^input_1\(0)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1227
     port map (
      ALU_B(3 downto 0) => ALU_B(13 downto 10),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(12),
      Q_reg_0 => \^input_1\(1),
      Q_reg_1(0) => \^q_reg_42\(10),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1228
     port map (
      ALU_B(3 downto 0) => ALU_B(14 downto 11),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(13),
      \Q_i_3__30\(1) => \^q_reg_42\(7),
      \Q_i_3__30\(0) => \^q_reg_42\(3),
      \Q_i_3__30_0\(0) => \Q_i_3__30\(0),
      Q_reg_0 => \^input_1\(2),
      Q_reg_1(0) => Q_reg_41(0),
      Q_reg_2(0) => \^q_reg_42\(11),
      Q_reg_3 => Q_reg_45,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1229
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(14),
      Q_reg_0 => \^input_1\(3),
      Q_reg_1 => Q_reg_0,
      Q_reg_10 => \^read_register_2\(3),
      Q_reg_11 => \^q_reg_1\,
      Q_reg_12 => \^read_register_2\(4),
      Q_reg_13 => \^input_1\(4),
      Q_reg_14 => \^q_reg_4\,
      Q_reg_15 => \^q_reg_7\,
      Q_reg_16 => \^q_reg_10\,
      Q_reg_17 => \^q_reg_13\,
      Q_reg_18 => \^q_reg_16\,
      Q_reg_19 => \^q_reg_19\,
      Q_reg_2 => Q_reg_3,
      Q_reg_20 => \^q_reg_22\,
      Q_reg_3 => Q_reg_6,
      Q_reg_4 => Q_reg_9,
      Q_reg_5 => Q_reg_12,
      Q_reg_6 => Q_reg_15,
      Q_reg_7 => Q_reg_18,
      Q_reg_8 => Q_reg_26,
      Q_reg_9 => Q_reg_45,
      RegDst => RegDst,
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1230
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(15),
      Q_reg_0 => \^input_1\(4),
      Q_reg_1 => Q_reg_45,
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1231
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(16),
      Q_reg_0 => Q_reg_2,
      Q_reg_1 => \^q_reg_1\,
      Q_reg_10 => \^input_1\(1),
      Q_reg_11 => \^read_register_2\(2),
      Q_reg_12 => \^input_1\(2),
      Q_reg_2 => Q_reg_5,
      Q_reg_3 => \^q_reg_4\,
      Q_reg_4 => \^input_1\(3),
      Q_reg_5 => \^read_register_2\(3),
      Q_reg_6 => \^read_register_2\(4),
      Q_reg_7 => \^input_1\(4),
      Q_reg_8 => Q_reg_46,
      Q_reg_9 => \^read_register_2\(1),
      Q_reg_rep_0 => Q_reg_rep,
      Q_reg_rep_1 => Q_reg_45,
      RegDst => RegDst,
      Reset => Reset,
      read_register_2(0) => \^read_register_2\(0)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1232
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(17),
      Q_reg_0 => \^read_register_2\(1),
      Q_reg_1 => Q_reg_8,
      Q_reg_10 => \^q_reg_19\,
      Q_reg_11 => Q_reg_21,
      Q_reg_12 => \^q_reg_22\,
      Q_reg_13 => \^input_1\(3),
      Q_reg_14 => \^read_register_2\(3),
      Q_reg_15 => \^read_register_2\(4),
      Q_reg_16 => \^input_1\(4),
      Q_reg_17 => \^input_1\(1),
      Q_reg_18 => Q_reg_46,
      Q_reg_19 => \^read_register_2\(2),
      Q_reg_2 => \^q_reg_7\,
      Q_reg_20 => \^input_1\(2),
      Q_reg_21 => Q_reg_47,
      Q_reg_3 => Q_reg_11,
      Q_reg_4 => \^q_reg_10\,
      Q_reg_5 => Q_reg_14,
      Q_reg_6 => \^q_reg_13\,
      Q_reg_7 => Q_reg_17,
      Q_reg_8 => \^q_reg_16\,
      Q_reg_9 => Q_reg_20,
      Q_reg_rep_0 => Q_reg_rep_0,
      \Q_reg_rep__0_0\ => \Q_reg_rep__0\,
      \Q_reg_rep__0_1\ => Q_reg_45,
      RegDst => RegDst,
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1233
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(18),
      Q_reg_0 => Q_reg_45,
      Reset => Reset,
      read_register_2(0) => \^read_register_2\(2)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1234
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(19),
      Q_reg_0 => \^read_register_2\(3),
      Q_reg_1 => Q_reg_45,
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1235
     port map (
      \ALUOp_reg[2]_i_1\ => \^signextend_output\(5),
      \ALUOp_reg[2]_i_1_0\ => \^signextend_output\(2),
      \ALUOp_reg[2]_i_1_1\ => \^q_reg\(0),
      ALU_B(3 downto 0) => ALU_B(5 downto 2),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(1),
      Op(0) => Op(1),
      Q(1 downto 0) => Q(3 downto 2),
      \Q_i_2__2\(1) => \^q_reg_44\(9),
      \Q_i_2__2\(0) => \^q_reg_44\(5),
      \Q_i_2__2_0\(0) => \Q_i_2__10\(1),
      Q_reg_0 => \^signextend_output\(1),
      Q_reg_1 => Q_reg_27,
      Q_reg_2(0) => Q_reg_40(0),
      Q_reg_3(0) => Q_reg_43(1),
      Q_reg_4(0) => \^q_reg_44\(1),
      Q_reg_5 => Q_reg_45,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1236
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(20),
      Q_reg_0 => \^read_register_2\(4),
      Q_reg_1 => Q_reg_45,
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1237
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(21),
      Q_reg_rep_0 => Q_reg_rep_1,
      Q_reg_rep_1 => Q_reg_45,
      Reset => Reset,
      read_register_1(0) => read_register_1(0)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1238
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(22),
      Q_reg_rep_0 => Q_reg_rep_2,
      Q_reg_rep_1 => Q_reg_45,
      Reset => Reset,
      read_register_1(0) => read_register_1(1)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1239
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(23),
      Q_reg_0 => Q_reg_45,
      Reset => Reset,
      read_register_1(0) => read_register_1(2)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1240
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(24),
      Q_reg_0 => Q_reg_45,
      Reset => Reset,
      read_register_1(0) => read_register_1(3)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1241
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(25),
      Q_reg_0 => Q_reg_45,
      Reset => Reset,
      read_register_1(0) => read_register_1(4)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1242
     port map (
      Clock => Clock,
      \FSM_sequential_current_state_reg[0]\ => \^q_reg\(1),
      \FSM_sequential_current_state_reg[0]_0\(2 downto 1) => Op(4 downto 3),
      \FSM_sequential_current_state_reg[0]_0\(0) => Op(1),
      \FSM_sequential_current_state_reg[0]_1\ => \^q_reg\(0),
      MemoryDataIn(0) => MemoryDataIn(26),
      Op(0) => Op(0),
      Q_reg_0 => Q_reg_29,
      Q_reg_1 => Q_reg_45,
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1243
     port map (
      \ALUOp_reg[3]\ => \^signextend_output\(5),
      Clock => Clock,
      \FSM_sequential_current_state_reg[1]\ => \L1[3].FF_n_1\,
      \Mem_to_Reg_reg[1]_i_1\ => \^q_reg\(1),
      \Mem_to_Reg_reg[1]_i_1_0\ => \^q_reg\(0),
      MemoryDataIn(0) => MemoryDataIn(27),
      Op(2 downto 1) => Op(4 downto 3),
      Op(0) => Op(0),
      Q(1 downto 0) => Q(3 downto 2),
      Q_reg_0(0) => Op(1),
      Q_reg_1 => Q_reg_25,
      Q_reg_2 => Q_reg_38,
      Q_reg_3(0) => Q_reg_40(1),
      Q_reg_4 => Q_reg_45,
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1244
     port map (
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(28),
      Q_reg_0 => \^q_reg\(0),
      Q_reg_1 => Q_reg_45,
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1245
     port map (
      Clock => Clock,
      D(0) => D(0),
      \FSM_sequential_current_state_reg[0]\ => \^q_reg\(0),
      \FSM_sequential_current_state_reg[0]_0\ => \FSM_sequential_current_state_reg[0]\,
      \FSM_sequential_current_state_reg[0]_1\ => \L1[31].FF_n_3\,
      \FSM_sequential_current_state_reg[2]\ => \^q_reg\(1),
      \FSM_sequential_current_state_reg[3]\(1) => Op(4),
      \FSM_sequential_current_state_reg[3]\(0) => Op(1),
      MemoryDataIn(0) => MemoryDataIn(29),
      Op(0) => Op(3),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg_0 => Q_reg_30,
      Q_reg_1 => \^q_reg_24\,
      Q_reg_2 => Q_reg_45,
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1246
     port map (
      ALU_B(6 downto 0) => ALU_B(6 downto 0),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(2),
      \Q_i_2__24\(1) => \^q_reg_44\(10),
      \Q_i_2__24\(0) => \^q_reg_44\(6),
      \Q_i_2__24_0\(0) => \Q_i_2__10\(2),
      Q_reg_0 => \^signextend_output\(2),
      Q_reg_1(0) => \^q_reg_42\(0),
      Q_reg_2(0) => Q_reg_43(2),
      Q_reg_3(0) => \^q_reg_44\(2),
      Q_reg_4 => Q_reg_45,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1247
     port map (
      Clock => Clock,
      \FSM_sequential_current_state_reg[0]\ => \^q_reg\(0),
      \FSM_sequential_current_state_reg[0]_0\ => \^q_reg\(1),
      MemoryDataIn(0) => MemoryDataIn(30),
      Op(2) => Op(3),
      Op(1 downto 0) => Op(1 downto 0),
      Q_reg_0(0) => Op(4),
      Q_reg_1 => Q_reg_31,
      Q_reg_2 => Q_reg_45,
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1248
     port map (
      Clock => Clock,
      \FSM_sequential_current_state_reg[0]\ => \^q_reg\(0),
      \FSM_sequential_current_state_reg[0]_0\ => \L1[0].FF_n_1\,
      \FSM_sequential_current_state_reg[3]\ => \L1[31].FF_n_3\,
      MemoryDataIn(0) => MemoryDataIn(31),
      Op(3 downto 2) => Op(4 downto 3),
      Op(1 downto 0) => Op(1 downto 0),
      Q(0) => Q(3),
      Q_reg_0 => \^q_reg\(1),
      Q_reg_1 => Q_reg_23,
      Q_reg_2 => Q_reg_33,
      Q_reg_3 => Q_reg_36,
      Q_reg_4 => Q_reg_45,
      Reset => Reset,
      signed_flag_reg_i_2 => \^q_reg_24\
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1249
     port map (
      ALU_B(6 downto 0) => ALU_B(7 downto 1),
      Clock => Clock,
      \FSM_sequential_current_state[1]_i_2\ => \^signextend_output\(5),
      \FSM_sequential_current_state[1]_i_2_0\ => \^signextend_output\(0),
      \FSM_sequential_current_state[1]_i_2_1\ => \^signextend_output\(2),
      \FSM_sequential_current_state[1]_i_2_2\ => \^signextend_output\(4),
      \FSM_sequential_current_state[1]_i_2_3\ => \^q_reg\(0),
      MemoryDataIn(0) => MemoryDataIn(3),
      \Q_i_2__10\(1) => \^q_reg_44\(11),
      \Q_i_2__10\(0) => \^q_reg_44\(7),
      \Q_i_2__10_0\(0) => \Q_i_2__10\(3),
      \Q_i_7__63\ => \^signextend_output\(1),
      Q_reg_0 => \^signextend_output\(3),
      Q_reg_1 => \L1[3].FF_n_1\,
      Q_reg_2 => Q_reg_35,
      Q_reg_3 => Q_reg_37,
      Q_reg_4(0) => \^q_reg_42\(1),
      Q_reg_5(0) => Q_reg_43(3),
      Q_reg_6(0) => \^q_reg_44\(3),
      Q_reg_7 => Q_reg_45,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1250
     port map (
      ALU_B(6 downto 0) => ALU_B(8 downto 2),
      Clock => Clock,
      \Mem_to_Reg_reg[0]_i_1\ => \^signextend_output\(5),
      \Mem_to_Reg_reg[0]_i_1_0\ => \^signextend_output\(1),
      \Mem_to_Reg_reg[0]_i_1_1\ => \^signextend_output\(0),
      \Mem_to_Reg_reg[0]_i_1_2\ => \^signextend_output\(3),
      \Mem_to_Reg_reg[0]_i_1_3\ => \^signextend_output\(2),
      MemoryDataIn(0) => MemoryDataIn(4),
      Q_reg_0 => \^signextend_output\(4),
      Q_reg_1 => Q_reg_34,
      Q_reg_2(0) => \^q_reg_42\(2),
      Q_reg_3(0) => \^q_reg_44\(4),
      Q_reg_4 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1251
     port map (
      ALU_B(6 downto 0) => ALU_B(9 downto 3),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(5),
      PC_write_i_5 => \^signextend_output\(4),
      PC_write_i_5_0 => \^signextend_output\(1),
      PC_write_i_5_1 => \^signextend_output\(3),
      PC_write_i_5_2 => \^signextend_output\(0),
      PC_write_i_5_3 => \^signextend_output\(2),
      Q_reg_0 => \^signextend_output\(5),
      Q_reg_1 => Q_reg_28,
      Q_reg_2 => Q_reg_32,
      Q_reg_3 => Q_reg_39,
      Q_reg_4(0) => \^q_reg_42\(3),
      Q_reg_5(0) => \^q_reg_44\(5),
      Q_reg_6 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1252
     port map (
      ALU_B(6 downto 0) => ALU_B(10 downto 4),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(6),
      Q_reg_0(0) => \^q_reg_42\(4),
      Q_reg_1(0) => \^q_reg_44\(6),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_0(0) => input_0(0)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1253
     port map (
      ALU_B(6 downto 0) => ALU_B(11 downto 5),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(7),
      Q_reg_0(0) => \^q_reg_42\(5),
      Q_reg_1(0) => \^q_reg_44\(7),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_0(0) => input_0(1)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1254
     port map (
      ALU_B(6 downto 0) => ALU_B(12 downto 6),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(8),
      Q_reg_0(0) => \^q_reg_42\(6),
      Q_reg_1(0) => \^q_reg_44\(8),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_0(0) => input_0(2)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1255
     port map (
      ALU_B(6 downto 0) => ALU_B(13 downto 7),
      Clock => Clock,
      MemoryDataIn(0) => MemoryDataIn(9),
      Q_reg_0(0) => \^q_reg_42\(7),
      Q_reg_1(0) => \^q_reg_44\(9),
      Q_reg_2 => Q_reg_45,
      Reset => Reset,
      Shamt(1 downto 0) => Shamt(1 downto 0),
      input_0(0) => input_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_40 is
  port (
    data9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_40 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_40;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_40 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_41
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_42
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_43
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_44
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_45
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_46
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_47
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_48
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_49
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_50
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_51
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_52
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_53
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_54
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_55
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_56
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_57
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_58
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_59
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_60
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_61
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_62
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_63
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_64
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_65
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_66
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_67
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_68
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_69
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_70
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_71
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data9(0) => data9(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_5 is
  port (
    LO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    LO_EN : in STD_LOGIC;
    R : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_5 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_5;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_5 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1192
     port map (
      Clock => Clock,
      LO(0) => LO(0),
      LO_EN => LO_EN,
      R(0) => R(0),
      Reset => Reset
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1193
     port map (
      Clock => Clock,
      LO(0) => LO(10),
      LO_EN => LO_EN,
      R(0) => R(10),
      Reset => Reset
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1194
     port map (
      Clock => Clock,
      LO(0) => LO(11),
      LO_EN => LO_EN,
      R(0) => R(11),
      Reset => Reset
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1195
     port map (
      Clock => Clock,
      LO(0) => LO(12),
      LO_EN => LO_EN,
      R(0) => R(12),
      Reset => Reset
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1196
     port map (
      Clock => Clock,
      LO(0) => LO(13),
      LO_EN => LO_EN,
      R(0) => R(13),
      Reset => Reset
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1197
     port map (
      Clock => Clock,
      LO(0) => LO(14),
      LO_EN => LO_EN,
      R(0) => R(14),
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1198
     port map (
      Clock => Clock,
      LO(0) => LO(15),
      LO_EN => LO_EN,
      R(0) => R(15),
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1199
     port map (
      Clock => Clock,
      LO(0) => LO(16),
      LO_EN => LO_EN,
      R(0) => R(16),
      Reset => Reset
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1200
     port map (
      Clock => Clock,
      LO(0) => LO(17),
      LO_EN => LO_EN,
      R(0) => R(17),
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1201
     port map (
      Clock => Clock,
      LO(0) => LO(18),
      LO_EN => LO_EN,
      R(0) => R(18),
      Reset => Reset
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1202
     port map (
      Clock => Clock,
      LO(0) => LO(19),
      LO_EN => LO_EN,
      R(0) => R(19),
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1203
     port map (
      Clock => Clock,
      LO(0) => LO(1),
      LO_EN => LO_EN,
      R(0) => R(1),
      Reset => Reset
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1204
     port map (
      Clock => Clock,
      LO(0) => LO(20),
      LO_EN => LO_EN,
      R(0) => R(20),
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1205
     port map (
      Clock => Clock,
      LO(0) => LO(21),
      LO_EN => LO_EN,
      R(0) => R(21),
      Reset => Reset
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1206
     port map (
      Clock => Clock,
      LO(0) => LO(22),
      LO_EN => LO_EN,
      R(0) => R(22),
      Reset => Reset
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1207
     port map (
      Clock => Clock,
      LO(0) => LO(23),
      LO_EN => LO_EN,
      R(0) => R(23),
      Reset => Reset
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1208
     port map (
      Clock => Clock,
      LO(0) => LO(24),
      LO_EN => LO_EN,
      R(0) => R(24),
      Reset => Reset
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1209
     port map (
      Clock => Clock,
      LO(0) => LO(25),
      LO_EN => LO_EN,
      R(0) => R(25),
      Reset => Reset
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1210
     port map (
      Clock => Clock,
      LO(0) => LO(26),
      LO_EN => LO_EN,
      R(0) => R(26),
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1211
     port map (
      Clock => Clock,
      LO(0) => LO(27),
      LO_EN => LO_EN,
      R(0) => R(27),
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1212
     port map (
      Clock => Clock,
      LO(0) => LO(28),
      LO_EN => LO_EN,
      R(0) => R(28),
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1213
     port map (
      Clock => Clock,
      LO(0) => LO(29),
      LO_EN => LO_EN,
      R(0) => R(29),
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1214
     port map (
      Clock => Clock,
      LO(0) => LO(2),
      LO_EN => LO_EN,
      R(0) => R(2),
      Reset => Reset
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1215
     port map (
      Clock => Clock,
      LO(0) => LO(30),
      LO_EN => LO_EN,
      R(0) => R(30),
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1216
     port map (
      Clock => Clock,
      LO(0) => LO(31),
      LO_EN => LO_EN,
      R(0) => R(31),
      Reset => Reset
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1217
     port map (
      Clock => Clock,
      LO(0) => LO(3),
      LO_EN => LO_EN,
      R(0) => R(3),
      Reset => Reset
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1218
     port map (
      Clock => Clock,
      LO(0) => LO(4),
      LO_EN => LO_EN,
      R(0) => R(4),
      Reset => Reset
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1219
     port map (
      Clock => Clock,
      LO(0) => LO(5),
      LO_EN => LO_EN,
      R(0) => R(5),
      Reset => Reset
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1220
     port map (
      Clock => Clock,
      LO(0) => LO(6),
      LO_EN => LO_EN,
      R(0) => R(6),
      Reset => Reset
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1221
     port map (
      Clock => Clock,
      LO(0) => LO(7),
      LO_EN => LO_EN,
      R(0) => R(7),
      Reset => Reset
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1222
     port map (
      Clock => Clock,
      LO(0) => LO(8),
      LO_EN => LO_EN,
      R(0) => R(8),
      Reset => Reset
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1223
     port map (
      Clock => Clock,
      LO(0) => LO(9),
      LO_EN => LO_EN,
      R(0) => R(9),
      Reset => Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_6 is
  port (
    Memory_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MDR_EN : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_6 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_6;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_6 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1160
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(0),
      Memory_data(0) => Memory_data(0),
      Reset => Reset
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1161
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(10),
      Memory_data(0) => Memory_data(10),
      Reset => Reset
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1162
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(11),
      Memory_data(0) => Memory_data(11),
      Reset => Reset
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1163
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(12),
      Memory_data(0) => Memory_data(12),
      Reset => Reset
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1164
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(13),
      Memory_data(0) => Memory_data(13),
      Reset => Reset
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1165
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(14),
      Memory_data(0) => Memory_data(14),
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1166
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(15),
      Memory_data(0) => Memory_data(15),
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1167
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(16),
      Memory_data(0) => Memory_data(16),
      Reset => Reset
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1168
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(17),
      Memory_data(0) => Memory_data(17),
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1169
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(18),
      Memory_data(0) => Memory_data(18),
      Reset => Reset
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1170
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(19),
      Memory_data(0) => Memory_data(19),
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1171
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(1),
      Memory_data(0) => Memory_data(1),
      Reset => Reset
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1172
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(20),
      Memory_data(0) => Memory_data(20),
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1173
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(21),
      Memory_data(0) => Memory_data(21),
      Reset => Reset
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1174
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(22),
      Memory_data(0) => Memory_data(22),
      Reset => Reset
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1175
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(23),
      Memory_data(0) => Memory_data(23),
      Reset => Reset
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1176
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(24),
      Memory_data(0) => Memory_data(24),
      Reset => Reset
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1177
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(25),
      Memory_data(0) => Memory_data(25),
      Reset => Reset
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1178
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(26),
      Memory_data(0) => Memory_data(26),
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1179
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(27),
      Memory_data(0) => Memory_data(27),
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1180
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(28),
      Memory_data(0) => Memory_data(28),
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1181
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(29),
      Memory_data(0) => Memory_data(29),
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1182
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(2),
      Memory_data(0) => Memory_data(2),
      Reset => Reset
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1183
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(30),
      Memory_data(0) => Memory_data(30),
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1184
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(31),
      Memory_data(0) => Memory_data(31),
      Reset => Reset
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1185
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(3),
      Memory_data(0) => Memory_data(3),
      Reset => Reset
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1186
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(4),
      Memory_data(0) => Memory_data(4),
      Reset => Reset
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1187
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(5),
      Memory_data(0) => Memory_data(5),
      Reset => Reset
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1188
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(6),
      Memory_data(0) => Memory_data(6),
      Reset => Reset
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1189
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(7),
      Memory_data(0) => Memory_data(7),
      Reset => Reset
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1190
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(8),
      Memory_data(0) => Memory_data(8),
      Reset => Reset
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1191
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(0) => MemoryDataIn(9),
      Memory_data(0) => Memory_data(9),
      Reset => Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_7 is
  port (
    O4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PC_write_i_14 : out STD_LOGIC;
    PC_write_i_17 : out STD_LOGIC;
    PC_write_i_8 : out STD_LOGIC;
    PC_write_i_11 : out STD_LOGIC;
    Q_reg : in STD_LOGIC;
    PC_input : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PC_write_i_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_7 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_7;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_7 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1064
     port map (
      Clock => Clock,
      O4(0) => O4(0),
      PC_input(0) => PC_input(0),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1065
     port map (
      Clock => Clock,
      O4(0) => O4(10),
      PC_input(0) => PC_input(10),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1066
     port map (
      Clock => Clock,
      O4(0) => O4(11),
      PC_input(0) => PC_input(11),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1067
     port map (
      Clock => Clock,
      O4(0) => O4(12),
      PC_input(0) => PC_input(12),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1068
     port map (
      Clock => Clock,
      O4(0) => O4(13),
      PC_input(0) => PC_input(13),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1069
     port map (
      Clock => Clock,
      O4(0) => O4(14),
      PC_input(0) => PC_input(14),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1070
     port map (
      Clock => Clock,
      O4(0) => O4(15),
      PC_input(0) => PC_input(15),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1071
     port map (
      Clock => Clock,
      O4(0) => O4(16),
      PC_input(0) => PC_input(16),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1072
     port map (
      Clock => Clock,
      O4(0) => O4(17),
      PC_input(0) => PC_input(17),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1073
     port map (
      Clock => Clock,
      O4(0) => O4(18),
      PC_input(0) => PC_input(18),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1074
     port map (
      Clock => Clock,
      O4(0) => O4(19),
      PC_input(0) => PC_input(19),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1075
     port map (
      Clock => Clock,
      O4(0) => O4(1),
      PC_input(0) => PC_input(1),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1076
     port map (
      Clock => Clock,
      O4(0) => O4(20),
      PC_input(0) => PC_input(20),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1077
     port map (
      Clock => Clock,
      O4(0) => O4(21),
      PC_input(0) => PC_input(21),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1078
     port map (
      Clock => Clock,
      O4(0) => O4(22),
      PC_input(0) => PC_input(22),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1079
     port map (
      Clock => Clock,
      O4(0) => O4(23),
      PC_input(0) => PC_input(23),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1080
     port map (
      Clock => Clock,
      O4(0) => O4(24),
      PC_input(0) => PC_input(24),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1081
     port map (
      Clock => Clock,
      O4(0) => O4(25),
      PC_input(0) => PC_input(25),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1082
     port map (
      Clock => Clock,
      O4(0) => O4(26),
      PC_input(0) => PC_input(26),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1083
     port map (
      Clock => Clock,
      O4(0) => O4(27),
      PC_input(0) => PC_input(27),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1084
     port map (
      Clock => Clock,
      O4(0) => O4(28),
      PC_input(0) => PC_input(28),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1085
     port map (
      Clock => Clock,
      O4(0) => O4(29),
      PC_input(0) => PC_input(29),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1086
     port map (
      Clock => Clock,
      O4(0) => O4(2),
      PC_input(0) => PC_input(2),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1087
     port map (
      Clock => Clock,
      O4(0) => O4(30),
      PC_input(0) => PC_input(30),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1088
     port map (
      Clock => Clock,
      O(3 downto 0) => O(3 downto 0),
      O4(0) => O4(31),
      PC_input(0) => PC_input(31),
      PC_write_i_11_0 => PC_write_i_11,
      PC_write_i_14_0 => PC_write_i_14,
      PC_write_i_17_0 => PC_write_i_17,
      PC_write_i_1_0(3 downto 0) => PC_write_i_1(3 downto 0),
      PC_write_i_2_0(3 downto 0) => PC_write_i_2(3 downto 0),
      PC_write_i_4_0(3 downto 0) => PC_write_i_4(3 downto 0),
      PC_write_i_8_0 => PC_write_i_8,
      Q_reg_0 => Q_reg,
      Q_reg_1(3 downto 0) => Q_reg_0(3 downto 0),
      Q_reg_2(3 downto 0) => Q_reg_1(3 downto 0),
      Q_reg_3(3 downto 0) => Q_reg_2(3 downto 0),
      Q_reg_4(3 downto 0) => Q_reg_3(3 downto 0),
      Reset => Reset
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1089
     port map (
      Clock => Clock,
      O4(0) => O4(3),
      PC_input(0) => PC_input(3),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1090
     port map (
      Clock => Clock,
      O4(0) => O4(4),
      PC_input(0) => PC_input(4),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1091
     port map (
      Clock => Clock,
      O4(0) => O4(5),
      PC_input(0) => PC_input(5),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1092
     port map (
      Clock => Clock,
      O4(0) => O4(6),
      PC_input(0) => PC_input(6),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1093
     port map (
      Clock => Clock,
      O4(0) => O4(7),
      PC_input(0) => PC_input(7),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1094
     port map (
      Clock => Clock,
      O4(0) => O4(8),
      PC_input(0) => PC_input(8),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1095
     port map (
      Clock => Clock,
      O4(0) => O4(9),
      PC_input(0) => PC_input(9),
      Q_reg_0 => Q_reg,
      Reset => Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_AsyncReset_9 is
  port (
    data0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q_reg : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_AsyncReset_9 : entity is "Register_AsyncReset";
end Lab_4_Mips_CPU_0_0_Register_AsyncReset_9;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_AsyncReset_9 is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1032
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(0),
      write_data(0) => write_data(0)
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1033
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(10),
      write_data(0) => write_data(10)
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1034
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(11),
      write_data(0) => write_data(11)
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1035
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(12),
      write_data(0) => write_data(12)
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1036
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(13),
      write_data(0) => write_data(13)
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1037
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(14),
      write_data(0) => write_data(14)
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1038
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(15),
      write_data(0) => write_data(15)
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1039
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(16),
      write_data(0) => write_data(16)
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1040
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(17),
      write_data(0) => write_data(17)
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1041
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(18),
      write_data(0) => write_data(18)
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1042
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(19),
      write_data(0) => write_data(19)
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1043
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(1),
      write_data(0) => write_data(1)
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1044
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(20),
      write_data(0) => write_data(20)
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1045
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(21),
      write_data(0) => write_data(21)
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1046
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(22),
      write_data(0) => write_data(22)
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1047
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(23),
      write_data(0) => write_data(23)
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1048
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(24),
      write_data(0) => write_data(24)
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1049
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(25),
      write_data(0) => write_data(25)
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1050
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(26),
      write_data(0) => write_data(26)
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1051
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(27),
      write_data(0) => write_data(27)
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1052
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(28),
      write_data(0) => write_data(28)
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1053
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(29),
      write_data(0) => write_data(29)
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1054
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(2),
      write_data(0) => write_data(2)
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1055
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(30),
      write_data(0) => write_data(30)
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1056
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(31),
      write_data(0) => write_data(31)
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1057
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(3),
      write_data(0) => write_data(3)
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1058
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(4),
      write_data(0) => write_data(4)
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1059
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(5),
      write_data(0) => write_data(5)
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1060
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(6),
      write_data(0) => write_data(6)
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1061
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(7),
      write_data(0) => write_data(7)
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1062
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(8),
      write_data(0) => write_data(8)
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1063
     port map (
      Clock => Clock,
      Q_reg_0 => Q_reg,
      Reset => Reset,
      data0(0) => data0(9),
      write_data(0) => write_data(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \Lab_4_Mips_CPU_0_0_Register_AsyncReset__parameterized2\ is
  port (
    R : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O34 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Clock : in STD_LOGIC;
    mult_EN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \Lab_4_Mips_CPU_0_0_Register_AsyncReset__parameterized2\ : entity is "Register_AsyncReset";
end \Lab_4_Mips_CPU_0_0_Register_AsyncReset__parameterized2\;

architecture STRUCTURE of \Lab_4_Mips_CPU_0_0_Register_AsyncReset__parameterized2\ is
begin
\L1[0].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1096
     port map (
      Clock => Clock,
      O34(0) => O34(0),
      Q(0) => Q(0),
      R(0) => R(0),
      mult_EN => mult_EN
    );
\L1[10].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1097
     port map (
      Clock => Clock,
      O34(0) => O34(10),
      Q(0) => Q(0),
      R(0) => R(10),
      mult_EN => mult_EN
    );
\L1[11].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1098
     port map (
      Clock => Clock,
      O34(0) => O34(11),
      Q(0) => Q(0),
      R(0) => R(11),
      mult_EN => mult_EN
    );
\L1[12].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1099
     port map (
      Clock => Clock,
      O34(0) => O34(12),
      Q(0) => Q(0),
      R(0) => R(12),
      mult_EN => mult_EN
    );
\L1[13].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1100
     port map (
      Clock => Clock,
      O34(0) => O34(13),
      Q(0) => Q(0),
      R(0) => R(13),
      mult_EN => mult_EN
    );
\L1[14].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1101
     port map (
      Clock => Clock,
      O34(0) => O34(14),
      Q(0) => Q(0),
      R(0) => R(14),
      mult_EN => mult_EN
    );
\L1[15].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1102
     port map (
      Clock => Clock,
      O34(0) => O34(15),
      Q(0) => Q(0),
      R(0) => R(15),
      mult_EN => mult_EN
    );
\L1[16].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1103
     port map (
      Clock => Clock,
      O34(0) => O34(16),
      Q(0) => Q(0),
      R(0) => R(16),
      mult_EN => mult_EN
    );
\L1[17].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1104
     port map (
      Clock => Clock,
      O34(0) => O34(17),
      Q(0) => Q(0),
      R(0) => R(17),
      mult_EN => mult_EN
    );
\L1[18].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1105
     port map (
      Clock => Clock,
      O34(0) => O34(18),
      Q(0) => Q(0),
      R(0) => R(18),
      mult_EN => mult_EN
    );
\L1[19].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1106
     port map (
      Clock => Clock,
      O34(0) => O34(19),
      Q(0) => Q(0),
      R(0) => R(19),
      mult_EN => mult_EN
    );
\L1[1].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1107
     port map (
      Clock => Clock,
      O34(0) => O34(1),
      Q(0) => Q(0),
      R(0) => R(1),
      mult_EN => mult_EN
    );
\L1[20].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1108
     port map (
      Clock => Clock,
      O34(0) => O34(20),
      Q(0) => Q(0),
      R(0) => R(20),
      mult_EN => mult_EN
    );
\L1[21].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1109
     port map (
      Clock => Clock,
      O34(0) => O34(21),
      Q(0) => Q(0),
      R(0) => R(21),
      mult_EN => mult_EN
    );
\L1[22].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1110
     port map (
      Clock => Clock,
      O34(0) => O34(22),
      Q(0) => Q(0),
      R(0) => R(22),
      mult_EN => mult_EN
    );
\L1[23].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1111
     port map (
      Clock => Clock,
      O34(0) => O34(23),
      Q(0) => Q(0),
      R(0) => R(23),
      mult_EN => mult_EN
    );
\L1[24].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1112
     port map (
      Clock => Clock,
      O34(0) => O34(24),
      Q(0) => Q(0),
      R(0) => R(24),
      mult_EN => mult_EN
    );
\L1[25].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1113
     port map (
      Clock => Clock,
      O34(0) => O34(25),
      Q(0) => Q(0),
      R(0) => R(25),
      mult_EN => mult_EN
    );
\L1[26].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1114
     port map (
      Clock => Clock,
      O34(0) => O34(26),
      Q(0) => Q(0),
      R(0) => R(26),
      mult_EN => mult_EN
    );
\L1[27].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1115
     port map (
      Clock => Clock,
      O34(0) => O34(27),
      Q(0) => Q(0),
      R(0) => R(27),
      mult_EN => mult_EN
    );
\L1[28].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1116
     port map (
      Clock => Clock,
      O34(0) => O34(28),
      Q(0) => Q(0),
      R(0) => R(28),
      mult_EN => mult_EN
    );
\L1[29].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1117
     port map (
      Clock => Clock,
      O34(0) => O34(29),
      Q(0) => Q(0),
      R(0) => R(29),
      mult_EN => mult_EN
    );
\L1[2].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1118
     port map (
      Clock => Clock,
      O34(0) => O34(2),
      Q(0) => Q(0),
      R(0) => R(2),
      mult_EN => mult_EN
    );
\L1[30].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1119
     port map (
      Clock => Clock,
      O34(0) => O34(30),
      Q(0) => Q(0),
      R(0) => R(30),
      mult_EN => mult_EN
    );
\L1[31].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1120
     port map (
      Clock => Clock,
      O34(0) => O34(31),
      Q(0) => Q(0),
      R(0) => R(31),
      mult_EN => mult_EN
    );
\L1[32].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1121
     port map (
      Clock => Clock,
      O34(0) => O34(32),
      Q(0) => Q(0),
      R(0) => R(32),
      mult_EN => mult_EN
    );
\L1[33].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1122
     port map (
      Clock => Clock,
      O34(0) => O34(33),
      Q(0) => Q(0),
      R(0) => R(33),
      mult_EN => mult_EN
    );
\L1[34].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1123
     port map (
      Clock => Clock,
      O34(0) => O34(34),
      Q(0) => Q(0),
      R(0) => R(34),
      mult_EN => mult_EN
    );
\L1[35].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1124
     port map (
      Clock => Clock,
      O34(0) => O34(35),
      Q(0) => Q(0),
      R(0) => R(35),
      mult_EN => mult_EN
    );
\L1[36].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1125
     port map (
      Clock => Clock,
      O34(0) => O34(36),
      Q(0) => Q(0),
      R(0) => R(36),
      mult_EN => mult_EN
    );
\L1[37].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1126
     port map (
      Clock => Clock,
      O34(0) => O34(37),
      Q(0) => Q(0),
      R(0) => R(37),
      mult_EN => mult_EN
    );
\L1[38].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1127
     port map (
      Clock => Clock,
      O34(0) => O34(38),
      Q(0) => Q(0),
      R(0) => R(38),
      mult_EN => mult_EN
    );
\L1[39].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1128
     port map (
      Clock => Clock,
      O34(0) => O34(39),
      Q(0) => Q(0),
      R(0) => R(39),
      mult_EN => mult_EN
    );
\L1[3].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1129
     port map (
      Clock => Clock,
      O34(0) => O34(3),
      Q(0) => Q(0),
      R(0) => R(3),
      mult_EN => mult_EN
    );
\L1[40].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1130
     port map (
      Clock => Clock,
      O34(0) => O34(40),
      Q(0) => Q(0),
      R(0) => R(40),
      mult_EN => mult_EN
    );
\L1[41].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1131
     port map (
      Clock => Clock,
      O34(0) => O34(41),
      Q(0) => Q(0),
      R(0) => R(41),
      mult_EN => mult_EN
    );
\L1[42].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1132
     port map (
      Clock => Clock,
      O34(0) => O34(42),
      Q(0) => Q(0),
      R(0) => R(42),
      mult_EN => mult_EN
    );
\L1[43].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1133
     port map (
      Clock => Clock,
      O34(0) => O34(43),
      Q(0) => Q(0),
      R(0) => R(43),
      mult_EN => mult_EN
    );
\L1[44].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1134
     port map (
      Clock => Clock,
      O34(0) => O34(44),
      Q(0) => Q(0),
      R(0) => R(44),
      mult_EN => mult_EN
    );
\L1[45].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1135
     port map (
      Clock => Clock,
      O34(0) => O34(45),
      Q(0) => Q(0),
      R(0) => R(45),
      mult_EN => mult_EN
    );
\L1[46].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1136
     port map (
      Clock => Clock,
      O34(0) => O34(46),
      Q(0) => Q(0),
      R(0) => R(46),
      mult_EN => mult_EN
    );
\L1[47].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1137
     port map (
      Clock => Clock,
      O34(0) => O34(47),
      Q(0) => Q(0),
      R(0) => R(47),
      mult_EN => mult_EN
    );
\L1[48].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1138
     port map (
      Clock => Clock,
      O34(0) => O34(48),
      Q(0) => Q(0),
      R(0) => R(48),
      mult_EN => mult_EN
    );
\L1[49].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1139
     port map (
      Clock => Clock,
      O34(0) => O34(49),
      Q(0) => Q(0),
      R(0) => R(49),
      mult_EN => mult_EN
    );
\L1[4].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1140
     port map (
      Clock => Clock,
      O34(0) => O34(4),
      Q(0) => Q(0),
      R(0) => R(4),
      mult_EN => mult_EN
    );
\L1[50].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1141
     port map (
      Clock => Clock,
      O34(0) => O34(50),
      Q(0) => Q(0),
      R(0) => R(50),
      mult_EN => mult_EN
    );
\L1[51].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1142
     port map (
      Clock => Clock,
      O34(0) => O34(51),
      Q(0) => Q(0),
      R(0) => R(51),
      mult_EN => mult_EN
    );
\L1[52].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1143
     port map (
      Clock => Clock,
      O34(0) => O34(52),
      Q(0) => Q(0),
      R(0) => R(52),
      mult_EN => mult_EN
    );
\L1[53].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1144
     port map (
      Clock => Clock,
      O34(0) => O34(53),
      Q(0) => Q(0),
      R(0) => R(53),
      mult_EN => mult_EN
    );
\L1[54].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1145
     port map (
      Clock => Clock,
      O34(0) => O34(54),
      Q(0) => Q(0),
      R(0) => R(54),
      mult_EN => mult_EN
    );
\L1[55].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1146
     port map (
      Clock => Clock,
      O34(0) => O34(55),
      Q(0) => Q(0),
      R(0) => R(55),
      mult_EN => mult_EN
    );
\L1[56].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1147
     port map (
      Clock => Clock,
      O34(0) => O34(56),
      Q(0) => Q(0),
      R(0) => R(56),
      mult_EN => mult_EN
    );
\L1[57].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1148
     port map (
      Clock => Clock,
      O34(0) => O34(57),
      Q(0) => Q(0),
      R(0) => R(57),
      mult_EN => mult_EN
    );
\L1[58].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1149
     port map (
      Clock => Clock,
      O34(0) => O34(58),
      Q(0) => Q(0),
      R(0) => R(58),
      mult_EN => mult_EN
    );
\L1[59].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1150
     port map (
      Clock => Clock,
      O34(0) => O34(59),
      Q(0) => Q(0),
      R(0) => R(59),
      mult_EN => mult_EN
    );
\L1[5].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1151
     port map (
      Clock => Clock,
      O34(0) => O34(5),
      Q(0) => Q(0),
      R(0) => R(5),
      mult_EN => mult_EN
    );
\L1[60].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1152
     port map (
      Clock => Clock,
      O34(0) => O34(60),
      Q(0) => Q(0),
      R(0) => R(60),
      mult_EN => mult_EN
    );
\L1[61].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1153
     port map (
      Clock => Clock,
      O34(0) => O34(61),
      Q(0) => Q(0),
      R(0) => R(61),
      mult_EN => mult_EN
    );
\L1[62].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1154
     port map (
      Clock => Clock,
      O34(0) => O34(62),
      Q(0) => Q(0),
      R(0) => R(62),
      mult_EN => mult_EN
    );
\L1[63].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1155
     port map (
      Clock => Clock,
      O34(0) => O34(63),
      Q(0) => Q(0),
      R(0) => R(63),
      mult_EN => mult_EN
    );
\L1[6].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1156
     port map (
      Clock => Clock,
      O34(0) => O34(6),
      Q(0) => Q(0),
      R(0) => R(6),
      mult_EN => mult_EN
    );
\L1[7].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1157
     port map (
      Clock => Clock,
      O34(0) => O34(7),
      Q(0) => Q(0),
      R(0) => R(7),
      mult_EN => mult_EN
    );
\L1[8].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1158
     port map (
      Clock => Clock,
      O34(0) => O34(8),
      Q(0) => Q(0),
      R(0) => R(8),
      mult_EN => mult_EN
    );
\L1[9].FF\: entity work.Lab_4_Mips_CPU_0_0_flipflop_1159
     port map (
      Clock => Clock,
      O34(0) => O34(9),
      Q(0) => Q(0),
      R(0) => R(9),
      mult_EN => mult_EN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Multiplyer_unit is
  port (
    R : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mult_EN : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MemoryDataOut : in STD_LOGIC_VECTOR ( 31 downto 0 );
    output : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Multiplyer_unit : entity is "Multiplyer_unit";
end Lab_4_Mips_CPU_0_0_Multiplyer_unit;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Multiplyer_unit is
  signal Accumulator_n_0 : STD_LOGIC;
  signal Accumulator_n_1 : STD_LOGIC;
  signal Accumulator_n_10 : STD_LOGIC;
  signal Accumulator_n_11 : STD_LOGIC;
  signal Accumulator_n_12 : STD_LOGIC;
  signal Accumulator_n_13 : STD_LOGIC;
  signal Accumulator_n_14 : STD_LOGIC;
  signal Accumulator_n_15 : STD_LOGIC;
  signal Accumulator_n_16 : STD_LOGIC;
  signal Accumulator_n_17 : STD_LOGIC;
  signal Accumulator_n_18 : STD_LOGIC;
  signal Accumulator_n_19 : STD_LOGIC;
  signal Accumulator_n_2 : STD_LOGIC;
  signal Accumulator_n_20 : STD_LOGIC;
  signal Accumulator_n_21 : STD_LOGIC;
  signal Accumulator_n_22 : STD_LOGIC;
  signal Accumulator_n_23 : STD_LOGIC;
  signal Accumulator_n_24 : STD_LOGIC;
  signal Accumulator_n_25 : STD_LOGIC;
  signal Accumulator_n_26 : STD_LOGIC;
  signal Accumulator_n_27 : STD_LOGIC;
  signal Accumulator_n_28 : STD_LOGIC;
  signal Accumulator_n_29 : STD_LOGIC;
  signal Accumulator_n_3 : STD_LOGIC;
  signal Accumulator_n_30 : STD_LOGIC;
  signal Accumulator_n_31 : STD_LOGIC;
  signal Accumulator_n_32 : STD_LOGIC;
  signal Accumulator_n_33 : STD_LOGIC;
  signal Accumulator_n_34 : STD_LOGIC;
  signal Accumulator_n_35 : STD_LOGIC;
  signal Accumulator_n_36 : STD_LOGIC;
  signal Accumulator_n_37 : STD_LOGIC;
  signal Accumulator_n_38 : STD_LOGIC;
  signal Accumulator_n_39 : STD_LOGIC;
  signal Accumulator_n_4 : STD_LOGIC;
  signal Accumulator_n_40 : STD_LOGIC;
  signal Accumulator_n_41 : STD_LOGIC;
  signal Accumulator_n_42 : STD_LOGIC;
  signal Accumulator_n_43 : STD_LOGIC;
  signal Accumulator_n_44 : STD_LOGIC;
  signal Accumulator_n_45 : STD_LOGIC;
  signal Accumulator_n_46 : STD_LOGIC;
  signal Accumulator_n_47 : STD_LOGIC;
  signal Accumulator_n_48 : STD_LOGIC;
  signal Accumulator_n_49 : STD_LOGIC;
  signal Accumulator_n_5 : STD_LOGIC;
  signal Accumulator_n_50 : STD_LOGIC;
  signal Accumulator_n_51 : STD_LOGIC;
  signal Accumulator_n_52 : STD_LOGIC;
  signal Accumulator_n_53 : STD_LOGIC;
  signal Accumulator_n_54 : STD_LOGIC;
  signal Accumulator_n_55 : STD_LOGIC;
  signal Accumulator_n_56 : STD_LOGIC;
  signal Accumulator_n_57 : STD_LOGIC;
  signal Accumulator_n_58 : STD_LOGIC;
  signal Accumulator_n_59 : STD_LOGIC;
  signal Accumulator_n_6 : STD_LOGIC;
  signal Accumulator_n_60 : STD_LOGIC;
  signal Accumulator_n_61 : STD_LOGIC;
  signal Accumulator_n_63 : STD_LOGIC;
  signal Accumulator_n_7 : STD_LOGIC;
  signal Accumulator_n_8 : STD_LOGIC;
  signal Accumulator_n_9 : STD_LOGIC;
  signal Controller_n_10 : STD_LOGIC;
  signal Controller_n_11 : STD_LOGIC;
  signal Controller_n_12 : STD_LOGIC;
  signal Controller_n_13 : STD_LOGIC;
  signal Controller_n_14 : STD_LOGIC;
  signal Controller_n_15 : STD_LOGIC;
  signal Controller_n_16 : STD_LOGIC;
  signal Controller_n_17 : STD_LOGIC;
  signal Controller_n_18 : STD_LOGIC;
  signal Controller_n_19 : STD_LOGIC;
  signal Controller_n_2 : STD_LOGIC;
  signal Controller_n_20 : STD_LOGIC;
  signal Controller_n_21 : STD_LOGIC;
  signal Controller_n_22 : STD_LOGIC;
  signal Controller_n_23 : STD_LOGIC;
  signal Controller_n_24 : STD_LOGIC;
  signal Controller_n_25 : STD_LOGIC;
  signal Controller_n_26 : STD_LOGIC;
  signal Controller_n_27 : STD_LOGIC;
  signal Controller_n_28 : STD_LOGIC;
  signal Controller_n_29 : STD_LOGIC;
  signal Controller_n_3 : STD_LOGIC;
  signal Controller_n_30 : STD_LOGIC;
  signal Controller_n_31 : STD_LOGIC;
  signal Controller_n_32 : STD_LOGIC;
  signal Controller_n_33 : STD_LOGIC;
  signal Controller_n_34 : STD_LOGIC;
  signal Controller_n_4 : STD_LOGIC;
  signal Controller_n_5 : STD_LOGIC;
  signal Controller_n_6 : STD_LOGIC;
  signal Controller_n_7 : STD_LOGIC;
  signal Controller_n_8 : STD_LOGIC;
  signal Controller_n_9 : STD_LOGIC;
  signal Counter_unit_n_0 : STD_LOGIC;
  signal Counter_unit_n_1 : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \LSR_load2__0\ : STD_LOGIC;
  signal Multiplicand_n_0 : STD_LOGIC;
  signal Multiplicand_n_1 : STD_LOGIC;
  signal Multiplicand_n_100 : STD_LOGIC;
  signal Multiplicand_n_101 : STD_LOGIC;
  signal Multiplicand_n_102 : STD_LOGIC;
  signal Multiplicand_n_103 : STD_LOGIC;
  signal Multiplicand_n_104 : STD_LOGIC;
  signal Multiplicand_n_105 : STD_LOGIC;
  signal Multiplicand_n_106 : STD_LOGIC;
  signal Multiplicand_n_107 : STD_LOGIC;
  signal Multiplicand_n_108 : STD_LOGIC;
  signal Multiplicand_n_109 : STD_LOGIC;
  signal Multiplicand_n_110 : STD_LOGIC;
  signal Multiplicand_n_111 : STD_LOGIC;
  signal Multiplicand_n_112 : STD_LOGIC;
  signal Multiplicand_n_113 : STD_LOGIC;
  signal Multiplicand_n_114 : STD_LOGIC;
  signal Multiplicand_n_115 : STD_LOGIC;
  signal Multiplicand_n_116 : STD_LOGIC;
  signal Multiplicand_n_117 : STD_LOGIC;
  signal Multiplicand_n_118 : STD_LOGIC;
  signal Multiplicand_n_119 : STD_LOGIC;
  signal Multiplicand_n_120 : STD_LOGIC;
  signal Multiplicand_n_121 : STD_LOGIC;
  signal Multiplicand_n_122 : STD_LOGIC;
  signal Multiplicand_n_123 : STD_LOGIC;
  signal Multiplicand_n_124 : STD_LOGIC;
  signal Multiplicand_n_125 : STD_LOGIC;
  signal Multiplicand_n_126 : STD_LOGIC;
  signal Multiplicand_n_2 : STD_LOGIC;
  signal Multiplicand_n_3 : STD_LOGIC;
  signal Multiplicand_n_67 : STD_LOGIC;
  signal Multiplicand_n_68 : STD_LOGIC;
  signal Multiplicand_n_69 : STD_LOGIC;
  signal Multiplicand_n_70 : STD_LOGIC;
  signal Multiplicand_n_71 : STD_LOGIC;
  signal Multiplicand_n_72 : STD_LOGIC;
  signal Multiplicand_n_73 : STD_LOGIC;
  signal Multiplicand_n_74 : STD_LOGIC;
  signal Multiplicand_n_75 : STD_LOGIC;
  signal Multiplicand_n_76 : STD_LOGIC;
  signal Multiplicand_n_77 : STD_LOGIC;
  signal Multiplicand_n_78 : STD_LOGIC;
  signal Multiplicand_n_79 : STD_LOGIC;
  signal Multiplicand_n_80 : STD_LOGIC;
  signal Multiplicand_n_81 : STD_LOGIC;
  signal Multiplicand_n_82 : STD_LOGIC;
  signal Multiplicand_n_83 : STD_LOGIC;
  signal Multiplicand_n_84 : STD_LOGIC;
  signal Multiplicand_n_85 : STD_LOGIC;
  signal Multiplicand_n_86 : STD_LOGIC;
  signal Multiplicand_n_87 : STD_LOGIC;
  signal Multiplicand_n_88 : STD_LOGIC;
  signal Multiplicand_n_89 : STD_LOGIC;
  signal Multiplicand_n_90 : STD_LOGIC;
  signal Multiplicand_n_91 : STD_LOGIC;
  signal Multiplicand_n_92 : STD_LOGIC;
  signal Multiplicand_n_93 : STD_LOGIC;
  signal Multiplicand_n_94 : STD_LOGIC;
  signal Multiplicand_n_95 : STD_LOGIC;
  signal Multiplicand_n_96 : STD_LOGIC;
  signal Multiplicand_n_97 : STD_LOGIC;
  signal Multiplicand_n_98 : STD_LOGIC;
  signal Multiplicand_n_99 : STD_LOGIC;
  signal Multiplier_n_0 : STD_LOGIC;
  signal Multiplier_n_1 : STD_LOGIC;
  signal Multiplier_n_10 : STD_LOGIC;
  signal Multiplier_n_11 : STD_LOGIC;
  signal Multiplier_n_12 : STD_LOGIC;
  signal Multiplier_n_13 : STD_LOGIC;
  signal Multiplier_n_14 : STD_LOGIC;
  signal Multiplier_n_15 : STD_LOGIC;
  signal Multiplier_n_16 : STD_LOGIC;
  signal Multiplier_n_17 : STD_LOGIC;
  signal Multiplier_n_18 : STD_LOGIC;
  signal Multiplier_n_19 : STD_LOGIC;
  signal Multiplier_n_2 : STD_LOGIC;
  signal Multiplier_n_20 : STD_LOGIC;
  signal Multiplier_n_21 : STD_LOGIC;
  signal Multiplier_n_22 : STD_LOGIC;
  signal Multiplier_n_23 : STD_LOGIC;
  signal Multiplier_n_24 : STD_LOGIC;
  signal Multiplier_n_25 : STD_LOGIC;
  signal Multiplier_n_26 : STD_LOGIC;
  signal Multiplier_n_27 : STD_LOGIC;
  signal Multiplier_n_28 : STD_LOGIC;
  signal Multiplier_n_29 : STD_LOGIC;
  signal Multiplier_n_3 : STD_LOGIC;
  signal Multiplier_n_30 : STD_LOGIC;
  signal Multiplier_n_31 : STD_LOGIC;
  signal Multiplier_n_4 : STD_LOGIC;
  signal Multiplier_n_5 : STD_LOGIC;
  signal Multiplier_n_6 : STD_LOGIC;
  signal Multiplier_n_7 : STD_LOGIC;
  signal Multiplier_n_8 : STD_LOGIC;
  signal Multiplier_n_9 : STD_LOGIC;
  signal \^r\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal current : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reset : STD_LOGIC;
  signal start : STD_LOGIC;
begin
  R(63 downto 0) <= \^r\(63 downto 0);
Accumulator: entity work.Lab_4_Mips_CPU_0_0_adder
     port map (
      O34(63) => Accumulator_n_0,
      O34(62) => Accumulator_n_1,
      O34(61) => Accumulator_n_2,
      O34(60) => Accumulator_n_3,
      O34(59) => Accumulator_n_4,
      O34(58) => Accumulator_n_5,
      O34(57) => Accumulator_n_6,
      O34(56) => Accumulator_n_7,
      O34(55) => Accumulator_n_8,
      O34(54) => Accumulator_n_9,
      O34(53) => Accumulator_n_10,
      O34(52) => Accumulator_n_11,
      O34(51) => Accumulator_n_12,
      O34(50) => Accumulator_n_13,
      O34(49) => Accumulator_n_14,
      O34(48) => Accumulator_n_15,
      O34(47) => Accumulator_n_16,
      O34(46) => Accumulator_n_17,
      O34(45) => Accumulator_n_18,
      O34(44) => Accumulator_n_19,
      O34(43) => Accumulator_n_20,
      O34(42) => Accumulator_n_21,
      O34(41) => Accumulator_n_22,
      O34(40) => Accumulator_n_23,
      O34(39) => Accumulator_n_24,
      O34(38) => Accumulator_n_25,
      O34(37) => Accumulator_n_26,
      O34(36) => Accumulator_n_27,
      O34(35) => Accumulator_n_28,
      O34(34) => Accumulator_n_29,
      O34(33) => Accumulator_n_30,
      O34(32) => Accumulator_n_31,
      O34(31) => Accumulator_n_32,
      O34(30) => Accumulator_n_33,
      O34(29) => Accumulator_n_34,
      O34(28) => Accumulator_n_35,
      O34(27) => Accumulator_n_36,
      O34(26) => Accumulator_n_37,
      O34(25) => Accumulator_n_38,
      O34(24) => Accumulator_n_39,
      O34(23) => Accumulator_n_40,
      O34(22) => Accumulator_n_41,
      O34(21) => Accumulator_n_42,
      O34(20) => Accumulator_n_43,
      O34(19) => Accumulator_n_44,
      O34(18) => Accumulator_n_45,
      O34(17) => Accumulator_n_46,
      O34(16) => Accumulator_n_47,
      O34(15) => Accumulator_n_48,
      O34(14) => Accumulator_n_49,
      O34(13) => Accumulator_n_50,
      O34(12) => Accumulator_n_51,
      O34(11) => Accumulator_n_52,
      O34(10) => Accumulator_n_53,
      O34(9) => Accumulator_n_54,
      O34(8) => Accumulator_n_55,
      O34(7) => Accumulator_n_56,
      O34(6) => Accumulator_n_57,
      O34(5) => Accumulator_n_58,
      O34(4) => Accumulator_n_59,
      O34(3) => Accumulator_n_60,
      O34(2) => Accumulator_n_61,
      O34(1) => D,
      O34(0) => Accumulator_n_63,
      Q(62 downto 0) => current(62 downto 0),
      Q_reg(3) => Multiplicand_n_71,
      Q_reg(2) => Multiplicand_n_72,
      Q_reg(1) => Multiplicand_n_73,
      Q_reg(0) => Multiplicand_n_74,
      Q_reg_0(3) => Multiplicand_n_75,
      Q_reg_0(2) => Multiplicand_n_76,
      Q_reg_0(1) => Multiplicand_n_77,
      Q_reg_0(0) => Multiplicand_n_78,
      Q_reg_1(3) => Multiplicand_n_79,
      Q_reg_1(2) => Multiplicand_n_80,
      Q_reg_1(1) => Multiplicand_n_81,
      Q_reg_1(0) => Multiplicand_n_82,
      Q_reg_10(3) => Multiplicand_n_115,
      Q_reg_10(2) => Multiplicand_n_116,
      Q_reg_10(1) => Multiplicand_n_117,
      Q_reg_10(0) => Multiplicand_n_118,
      Q_reg_11(3) => Multiplicand_n_119,
      Q_reg_11(2) => Multiplicand_n_120,
      Q_reg_11(1) => Multiplicand_n_121,
      Q_reg_11(0) => Multiplicand_n_122,
      Q_reg_12(3) => Multiplicand_n_123,
      Q_reg_12(2) => Multiplicand_n_124,
      Q_reg_12(1) => Multiplicand_n_125,
      Q_reg_12(0) => Multiplicand_n_126,
      Q_reg_13(3) => Multiplicand_n_0,
      Q_reg_13(2) => Multiplicand_n_1,
      Q_reg_13(1) => Multiplicand_n_2,
      Q_reg_13(0) => Multiplicand_n_3,
      Q_reg_2(3) => Multiplicand_n_83,
      Q_reg_2(2) => Multiplicand_n_84,
      Q_reg_2(1) => Multiplicand_n_85,
      Q_reg_2(0) => Multiplicand_n_86,
      Q_reg_3(3) => Multiplicand_n_87,
      Q_reg_3(2) => Multiplicand_n_88,
      Q_reg_3(1) => Multiplicand_n_89,
      Q_reg_3(0) => Multiplicand_n_90,
      Q_reg_4(3) => Multiplicand_n_91,
      Q_reg_4(2) => Multiplicand_n_92,
      Q_reg_4(1) => Multiplicand_n_93,
      Q_reg_4(0) => Multiplicand_n_94,
      Q_reg_5(3) => Multiplicand_n_95,
      Q_reg_5(2) => Multiplicand_n_96,
      Q_reg_5(1) => Multiplicand_n_97,
      Q_reg_5(0) => Multiplicand_n_98,
      Q_reg_6(3) => Multiplicand_n_99,
      Q_reg_6(2) => Multiplicand_n_100,
      Q_reg_6(1) => Multiplicand_n_101,
      Q_reg_6(0) => Multiplicand_n_102,
      Q_reg_7(3) => Multiplicand_n_103,
      Q_reg_7(2) => Multiplicand_n_104,
      Q_reg_7(1) => Multiplicand_n_105,
      Q_reg_7(0) => Multiplicand_n_106,
      Q_reg_8(3) => Multiplicand_n_107,
      Q_reg_8(2) => Multiplicand_n_108,
      Q_reg_8(1) => Multiplicand_n_109,
      Q_reg_8(0) => Multiplicand_n_110,
      Q_reg_9(3) => Multiplicand_n_111,
      Q_reg_9(2) => Multiplicand_n_112,
      Q_reg_9(1) => Multiplicand_n_113,
      Q_reg_9(0) => Multiplicand_n_114,
      S(3) => Multiplicand_n_67,
      S(2) => Multiplicand_n_68,
      S(1) => Multiplicand_n_69,
      S(0) => Multiplicand_n_70
    );
Controller: entity work.Lab_4_Mips_CPU_0_0_Control_Unit
     port map (
      AR(0) => reset,
      Clock => Clock,
      D(31) => Controller_n_3,
      D(30) => Controller_n_4,
      D(29) => Controller_n_5,
      D(28) => Controller_n_6,
      D(27) => Controller_n_7,
      D(26) => Controller_n_8,
      D(25) => Controller_n_9,
      D(24) => Controller_n_10,
      D(23) => Controller_n_11,
      D(22) => Controller_n_12,
      D(21) => Controller_n_13,
      D(20) => Controller_n_14,
      D(19) => Controller_n_15,
      D(18) => Controller_n_16,
      D(17) => Controller_n_17,
      D(16) => Controller_n_18,
      D(15) => Controller_n_19,
      D(14) => Controller_n_20,
      D(13) => Controller_n_21,
      D(12) => Controller_n_22,
      D(11) => Controller_n_23,
      D(10) => Controller_n_24,
      D(9) => Controller_n_25,
      D(8) => Controller_n_26,
      D(7) => Controller_n_27,
      D(6) => Controller_n_28,
      D(5) => Controller_n_29,
      D(4) => Controller_n_30,
      D(3) => Controller_n_31,
      D(2) => Controller_n_32,
      D(1) => Controller_n_33,
      D(0) => Controller_n_34,
      E(0) => Controller_n_2,
      \LSR_load2__0\ => \LSR_load2__0\,
      MemoryDataOut(31 downto 0) => MemoryDataOut(31 downto 0),
      Q(30) => Multiplier_n_0,
      Q(29) => Multiplier_n_1,
      Q(28) => Multiplier_n_2,
      Q(27) => Multiplier_n_3,
      Q(26) => Multiplier_n_4,
      Q(25) => Multiplier_n_5,
      Q(24) => Multiplier_n_6,
      Q(23) => Multiplier_n_7,
      Q(22) => Multiplier_n_8,
      Q(21) => Multiplier_n_9,
      Q(20) => Multiplier_n_10,
      Q(19) => Multiplier_n_11,
      Q(18) => Multiplier_n_12,
      Q(17) => Multiplier_n_13,
      Q(16) => Multiplier_n_14,
      Q(15) => Multiplier_n_15,
      Q(14) => Multiplier_n_16,
      Q(13) => Multiplier_n_17,
      Q(12) => Multiplier_n_18,
      Q(11) => Multiplier_n_19,
      Q(10) => Multiplier_n_20,
      Q(9) => Multiplier_n_21,
      Q(8) => Multiplier_n_22,
      Q(7) => Multiplier_n_23,
      Q(6) => Multiplier_n_24,
      Q(5) => Multiplier_n_25,
      Q(4) => Multiplier_n_26,
      Q(3) => Multiplier_n_27,
      Q(2) => Multiplier_n_28,
      Q(1) => Multiplier_n_29,
      Q(0) => Multiplier_n_30,
      Q_reg(31 downto 0) => p_1_in(31 downto 0),
      \current_reg[31]\(30 downto 0) => current(30 downto 0),
      mult_EN => mult_EN,
      \next_state_reg[0]_0\ => Counter_unit_n_1,
      \next_state_reg[1]_P_0\ => Counter_unit_n_0,
      output(31 downto 0) => output(31 downto 0),
      start => start
    );
Counter_unit: entity work.Lab_4_Mips_CPU_0_0_Generic_bit_counter
     port map (
      AR(0) => reset,
      Clock => Clock,
      \LSR_load2__0\ => \LSR_load2__0\,
      \count_reg[0]_0\ => Counter_unit_n_1,
      \count_reg[4]_0\ => Counter_unit_n_0,
      mult_EN => mult_EN
    );
Multiplicand: entity work.Lab_4_Mips_CPU_0_0_LSL_Resgister_AsyncReset
     port map (
      Clock => Clock,
      D(31 downto 0) => p_1_in(31 downto 0),
      E(0) => Controller_n_2,
      Q(62 downto 0) => current(62 downto 0),
      R(63 downto 0) => \^r\(63 downto 0),
      S(3) => Multiplicand_n_67,
      S(2) => Multiplicand_n_68,
      S(1) => Multiplicand_n_69,
      S(0) => Multiplicand_n_70,
      \current_reg[11]_0\(3) => Multiplicand_n_75,
      \current_reg[11]_0\(2) => Multiplicand_n_76,
      \current_reg[11]_0\(1) => Multiplicand_n_77,
      \current_reg[11]_0\(0) => Multiplicand_n_78,
      \current_reg[15]_0\(3) => Multiplicand_n_79,
      \current_reg[15]_0\(2) => Multiplicand_n_80,
      \current_reg[15]_0\(1) => Multiplicand_n_81,
      \current_reg[15]_0\(0) => Multiplicand_n_82,
      \current_reg[19]_0\(3) => Multiplicand_n_83,
      \current_reg[19]_0\(2) => Multiplicand_n_84,
      \current_reg[19]_0\(1) => Multiplicand_n_85,
      \current_reg[19]_0\(0) => Multiplicand_n_86,
      \current_reg[23]_0\(3) => Multiplicand_n_87,
      \current_reg[23]_0\(2) => Multiplicand_n_88,
      \current_reg[23]_0\(1) => Multiplicand_n_89,
      \current_reg[23]_0\(0) => Multiplicand_n_90,
      \current_reg[27]_0\(3) => Multiplicand_n_91,
      \current_reg[27]_0\(2) => Multiplicand_n_92,
      \current_reg[27]_0\(1) => Multiplicand_n_93,
      \current_reg[27]_0\(0) => Multiplicand_n_94,
      \current_reg[31]_0\(3) => Multiplicand_n_95,
      \current_reg[31]_0\(2) => Multiplicand_n_96,
      \current_reg[31]_0\(1) => Multiplicand_n_97,
      \current_reg[31]_0\(0) => Multiplicand_n_98,
      \current_reg[35]_0\(3) => Multiplicand_n_99,
      \current_reg[35]_0\(2) => Multiplicand_n_100,
      \current_reg[35]_0\(1) => Multiplicand_n_101,
      \current_reg[35]_0\(0) => Multiplicand_n_102,
      \current_reg[39]_0\(3) => Multiplicand_n_103,
      \current_reg[39]_0\(2) => Multiplicand_n_104,
      \current_reg[39]_0\(1) => Multiplicand_n_105,
      \current_reg[39]_0\(0) => Multiplicand_n_106,
      \current_reg[43]_0\(3) => Multiplicand_n_107,
      \current_reg[43]_0\(2) => Multiplicand_n_108,
      \current_reg[43]_0\(1) => Multiplicand_n_109,
      \current_reg[43]_0\(0) => Multiplicand_n_110,
      \current_reg[47]_0\(3) => Multiplicand_n_111,
      \current_reg[47]_0\(2) => Multiplicand_n_112,
      \current_reg[47]_0\(1) => Multiplicand_n_113,
      \current_reg[47]_0\(0) => Multiplicand_n_114,
      \current_reg[51]_0\(3) => Multiplicand_n_115,
      \current_reg[51]_0\(2) => Multiplicand_n_116,
      \current_reg[51]_0\(1) => Multiplicand_n_117,
      \current_reg[51]_0\(0) => Multiplicand_n_118,
      \current_reg[55]_0\(3) => Multiplicand_n_119,
      \current_reg[55]_0\(2) => Multiplicand_n_120,
      \current_reg[55]_0\(1) => Multiplicand_n_121,
      \current_reg[55]_0\(0) => Multiplicand_n_122,
      \current_reg[59]_0\(3) => Multiplicand_n_123,
      \current_reg[59]_0\(2) => Multiplicand_n_124,
      \current_reg[59]_0\(1) => Multiplicand_n_125,
      \current_reg[59]_0\(0) => Multiplicand_n_126,
      \current_reg[63]_0\(3) => Multiplicand_n_0,
      \current_reg[63]_0\(2) => Multiplicand_n_1,
      \current_reg[63]_0\(1) => Multiplicand_n_2,
      \current_reg[63]_0\(0) => Multiplicand_n_3,
      \current_reg[7]_0\(3) => Multiplicand_n_71,
      \current_reg[7]_0\(2) => Multiplicand_n_72,
      \current_reg[7]_0\(1) => Multiplicand_n_73,
      \current_reg[7]_0\(0) => Multiplicand_n_74,
      mult_EN => mult_EN,
      start => start
    );
Multiplier: entity work.Lab_4_Mips_CPU_0_0_LSR_Register_AsyncReset
     port map (
      Clock => Clock,
      D(31) => Controller_n_3,
      D(30) => Controller_n_4,
      D(29) => Controller_n_5,
      D(28) => Controller_n_6,
      D(27) => Controller_n_7,
      D(26) => Controller_n_8,
      D(25) => Controller_n_9,
      D(24) => Controller_n_10,
      D(23) => Controller_n_11,
      D(22) => Controller_n_12,
      D(21) => Controller_n_13,
      D(20) => Controller_n_14,
      D(19) => Controller_n_15,
      D(18) => Controller_n_16,
      D(17) => Controller_n_17,
      D(16) => Controller_n_18,
      D(15) => Controller_n_19,
      D(14) => Controller_n_20,
      D(13) => Controller_n_21,
      D(12) => Controller_n_22,
      D(11) => Controller_n_23,
      D(10) => Controller_n_24,
      D(9) => Controller_n_25,
      D(8) => Controller_n_26,
      D(7) => Controller_n_27,
      D(6) => Controller_n_28,
      D(5) => Controller_n_29,
      D(4) => Controller_n_30,
      D(3) => Controller_n_31,
      D(2) => Controller_n_32,
      D(1) => Controller_n_33,
      D(0) => Controller_n_34,
      E(0) => Controller_n_2,
      Q(31) => Multiplier_n_0,
      Q(30) => Multiplier_n_1,
      Q(29) => Multiplier_n_2,
      Q(28) => Multiplier_n_3,
      Q(27) => Multiplier_n_4,
      Q(26) => Multiplier_n_5,
      Q(25) => Multiplier_n_6,
      Q(24) => Multiplier_n_7,
      Q(23) => Multiplier_n_8,
      Q(22) => Multiplier_n_9,
      Q(21) => Multiplier_n_10,
      Q(20) => Multiplier_n_11,
      Q(19) => Multiplier_n_12,
      Q(18) => Multiplier_n_13,
      Q(17) => Multiplier_n_14,
      Q(16) => Multiplier_n_15,
      Q(15) => Multiplier_n_16,
      Q(14) => Multiplier_n_17,
      Q(13) => Multiplier_n_18,
      Q(12) => Multiplier_n_19,
      Q(11) => Multiplier_n_20,
      Q(10) => Multiplier_n_21,
      Q(9) => Multiplier_n_22,
      Q(8) => Multiplier_n_23,
      Q(7) => Multiplier_n_24,
      Q(6) => Multiplier_n_25,
      Q(5) => Multiplier_n_26,
      Q(4) => Multiplier_n_27,
      Q(3) => Multiplier_n_28,
      Q(2) => Multiplier_n_29,
      Q(1) => Multiplier_n_30,
      Q(0) => Multiplier_n_31,
      mult_EN => mult_EN
    );
Product: entity work.\Lab_4_Mips_CPU_0_0_Register_AsyncReset__parameterized2\
     port map (
      Clock => Clock,
      O34(63) => Accumulator_n_0,
      O34(62) => Accumulator_n_1,
      O34(61) => Accumulator_n_2,
      O34(60) => Accumulator_n_3,
      O34(59) => Accumulator_n_4,
      O34(58) => Accumulator_n_5,
      O34(57) => Accumulator_n_6,
      O34(56) => Accumulator_n_7,
      O34(55) => Accumulator_n_8,
      O34(54) => Accumulator_n_9,
      O34(53) => Accumulator_n_10,
      O34(52) => Accumulator_n_11,
      O34(51) => Accumulator_n_12,
      O34(50) => Accumulator_n_13,
      O34(49) => Accumulator_n_14,
      O34(48) => Accumulator_n_15,
      O34(47) => Accumulator_n_16,
      O34(46) => Accumulator_n_17,
      O34(45) => Accumulator_n_18,
      O34(44) => Accumulator_n_19,
      O34(43) => Accumulator_n_20,
      O34(42) => Accumulator_n_21,
      O34(41) => Accumulator_n_22,
      O34(40) => Accumulator_n_23,
      O34(39) => Accumulator_n_24,
      O34(38) => Accumulator_n_25,
      O34(37) => Accumulator_n_26,
      O34(36) => Accumulator_n_27,
      O34(35) => Accumulator_n_28,
      O34(34) => Accumulator_n_29,
      O34(33) => Accumulator_n_30,
      O34(32) => Accumulator_n_31,
      O34(31) => Accumulator_n_32,
      O34(30) => Accumulator_n_33,
      O34(29) => Accumulator_n_34,
      O34(28) => Accumulator_n_35,
      O34(27) => Accumulator_n_36,
      O34(26) => Accumulator_n_37,
      O34(25) => Accumulator_n_38,
      O34(24) => Accumulator_n_39,
      O34(23) => Accumulator_n_40,
      O34(22) => Accumulator_n_41,
      O34(21) => Accumulator_n_42,
      O34(20) => Accumulator_n_43,
      O34(19) => Accumulator_n_44,
      O34(18) => Accumulator_n_45,
      O34(17) => Accumulator_n_46,
      O34(16) => Accumulator_n_47,
      O34(15) => Accumulator_n_48,
      O34(14) => Accumulator_n_49,
      O34(13) => Accumulator_n_50,
      O34(12) => Accumulator_n_51,
      O34(11) => Accumulator_n_52,
      O34(10) => Accumulator_n_53,
      O34(9) => Accumulator_n_54,
      O34(8) => Accumulator_n_55,
      O34(7) => Accumulator_n_56,
      O34(6) => Accumulator_n_57,
      O34(5) => Accumulator_n_58,
      O34(4) => Accumulator_n_59,
      O34(3) => Accumulator_n_60,
      O34(2) => Accumulator_n_61,
      O34(1) => D,
      O34(0) => Accumulator_n_63,
      Q(0) => Multiplier_n_31,
      R(63 downto 0) => \^r\(63 downto 0),
      mult_EN => mult_EN
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Register_File is
  port (
    Q_reg : out STD_LOGIC;
    read_data_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    read_data_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    read_register_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    input_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RegDst : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    RegWrite : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC;
    Q_reg_6 : in STD_LOGIC;
    Q_reg_7 : in STD_LOGIC;
    Q_reg_8 : in STD_LOGIC;
    write_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    Q_reg_9 : in STD_LOGIC;
    Q_reg_10 : in STD_LOGIC;
    Q_reg_11 : in STD_LOGIC;
    Q_reg_12 : in STD_LOGIC;
    Q_reg_13 : in STD_LOGIC;
    Q_reg_14 : in STD_LOGIC;
    Q_reg_15 : in STD_LOGIC;
    Q_reg_16 : in STD_LOGIC;
    Q_reg_17 : in STD_LOGIC;
    Q_reg_18 : in STD_LOGIC;
    Q_reg_19 : in STD_LOGIC;
    Q_reg_20 : in STD_LOGIC;
    Q_reg_21 : in STD_LOGIC;
    Q_reg_22 : in STD_LOGIC;
    Q_reg_23 : in STD_LOGIC;
    read_register_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q_reg_i_5 : in STD_LOGIC;
    Q_reg_i_5_0 : in STD_LOGIC;
    \Q_reg_i_4__31\ : in STD_LOGIC;
    \Q_reg_i_4__31_0\ : in STD_LOGIC;
    \Q_reg_i_4__41\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Register_File : entity is "Register_File";
end Lab_4_Mips_CPU_0_0_Register_File;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Register_File is
  signal \L1[11].reg_n_0\ : STD_LOGIC;
  signal \L1[11].reg_n_1\ : STD_LOGIC;
  signal \L1[11].reg_n_10\ : STD_LOGIC;
  signal \L1[11].reg_n_11\ : STD_LOGIC;
  signal \L1[11].reg_n_12\ : STD_LOGIC;
  signal \L1[11].reg_n_13\ : STD_LOGIC;
  signal \L1[11].reg_n_14\ : STD_LOGIC;
  signal \L1[11].reg_n_15\ : STD_LOGIC;
  signal \L1[11].reg_n_16\ : STD_LOGIC;
  signal \L1[11].reg_n_17\ : STD_LOGIC;
  signal \L1[11].reg_n_18\ : STD_LOGIC;
  signal \L1[11].reg_n_19\ : STD_LOGIC;
  signal \L1[11].reg_n_2\ : STD_LOGIC;
  signal \L1[11].reg_n_20\ : STD_LOGIC;
  signal \L1[11].reg_n_21\ : STD_LOGIC;
  signal \L1[11].reg_n_22\ : STD_LOGIC;
  signal \L1[11].reg_n_23\ : STD_LOGIC;
  signal \L1[11].reg_n_24\ : STD_LOGIC;
  signal \L1[11].reg_n_25\ : STD_LOGIC;
  signal \L1[11].reg_n_26\ : STD_LOGIC;
  signal \L1[11].reg_n_27\ : STD_LOGIC;
  signal \L1[11].reg_n_28\ : STD_LOGIC;
  signal \L1[11].reg_n_29\ : STD_LOGIC;
  signal \L1[11].reg_n_3\ : STD_LOGIC;
  signal \L1[11].reg_n_30\ : STD_LOGIC;
  signal \L1[11].reg_n_31\ : STD_LOGIC;
  signal \L1[11].reg_n_32\ : STD_LOGIC;
  signal \L1[11].reg_n_33\ : STD_LOGIC;
  signal \L1[11].reg_n_34\ : STD_LOGIC;
  signal \L1[11].reg_n_35\ : STD_LOGIC;
  signal \L1[11].reg_n_36\ : STD_LOGIC;
  signal \L1[11].reg_n_37\ : STD_LOGIC;
  signal \L1[11].reg_n_38\ : STD_LOGIC;
  signal \L1[11].reg_n_39\ : STD_LOGIC;
  signal \L1[11].reg_n_4\ : STD_LOGIC;
  signal \L1[11].reg_n_40\ : STD_LOGIC;
  signal \L1[11].reg_n_41\ : STD_LOGIC;
  signal \L1[11].reg_n_42\ : STD_LOGIC;
  signal \L1[11].reg_n_43\ : STD_LOGIC;
  signal \L1[11].reg_n_44\ : STD_LOGIC;
  signal \L1[11].reg_n_45\ : STD_LOGIC;
  signal \L1[11].reg_n_46\ : STD_LOGIC;
  signal \L1[11].reg_n_47\ : STD_LOGIC;
  signal \L1[11].reg_n_48\ : STD_LOGIC;
  signal \L1[11].reg_n_49\ : STD_LOGIC;
  signal \L1[11].reg_n_5\ : STD_LOGIC;
  signal \L1[11].reg_n_50\ : STD_LOGIC;
  signal \L1[11].reg_n_51\ : STD_LOGIC;
  signal \L1[11].reg_n_52\ : STD_LOGIC;
  signal \L1[11].reg_n_53\ : STD_LOGIC;
  signal \L1[11].reg_n_54\ : STD_LOGIC;
  signal \L1[11].reg_n_55\ : STD_LOGIC;
  signal \L1[11].reg_n_56\ : STD_LOGIC;
  signal \L1[11].reg_n_57\ : STD_LOGIC;
  signal \L1[11].reg_n_58\ : STD_LOGIC;
  signal \L1[11].reg_n_59\ : STD_LOGIC;
  signal \L1[11].reg_n_6\ : STD_LOGIC;
  signal \L1[11].reg_n_60\ : STD_LOGIC;
  signal \L1[11].reg_n_61\ : STD_LOGIC;
  signal \L1[11].reg_n_62\ : STD_LOGIC;
  signal \L1[11].reg_n_63\ : STD_LOGIC;
  signal \L1[11].reg_n_7\ : STD_LOGIC;
  signal \L1[11].reg_n_8\ : STD_LOGIC;
  signal \L1[11].reg_n_9\ : STD_LOGIC;
  signal \L1[15].reg_n_0\ : STD_LOGIC;
  signal \L1[15].reg_n_1\ : STD_LOGIC;
  signal \L1[15].reg_n_10\ : STD_LOGIC;
  signal \L1[15].reg_n_11\ : STD_LOGIC;
  signal \L1[15].reg_n_12\ : STD_LOGIC;
  signal \L1[15].reg_n_13\ : STD_LOGIC;
  signal \L1[15].reg_n_14\ : STD_LOGIC;
  signal \L1[15].reg_n_15\ : STD_LOGIC;
  signal \L1[15].reg_n_16\ : STD_LOGIC;
  signal \L1[15].reg_n_17\ : STD_LOGIC;
  signal \L1[15].reg_n_18\ : STD_LOGIC;
  signal \L1[15].reg_n_19\ : STD_LOGIC;
  signal \L1[15].reg_n_2\ : STD_LOGIC;
  signal \L1[15].reg_n_20\ : STD_LOGIC;
  signal \L1[15].reg_n_21\ : STD_LOGIC;
  signal \L1[15].reg_n_22\ : STD_LOGIC;
  signal \L1[15].reg_n_23\ : STD_LOGIC;
  signal \L1[15].reg_n_24\ : STD_LOGIC;
  signal \L1[15].reg_n_25\ : STD_LOGIC;
  signal \L1[15].reg_n_26\ : STD_LOGIC;
  signal \L1[15].reg_n_27\ : STD_LOGIC;
  signal \L1[15].reg_n_28\ : STD_LOGIC;
  signal \L1[15].reg_n_29\ : STD_LOGIC;
  signal \L1[15].reg_n_3\ : STD_LOGIC;
  signal \L1[15].reg_n_30\ : STD_LOGIC;
  signal \L1[15].reg_n_31\ : STD_LOGIC;
  signal \L1[15].reg_n_32\ : STD_LOGIC;
  signal \L1[15].reg_n_33\ : STD_LOGIC;
  signal \L1[15].reg_n_34\ : STD_LOGIC;
  signal \L1[15].reg_n_35\ : STD_LOGIC;
  signal \L1[15].reg_n_36\ : STD_LOGIC;
  signal \L1[15].reg_n_37\ : STD_LOGIC;
  signal \L1[15].reg_n_38\ : STD_LOGIC;
  signal \L1[15].reg_n_39\ : STD_LOGIC;
  signal \L1[15].reg_n_4\ : STD_LOGIC;
  signal \L1[15].reg_n_40\ : STD_LOGIC;
  signal \L1[15].reg_n_41\ : STD_LOGIC;
  signal \L1[15].reg_n_42\ : STD_LOGIC;
  signal \L1[15].reg_n_43\ : STD_LOGIC;
  signal \L1[15].reg_n_44\ : STD_LOGIC;
  signal \L1[15].reg_n_45\ : STD_LOGIC;
  signal \L1[15].reg_n_46\ : STD_LOGIC;
  signal \L1[15].reg_n_47\ : STD_LOGIC;
  signal \L1[15].reg_n_48\ : STD_LOGIC;
  signal \L1[15].reg_n_49\ : STD_LOGIC;
  signal \L1[15].reg_n_5\ : STD_LOGIC;
  signal \L1[15].reg_n_50\ : STD_LOGIC;
  signal \L1[15].reg_n_51\ : STD_LOGIC;
  signal \L1[15].reg_n_52\ : STD_LOGIC;
  signal \L1[15].reg_n_53\ : STD_LOGIC;
  signal \L1[15].reg_n_54\ : STD_LOGIC;
  signal \L1[15].reg_n_55\ : STD_LOGIC;
  signal \L1[15].reg_n_56\ : STD_LOGIC;
  signal \L1[15].reg_n_57\ : STD_LOGIC;
  signal \L1[15].reg_n_58\ : STD_LOGIC;
  signal \L1[15].reg_n_59\ : STD_LOGIC;
  signal \L1[15].reg_n_6\ : STD_LOGIC;
  signal \L1[15].reg_n_60\ : STD_LOGIC;
  signal \L1[15].reg_n_61\ : STD_LOGIC;
  signal \L1[15].reg_n_62\ : STD_LOGIC;
  signal \L1[15].reg_n_63\ : STD_LOGIC;
  signal \L1[15].reg_n_7\ : STD_LOGIC;
  signal \L1[15].reg_n_8\ : STD_LOGIC;
  signal \L1[15].reg_n_9\ : STD_LOGIC;
  signal \L1[19].reg_n_0\ : STD_LOGIC;
  signal \L1[19].reg_n_1\ : STD_LOGIC;
  signal \L1[19].reg_n_10\ : STD_LOGIC;
  signal \L1[19].reg_n_11\ : STD_LOGIC;
  signal \L1[19].reg_n_12\ : STD_LOGIC;
  signal \L1[19].reg_n_13\ : STD_LOGIC;
  signal \L1[19].reg_n_14\ : STD_LOGIC;
  signal \L1[19].reg_n_15\ : STD_LOGIC;
  signal \L1[19].reg_n_16\ : STD_LOGIC;
  signal \L1[19].reg_n_17\ : STD_LOGIC;
  signal \L1[19].reg_n_18\ : STD_LOGIC;
  signal \L1[19].reg_n_19\ : STD_LOGIC;
  signal \L1[19].reg_n_2\ : STD_LOGIC;
  signal \L1[19].reg_n_20\ : STD_LOGIC;
  signal \L1[19].reg_n_21\ : STD_LOGIC;
  signal \L1[19].reg_n_22\ : STD_LOGIC;
  signal \L1[19].reg_n_23\ : STD_LOGIC;
  signal \L1[19].reg_n_24\ : STD_LOGIC;
  signal \L1[19].reg_n_25\ : STD_LOGIC;
  signal \L1[19].reg_n_26\ : STD_LOGIC;
  signal \L1[19].reg_n_27\ : STD_LOGIC;
  signal \L1[19].reg_n_28\ : STD_LOGIC;
  signal \L1[19].reg_n_29\ : STD_LOGIC;
  signal \L1[19].reg_n_3\ : STD_LOGIC;
  signal \L1[19].reg_n_30\ : STD_LOGIC;
  signal \L1[19].reg_n_31\ : STD_LOGIC;
  signal \L1[19].reg_n_32\ : STD_LOGIC;
  signal \L1[19].reg_n_33\ : STD_LOGIC;
  signal \L1[19].reg_n_34\ : STD_LOGIC;
  signal \L1[19].reg_n_35\ : STD_LOGIC;
  signal \L1[19].reg_n_36\ : STD_LOGIC;
  signal \L1[19].reg_n_37\ : STD_LOGIC;
  signal \L1[19].reg_n_38\ : STD_LOGIC;
  signal \L1[19].reg_n_39\ : STD_LOGIC;
  signal \L1[19].reg_n_4\ : STD_LOGIC;
  signal \L1[19].reg_n_40\ : STD_LOGIC;
  signal \L1[19].reg_n_41\ : STD_LOGIC;
  signal \L1[19].reg_n_42\ : STD_LOGIC;
  signal \L1[19].reg_n_43\ : STD_LOGIC;
  signal \L1[19].reg_n_44\ : STD_LOGIC;
  signal \L1[19].reg_n_45\ : STD_LOGIC;
  signal \L1[19].reg_n_46\ : STD_LOGIC;
  signal \L1[19].reg_n_47\ : STD_LOGIC;
  signal \L1[19].reg_n_48\ : STD_LOGIC;
  signal \L1[19].reg_n_49\ : STD_LOGIC;
  signal \L1[19].reg_n_5\ : STD_LOGIC;
  signal \L1[19].reg_n_50\ : STD_LOGIC;
  signal \L1[19].reg_n_51\ : STD_LOGIC;
  signal \L1[19].reg_n_52\ : STD_LOGIC;
  signal \L1[19].reg_n_53\ : STD_LOGIC;
  signal \L1[19].reg_n_54\ : STD_LOGIC;
  signal \L1[19].reg_n_55\ : STD_LOGIC;
  signal \L1[19].reg_n_56\ : STD_LOGIC;
  signal \L1[19].reg_n_57\ : STD_LOGIC;
  signal \L1[19].reg_n_58\ : STD_LOGIC;
  signal \L1[19].reg_n_59\ : STD_LOGIC;
  signal \L1[19].reg_n_6\ : STD_LOGIC;
  signal \L1[19].reg_n_60\ : STD_LOGIC;
  signal \L1[19].reg_n_61\ : STD_LOGIC;
  signal \L1[19].reg_n_62\ : STD_LOGIC;
  signal \L1[19].reg_n_63\ : STD_LOGIC;
  signal \L1[19].reg_n_7\ : STD_LOGIC;
  signal \L1[19].reg_n_8\ : STD_LOGIC;
  signal \L1[19].reg_n_9\ : STD_LOGIC;
  signal \L1[23].reg_n_0\ : STD_LOGIC;
  signal \L1[23].reg_n_1\ : STD_LOGIC;
  signal \L1[23].reg_n_10\ : STD_LOGIC;
  signal \L1[23].reg_n_11\ : STD_LOGIC;
  signal \L1[23].reg_n_12\ : STD_LOGIC;
  signal \L1[23].reg_n_13\ : STD_LOGIC;
  signal \L1[23].reg_n_14\ : STD_LOGIC;
  signal \L1[23].reg_n_15\ : STD_LOGIC;
  signal \L1[23].reg_n_16\ : STD_LOGIC;
  signal \L1[23].reg_n_17\ : STD_LOGIC;
  signal \L1[23].reg_n_18\ : STD_LOGIC;
  signal \L1[23].reg_n_19\ : STD_LOGIC;
  signal \L1[23].reg_n_2\ : STD_LOGIC;
  signal \L1[23].reg_n_20\ : STD_LOGIC;
  signal \L1[23].reg_n_21\ : STD_LOGIC;
  signal \L1[23].reg_n_22\ : STD_LOGIC;
  signal \L1[23].reg_n_23\ : STD_LOGIC;
  signal \L1[23].reg_n_24\ : STD_LOGIC;
  signal \L1[23].reg_n_25\ : STD_LOGIC;
  signal \L1[23].reg_n_26\ : STD_LOGIC;
  signal \L1[23].reg_n_27\ : STD_LOGIC;
  signal \L1[23].reg_n_28\ : STD_LOGIC;
  signal \L1[23].reg_n_29\ : STD_LOGIC;
  signal \L1[23].reg_n_3\ : STD_LOGIC;
  signal \L1[23].reg_n_30\ : STD_LOGIC;
  signal \L1[23].reg_n_31\ : STD_LOGIC;
  signal \L1[23].reg_n_32\ : STD_LOGIC;
  signal \L1[23].reg_n_33\ : STD_LOGIC;
  signal \L1[23].reg_n_34\ : STD_LOGIC;
  signal \L1[23].reg_n_35\ : STD_LOGIC;
  signal \L1[23].reg_n_36\ : STD_LOGIC;
  signal \L1[23].reg_n_37\ : STD_LOGIC;
  signal \L1[23].reg_n_38\ : STD_LOGIC;
  signal \L1[23].reg_n_39\ : STD_LOGIC;
  signal \L1[23].reg_n_4\ : STD_LOGIC;
  signal \L1[23].reg_n_40\ : STD_LOGIC;
  signal \L1[23].reg_n_41\ : STD_LOGIC;
  signal \L1[23].reg_n_42\ : STD_LOGIC;
  signal \L1[23].reg_n_43\ : STD_LOGIC;
  signal \L1[23].reg_n_44\ : STD_LOGIC;
  signal \L1[23].reg_n_45\ : STD_LOGIC;
  signal \L1[23].reg_n_46\ : STD_LOGIC;
  signal \L1[23].reg_n_47\ : STD_LOGIC;
  signal \L1[23].reg_n_48\ : STD_LOGIC;
  signal \L1[23].reg_n_49\ : STD_LOGIC;
  signal \L1[23].reg_n_5\ : STD_LOGIC;
  signal \L1[23].reg_n_50\ : STD_LOGIC;
  signal \L1[23].reg_n_51\ : STD_LOGIC;
  signal \L1[23].reg_n_52\ : STD_LOGIC;
  signal \L1[23].reg_n_53\ : STD_LOGIC;
  signal \L1[23].reg_n_54\ : STD_LOGIC;
  signal \L1[23].reg_n_55\ : STD_LOGIC;
  signal \L1[23].reg_n_56\ : STD_LOGIC;
  signal \L1[23].reg_n_57\ : STD_LOGIC;
  signal \L1[23].reg_n_58\ : STD_LOGIC;
  signal \L1[23].reg_n_59\ : STD_LOGIC;
  signal \L1[23].reg_n_6\ : STD_LOGIC;
  signal \L1[23].reg_n_60\ : STD_LOGIC;
  signal \L1[23].reg_n_61\ : STD_LOGIC;
  signal \L1[23].reg_n_62\ : STD_LOGIC;
  signal \L1[23].reg_n_63\ : STD_LOGIC;
  signal \L1[23].reg_n_7\ : STD_LOGIC;
  signal \L1[23].reg_n_8\ : STD_LOGIC;
  signal \L1[23].reg_n_9\ : STD_LOGIC;
  signal \L1[31].reg_n_0\ : STD_LOGIC;
  signal \L1[31].reg_n_1\ : STD_LOGIC;
  signal \L1[31].reg_n_10\ : STD_LOGIC;
  signal \L1[31].reg_n_11\ : STD_LOGIC;
  signal \L1[31].reg_n_12\ : STD_LOGIC;
  signal \L1[31].reg_n_13\ : STD_LOGIC;
  signal \L1[31].reg_n_14\ : STD_LOGIC;
  signal \L1[31].reg_n_15\ : STD_LOGIC;
  signal \L1[31].reg_n_16\ : STD_LOGIC;
  signal \L1[31].reg_n_17\ : STD_LOGIC;
  signal \L1[31].reg_n_18\ : STD_LOGIC;
  signal \L1[31].reg_n_19\ : STD_LOGIC;
  signal \L1[31].reg_n_2\ : STD_LOGIC;
  signal \L1[31].reg_n_20\ : STD_LOGIC;
  signal \L1[31].reg_n_21\ : STD_LOGIC;
  signal \L1[31].reg_n_22\ : STD_LOGIC;
  signal \L1[31].reg_n_23\ : STD_LOGIC;
  signal \L1[31].reg_n_24\ : STD_LOGIC;
  signal \L1[31].reg_n_25\ : STD_LOGIC;
  signal \L1[31].reg_n_26\ : STD_LOGIC;
  signal \L1[31].reg_n_27\ : STD_LOGIC;
  signal \L1[31].reg_n_28\ : STD_LOGIC;
  signal \L1[31].reg_n_29\ : STD_LOGIC;
  signal \L1[31].reg_n_3\ : STD_LOGIC;
  signal \L1[31].reg_n_30\ : STD_LOGIC;
  signal \L1[31].reg_n_31\ : STD_LOGIC;
  signal \L1[31].reg_n_32\ : STD_LOGIC;
  signal \L1[31].reg_n_33\ : STD_LOGIC;
  signal \L1[31].reg_n_34\ : STD_LOGIC;
  signal \L1[31].reg_n_35\ : STD_LOGIC;
  signal \L1[31].reg_n_36\ : STD_LOGIC;
  signal \L1[31].reg_n_37\ : STD_LOGIC;
  signal \L1[31].reg_n_38\ : STD_LOGIC;
  signal \L1[31].reg_n_39\ : STD_LOGIC;
  signal \L1[31].reg_n_4\ : STD_LOGIC;
  signal \L1[31].reg_n_40\ : STD_LOGIC;
  signal \L1[31].reg_n_41\ : STD_LOGIC;
  signal \L1[31].reg_n_42\ : STD_LOGIC;
  signal \L1[31].reg_n_43\ : STD_LOGIC;
  signal \L1[31].reg_n_44\ : STD_LOGIC;
  signal \L1[31].reg_n_45\ : STD_LOGIC;
  signal \L1[31].reg_n_46\ : STD_LOGIC;
  signal \L1[31].reg_n_47\ : STD_LOGIC;
  signal \L1[31].reg_n_48\ : STD_LOGIC;
  signal \L1[31].reg_n_49\ : STD_LOGIC;
  signal \L1[31].reg_n_5\ : STD_LOGIC;
  signal \L1[31].reg_n_50\ : STD_LOGIC;
  signal \L1[31].reg_n_51\ : STD_LOGIC;
  signal \L1[31].reg_n_52\ : STD_LOGIC;
  signal \L1[31].reg_n_53\ : STD_LOGIC;
  signal \L1[31].reg_n_54\ : STD_LOGIC;
  signal \L1[31].reg_n_55\ : STD_LOGIC;
  signal \L1[31].reg_n_56\ : STD_LOGIC;
  signal \L1[31].reg_n_57\ : STD_LOGIC;
  signal \L1[31].reg_n_58\ : STD_LOGIC;
  signal \L1[31].reg_n_59\ : STD_LOGIC;
  signal \L1[31].reg_n_6\ : STD_LOGIC;
  signal \L1[31].reg_n_60\ : STD_LOGIC;
  signal \L1[31].reg_n_61\ : STD_LOGIC;
  signal \L1[31].reg_n_62\ : STD_LOGIC;
  signal \L1[31].reg_n_63\ : STD_LOGIC;
  signal \L1[31].reg_n_7\ : STD_LOGIC;
  signal \L1[31].reg_n_8\ : STD_LOGIC;
  signal \L1[31].reg_n_9\ : STD_LOGIC;
  signal \L1[3].reg_n_0\ : STD_LOGIC;
  signal \L1[3].reg_n_1\ : STD_LOGIC;
  signal \L1[3].reg_n_10\ : STD_LOGIC;
  signal \L1[3].reg_n_11\ : STD_LOGIC;
  signal \L1[3].reg_n_12\ : STD_LOGIC;
  signal \L1[3].reg_n_13\ : STD_LOGIC;
  signal \L1[3].reg_n_14\ : STD_LOGIC;
  signal \L1[3].reg_n_15\ : STD_LOGIC;
  signal \L1[3].reg_n_16\ : STD_LOGIC;
  signal \L1[3].reg_n_17\ : STD_LOGIC;
  signal \L1[3].reg_n_18\ : STD_LOGIC;
  signal \L1[3].reg_n_19\ : STD_LOGIC;
  signal \L1[3].reg_n_2\ : STD_LOGIC;
  signal \L1[3].reg_n_20\ : STD_LOGIC;
  signal \L1[3].reg_n_21\ : STD_LOGIC;
  signal \L1[3].reg_n_22\ : STD_LOGIC;
  signal \L1[3].reg_n_23\ : STD_LOGIC;
  signal \L1[3].reg_n_24\ : STD_LOGIC;
  signal \L1[3].reg_n_25\ : STD_LOGIC;
  signal \L1[3].reg_n_26\ : STD_LOGIC;
  signal \L1[3].reg_n_27\ : STD_LOGIC;
  signal \L1[3].reg_n_28\ : STD_LOGIC;
  signal \L1[3].reg_n_29\ : STD_LOGIC;
  signal \L1[3].reg_n_3\ : STD_LOGIC;
  signal \L1[3].reg_n_30\ : STD_LOGIC;
  signal \L1[3].reg_n_31\ : STD_LOGIC;
  signal \L1[3].reg_n_32\ : STD_LOGIC;
  signal \L1[3].reg_n_33\ : STD_LOGIC;
  signal \L1[3].reg_n_34\ : STD_LOGIC;
  signal \L1[3].reg_n_35\ : STD_LOGIC;
  signal \L1[3].reg_n_36\ : STD_LOGIC;
  signal \L1[3].reg_n_37\ : STD_LOGIC;
  signal \L1[3].reg_n_38\ : STD_LOGIC;
  signal \L1[3].reg_n_39\ : STD_LOGIC;
  signal \L1[3].reg_n_4\ : STD_LOGIC;
  signal \L1[3].reg_n_40\ : STD_LOGIC;
  signal \L1[3].reg_n_41\ : STD_LOGIC;
  signal \L1[3].reg_n_42\ : STD_LOGIC;
  signal \L1[3].reg_n_43\ : STD_LOGIC;
  signal \L1[3].reg_n_44\ : STD_LOGIC;
  signal \L1[3].reg_n_45\ : STD_LOGIC;
  signal \L1[3].reg_n_46\ : STD_LOGIC;
  signal \L1[3].reg_n_47\ : STD_LOGIC;
  signal \L1[3].reg_n_48\ : STD_LOGIC;
  signal \L1[3].reg_n_49\ : STD_LOGIC;
  signal \L1[3].reg_n_5\ : STD_LOGIC;
  signal \L1[3].reg_n_50\ : STD_LOGIC;
  signal \L1[3].reg_n_51\ : STD_LOGIC;
  signal \L1[3].reg_n_52\ : STD_LOGIC;
  signal \L1[3].reg_n_53\ : STD_LOGIC;
  signal \L1[3].reg_n_54\ : STD_LOGIC;
  signal \L1[3].reg_n_55\ : STD_LOGIC;
  signal \L1[3].reg_n_56\ : STD_LOGIC;
  signal \L1[3].reg_n_57\ : STD_LOGIC;
  signal \L1[3].reg_n_58\ : STD_LOGIC;
  signal \L1[3].reg_n_59\ : STD_LOGIC;
  signal \L1[3].reg_n_6\ : STD_LOGIC;
  signal \L1[3].reg_n_60\ : STD_LOGIC;
  signal \L1[3].reg_n_61\ : STD_LOGIC;
  signal \L1[3].reg_n_62\ : STD_LOGIC;
  signal \L1[3].reg_n_63\ : STD_LOGIC;
  signal \L1[3].reg_n_7\ : STD_LOGIC;
  signal \L1[3].reg_n_8\ : STD_LOGIC;
  signal \L1[3].reg_n_9\ : STD_LOGIC;
  signal \L1[7].reg_n_0\ : STD_LOGIC;
  signal \L1[7].reg_n_1\ : STD_LOGIC;
  signal \L1[7].reg_n_10\ : STD_LOGIC;
  signal \L1[7].reg_n_11\ : STD_LOGIC;
  signal \L1[7].reg_n_12\ : STD_LOGIC;
  signal \L1[7].reg_n_13\ : STD_LOGIC;
  signal \L1[7].reg_n_14\ : STD_LOGIC;
  signal \L1[7].reg_n_15\ : STD_LOGIC;
  signal \L1[7].reg_n_16\ : STD_LOGIC;
  signal \L1[7].reg_n_17\ : STD_LOGIC;
  signal \L1[7].reg_n_18\ : STD_LOGIC;
  signal \L1[7].reg_n_19\ : STD_LOGIC;
  signal \L1[7].reg_n_2\ : STD_LOGIC;
  signal \L1[7].reg_n_20\ : STD_LOGIC;
  signal \L1[7].reg_n_21\ : STD_LOGIC;
  signal \L1[7].reg_n_22\ : STD_LOGIC;
  signal \L1[7].reg_n_23\ : STD_LOGIC;
  signal \L1[7].reg_n_24\ : STD_LOGIC;
  signal \L1[7].reg_n_25\ : STD_LOGIC;
  signal \L1[7].reg_n_26\ : STD_LOGIC;
  signal \L1[7].reg_n_27\ : STD_LOGIC;
  signal \L1[7].reg_n_28\ : STD_LOGIC;
  signal \L1[7].reg_n_29\ : STD_LOGIC;
  signal \L1[7].reg_n_3\ : STD_LOGIC;
  signal \L1[7].reg_n_30\ : STD_LOGIC;
  signal \L1[7].reg_n_31\ : STD_LOGIC;
  signal \L1[7].reg_n_32\ : STD_LOGIC;
  signal \L1[7].reg_n_33\ : STD_LOGIC;
  signal \L1[7].reg_n_34\ : STD_LOGIC;
  signal \L1[7].reg_n_35\ : STD_LOGIC;
  signal \L1[7].reg_n_36\ : STD_LOGIC;
  signal \L1[7].reg_n_37\ : STD_LOGIC;
  signal \L1[7].reg_n_38\ : STD_LOGIC;
  signal \L1[7].reg_n_39\ : STD_LOGIC;
  signal \L1[7].reg_n_4\ : STD_LOGIC;
  signal \L1[7].reg_n_40\ : STD_LOGIC;
  signal \L1[7].reg_n_41\ : STD_LOGIC;
  signal \L1[7].reg_n_42\ : STD_LOGIC;
  signal \L1[7].reg_n_43\ : STD_LOGIC;
  signal \L1[7].reg_n_44\ : STD_LOGIC;
  signal \L1[7].reg_n_45\ : STD_LOGIC;
  signal \L1[7].reg_n_46\ : STD_LOGIC;
  signal \L1[7].reg_n_47\ : STD_LOGIC;
  signal \L1[7].reg_n_48\ : STD_LOGIC;
  signal \L1[7].reg_n_49\ : STD_LOGIC;
  signal \L1[7].reg_n_5\ : STD_LOGIC;
  signal \L1[7].reg_n_50\ : STD_LOGIC;
  signal \L1[7].reg_n_51\ : STD_LOGIC;
  signal \L1[7].reg_n_52\ : STD_LOGIC;
  signal \L1[7].reg_n_53\ : STD_LOGIC;
  signal \L1[7].reg_n_54\ : STD_LOGIC;
  signal \L1[7].reg_n_55\ : STD_LOGIC;
  signal \L1[7].reg_n_56\ : STD_LOGIC;
  signal \L1[7].reg_n_57\ : STD_LOGIC;
  signal \L1[7].reg_n_58\ : STD_LOGIC;
  signal \L1[7].reg_n_59\ : STD_LOGIC;
  signal \L1[7].reg_n_6\ : STD_LOGIC;
  signal \L1[7].reg_n_60\ : STD_LOGIC;
  signal \L1[7].reg_n_61\ : STD_LOGIC;
  signal \L1[7].reg_n_62\ : STD_LOGIC;
  signal \L1[7].reg_n_63\ : STD_LOGIC;
  signal \L1[7].reg_n_7\ : STD_LOGIC;
  signal \L1[7].reg_n_8\ : STD_LOGIC;
  signal \L1[7].reg_n_9\ : STD_LOGIC;
  signal \Q_i_1__0_n_0\ : STD_LOGIC;
  signal \Q_i_1__10_n_0\ : STD_LOGIC;
  signal \Q_i_1__11_n_0\ : STD_LOGIC;
  signal \Q_i_1__12_n_0\ : STD_LOGIC;
  signal \Q_i_1__13_n_0\ : STD_LOGIC;
  signal \Q_i_1__14_n_0\ : STD_LOGIC;
  signal \Q_i_1__1_n_0\ : STD_LOGIC;
  signal \Q_i_1__2_n_0\ : STD_LOGIC;
  signal \Q_i_1__3_n_0\ : STD_LOGIC;
  signal \Q_i_1__4_n_0\ : STD_LOGIC;
  signal \Q_i_1__5_n_0\ : STD_LOGIC;
  signal \Q_i_1__6_n_0\ : STD_LOGIC;
  signal \Q_i_1__7_n_0\ : STD_LOGIC;
  signal \Q_i_1__8_n_0\ : STD_LOGIC;
  signal \Q_i_1__9_n_0\ : STD_LOGIC;
  signal Q_i_1_n_0 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data17 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data22 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data24 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data25 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data26 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data28 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data29 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data30 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\L1[0].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_9
     port map (
      Clock => Clock,
      Q_reg => Q_reg_8,
      Reset => Reset,
      data0(31 downto 0) => data0(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[10].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_10
     port map (
      Clock => Clock,
      Q_reg => Q_reg_18,
      Reset => Reset,
      data10(31 downto 0) => data10(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[11].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_11
     port map (
      Clock => Clock,
      Q_reg => \L1[11].reg_n_0\,
      Q_reg_0 => \L1[11].reg_n_1\,
      Q_reg_1 => \L1[11].reg_n_2\,
      Q_reg_10 => \L1[11].reg_n_11\,
      Q_reg_100 => \L1[15].reg_n_36\,
      Q_reg_101 => \L1[15].reg_n_37\,
      Q_reg_102 => \L1[15].reg_n_38\,
      Q_reg_103 => \L1[15].reg_n_39\,
      Q_reg_104 => \L1[15].reg_n_40\,
      Q_reg_105 => \L1[15].reg_n_41\,
      Q_reg_106 => \L1[15].reg_n_42\,
      Q_reg_107 => \L1[15].reg_n_43\,
      Q_reg_108 => \L1[15].reg_n_44\,
      Q_reg_109 => \L1[15].reg_n_45\,
      Q_reg_11 => \L1[11].reg_n_12\,
      Q_reg_110 => \L1[15].reg_n_46\,
      Q_reg_111 => \L1[15].reg_n_47\,
      Q_reg_112 => \L1[15].reg_n_48\,
      Q_reg_113 => \L1[15].reg_n_49\,
      Q_reg_114 => \L1[15].reg_n_50\,
      Q_reg_115 => \L1[15].reg_n_51\,
      Q_reg_116 => \L1[15].reg_n_52\,
      Q_reg_117 => \L1[15].reg_n_53\,
      Q_reg_118 => \L1[15].reg_n_54\,
      Q_reg_119 => \L1[15].reg_n_55\,
      Q_reg_12 => \L1[11].reg_n_13\,
      Q_reg_120 => \L1[15].reg_n_56\,
      Q_reg_121 => \L1[15].reg_n_57\,
      Q_reg_122 => \L1[15].reg_n_58\,
      Q_reg_123 => \L1[15].reg_n_59\,
      Q_reg_124 => \L1[15].reg_n_60\,
      Q_reg_125 => \L1[15].reg_n_61\,
      Q_reg_126 => \L1[15].reg_n_62\,
      Q_reg_127 => \L1[15].reg_n_63\,
      Q_reg_13 => \L1[11].reg_n_14\,
      Q_reg_14 => \L1[11].reg_n_15\,
      Q_reg_15 => \L1[11].reg_n_16\,
      Q_reg_16 => \L1[11].reg_n_17\,
      Q_reg_17 => \L1[11].reg_n_18\,
      Q_reg_18 => \L1[11].reg_n_19\,
      Q_reg_19 => \L1[11].reg_n_20\,
      Q_reg_2 => \L1[11].reg_n_3\,
      Q_reg_20 => \L1[11].reg_n_21\,
      Q_reg_21 => \L1[11].reg_n_22\,
      Q_reg_22 => \L1[11].reg_n_23\,
      Q_reg_23 => \L1[11].reg_n_24\,
      Q_reg_24 => \L1[11].reg_n_25\,
      Q_reg_25 => \L1[11].reg_n_26\,
      Q_reg_26 => \L1[11].reg_n_27\,
      Q_reg_27 => \L1[11].reg_n_28\,
      Q_reg_28 => \L1[11].reg_n_29\,
      Q_reg_29 => \L1[11].reg_n_30\,
      Q_reg_3 => \L1[11].reg_n_4\,
      Q_reg_30 => \L1[11].reg_n_31\,
      Q_reg_31 => \L1[11].reg_n_32\,
      Q_reg_32 => \L1[11].reg_n_33\,
      Q_reg_33 => \L1[11].reg_n_34\,
      Q_reg_34 => \L1[11].reg_n_35\,
      Q_reg_35 => \L1[11].reg_n_36\,
      Q_reg_36 => \L1[11].reg_n_37\,
      Q_reg_37 => \L1[11].reg_n_38\,
      Q_reg_38 => \L1[11].reg_n_39\,
      Q_reg_39 => \L1[11].reg_n_40\,
      Q_reg_4 => \L1[11].reg_n_5\,
      Q_reg_40 => \L1[11].reg_n_41\,
      Q_reg_41 => \L1[11].reg_n_42\,
      Q_reg_42 => \L1[11].reg_n_43\,
      Q_reg_43 => \L1[11].reg_n_44\,
      Q_reg_44 => \L1[11].reg_n_45\,
      Q_reg_45 => \L1[11].reg_n_46\,
      Q_reg_46 => \L1[11].reg_n_47\,
      Q_reg_47 => \L1[11].reg_n_48\,
      Q_reg_48 => \L1[11].reg_n_49\,
      Q_reg_49 => \L1[11].reg_n_50\,
      Q_reg_5 => \L1[11].reg_n_6\,
      Q_reg_50 => \L1[11].reg_n_51\,
      Q_reg_51 => \L1[11].reg_n_52\,
      Q_reg_52 => \L1[11].reg_n_53\,
      Q_reg_53 => \L1[11].reg_n_54\,
      Q_reg_54 => \L1[11].reg_n_55\,
      Q_reg_55 => \L1[11].reg_n_56\,
      Q_reg_56 => \L1[11].reg_n_57\,
      Q_reg_57 => \L1[11].reg_n_58\,
      Q_reg_58 => \L1[11].reg_n_59\,
      Q_reg_59 => \L1[11].reg_n_60\,
      Q_reg_6 => \L1[11].reg_n_7\,
      Q_reg_60 => \L1[11].reg_n_61\,
      Q_reg_61 => \L1[11].reg_n_62\,
      Q_reg_62 => \L1[11].reg_n_63\,
      Q_reg_63 => Q_reg_19,
      Q_reg_64 => \L1[15].reg_n_0\,
      Q_reg_65 => \L1[15].reg_n_1\,
      Q_reg_66 => \L1[15].reg_n_2\,
      Q_reg_67 => \L1[15].reg_n_3\,
      Q_reg_68 => \L1[15].reg_n_4\,
      Q_reg_69 => \L1[15].reg_n_5\,
      Q_reg_7 => \L1[11].reg_n_8\,
      Q_reg_70 => \L1[15].reg_n_6\,
      Q_reg_71 => \L1[15].reg_n_7\,
      Q_reg_72 => \L1[15].reg_n_8\,
      Q_reg_73 => \L1[15].reg_n_9\,
      Q_reg_74 => \L1[15].reg_n_10\,
      Q_reg_75 => \L1[15].reg_n_11\,
      Q_reg_76 => \L1[15].reg_n_12\,
      Q_reg_77 => \L1[15].reg_n_13\,
      Q_reg_78 => \L1[15].reg_n_14\,
      Q_reg_79 => \L1[15].reg_n_15\,
      Q_reg_8 => \L1[11].reg_n_9\,
      Q_reg_80 => \L1[15].reg_n_16\,
      Q_reg_81 => \L1[15].reg_n_17\,
      Q_reg_82 => \L1[15].reg_n_18\,
      Q_reg_83 => \L1[15].reg_n_19\,
      Q_reg_84 => \L1[15].reg_n_20\,
      Q_reg_85 => \L1[15].reg_n_21\,
      Q_reg_86 => \L1[15].reg_n_22\,
      Q_reg_87 => \L1[15].reg_n_23\,
      Q_reg_88 => \L1[15].reg_n_24\,
      Q_reg_89 => \L1[15].reg_n_25\,
      Q_reg_9 => \L1[11].reg_n_10\,
      Q_reg_90 => \L1[15].reg_n_26\,
      Q_reg_91 => \L1[15].reg_n_27\,
      Q_reg_92 => \L1[15].reg_n_28\,
      Q_reg_93 => \L1[15].reg_n_29\,
      Q_reg_94 => \L1[15].reg_n_30\,
      Q_reg_95 => \L1[15].reg_n_31\,
      Q_reg_96 => \L1[15].reg_n_32\,
      Q_reg_97 => \L1[15].reg_n_33\,
      Q_reg_98 => \L1[15].reg_n_34\,
      Q_reg_99 => \L1[15].reg_n_35\,
      \Q_reg_i_4__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__41\ => \Q_reg_i_4__41\,
      Q_reg_i_5 => Q_reg_i_5,
      Q_reg_i_5_0 => Q_reg_i_5_0,
      Reset => Reset,
      data10(31 downto 0) => data10(31 downto 0),
      data8(31 downto 0) => data8(31 downto 0),
      data9(31 downto 0) => data9(31 downto 0),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[12].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_12
     port map (
      Clock => Clock,
      Q_reg => Q_reg_20,
      Reset => Reset,
      data12(31 downto 0) => data12(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[13].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_13
     port map (
      Clock => Clock,
      Q_reg => Q_reg_21,
      Reset => Reset,
      data13(31 downto 0) => data13(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[14].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_14
     port map (
      Clock => Clock,
      Q_reg => Q_reg_22,
      Reset => Reset,
      data14(31 downto 0) => data14(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[15].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_15
     port map (
      Clock => Clock,
      Q_reg => \L1[15].reg_n_0\,
      Q_reg_0 => \L1[15].reg_n_1\,
      Q_reg_1 => \L1[15].reg_n_2\,
      Q_reg_10 => \L1[15].reg_n_11\,
      Q_reg_11 => \L1[15].reg_n_12\,
      Q_reg_12 => \L1[15].reg_n_13\,
      Q_reg_13 => \L1[15].reg_n_14\,
      Q_reg_14 => \L1[15].reg_n_15\,
      Q_reg_15 => \L1[15].reg_n_16\,
      Q_reg_16 => \L1[15].reg_n_17\,
      Q_reg_17 => \L1[15].reg_n_18\,
      Q_reg_18 => \L1[15].reg_n_19\,
      Q_reg_19 => \L1[15].reg_n_20\,
      Q_reg_2 => \L1[15].reg_n_3\,
      Q_reg_20 => \L1[15].reg_n_21\,
      Q_reg_21 => \L1[15].reg_n_22\,
      Q_reg_22 => \L1[15].reg_n_23\,
      Q_reg_23 => \L1[15].reg_n_24\,
      Q_reg_24 => \L1[15].reg_n_25\,
      Q_reg_25 => \L1[15].reg_n_26\,
      Q_reg_26 => \L1[15].reg_n_27\,
      Q_reg_27 => \L1[15].reg_n_28\,
      Q_reg_28 => \L1[15].reg_n_29\,
      Q_reg_29 => \L1[15].reg_n_30\,
      Q_reg_3 => \L1[15].reg_n_4\,
      Q_reg_30 => \L1[15].reg_n_31\,
      Q_reg_31 => \L1[15].reg_n_32\,
      Q_reg_32 => \L1[15].reg_n_33\,
      Q_reg_33 => \L1[15].reg_n_34\,
      Q_reg_34 => \L1[15].reg_n_35\,
      Q_reg_35 => \L1[15].reg_n_36\,
      Q_reg_36 => \L1[15].reg_n_37\,
      Q_reg_37 => \L1[15].reg_n_38\,
      Q_reg_38 => \L1[15].reg_n_39\,
      Q_reg_39 => \L1[15].reg_n_40\,
      Q_reg_4 => \L1[15].reg_n_5\,
      Q_reg_40 => \L1[15].reg_n_41\,
      Q_reg_41 => \L1[15].reg_n_42\,
      Q_reg_42 => \L1[15].reg_n_43\,
      Q_reg_43 => \L1[15].reg_n_44\,
      Q_reg_44 => \L1[15].reg_n_45\,
      Q_reg_45 => \L1[15].reg_n_46\,
      Q_reg_46 => \L1[15].reg_n_47\,
      Q_reg_47 => \L1[15].reg_n_48\,
      Q_reg_48 => \L1[15].reg_n_49\,
      Q_reg_49 => \L1[15].reg_n_50\,
      Q_reg_5 => \L1[15].reg_n_6\,
      Q_reg_50 => \L1[15].reg_n_51\,
      Q_reg_51 => \L1[15].reg_n_52\,
      Q_reg_52 => \L1[15].reg_n_53\,
      Q_reg_53 => \L1[15].reg_n_54\,
      Q_reg_54 => \L1[15].reg_n_55\,
      Q_reg_55 => \L1[15].reg_n_56\,
      Q_reg_56 => \L1[15].reg_n_57\,
      Q_reg_57 => \L1[15].reg_n_58\,
      Q_reg_58 => \L1[15].reg_n_59\,
      Q_reg_59 => \L1[15].reg_n_60\,
      Q_reg_6 => \L1[15].reg_n_7\,
      Q_reg_60 => \L1[15].reg_n_61\,
      Q_reg_61 => \L1[15].reg_n_62\,
      Q_reg_62 => \L1[15].reg_n_63\,
      Q_reg_63 => Q_reg_23,
      Q_reg_7 => \L1[15].reg_n_8\,
      Q_reg_8 => \L1[15].reg_n_9\,
      Q_reg_9 => \L1[15].reg_n_10\,
      \Q_reg_i_4__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_4__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_4__41\ => \Q_reg_i_4__41\,
      Q_reg_i_5 => Q_reg_i_5,
      Q_reg_i_5_0 => Q_reg_i_5_0,
      Reset => Reset,
      data12(31 downto 0) => data12(31 downto 0),
      data13(31 downto 0) => data13(31 downto 0),
      data14(31 downto 0) => data14(31 downto 0),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[16].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_16
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__14_n_0\,
      Reset => Reset,
      data16(31 downto 0) => data16(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[17].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_17
     port map (
      Clock => Clock,
      Q_reg => Q_i_1_n_0,
      Reset => Reset,
      data17(31 downto 0) => data17(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[18].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_18
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__7_n_0\,
      Reset => Reset,
      data18(31 downto 0) => data18(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[19].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_19
     port map (
      Clock => Clock,
      Q_reg => \L1[19].reg_n_0\,
      Q_reg_0 => \L1[19].reg_n_1\,
      Q_reg_1 => \L1[19].reg_n_2\,
      Q_reg_10 => \L1[19].reg_n_11\,
      Q_reg_100 => \L1[23].reg_n_36\,
      Q_reg_101 => \L1[23].reg_n_37\,
      Q_reg_102 => \L1[23].reg_n_38\,
      Q_reg_103 => \L1[23].reg_n_39\,
      Q_reg_104 => \L1[23].reg_n_40\,
      Q_reg_105 => \L1[23].reg_n_41\,
      Q_reg_106 => \L1[23].reg_n_42\,
      Q_reg_107 => \L1[23].reg_n_43\,
      Q_reg_108 => \L1[23].reg_n_44\,
      Q_reg_109 => \L1[23].reg_n_45\,
      Q_reg_11 => \L1[19].reg_n_12\,
      Q_reg_110 => \L1[23].reg_n_46\,
      Q_reg_111 => \L1[23].reg_n_47\,
      Q_reg_112 => \L1[23].reg_n_48\,
      Q_reg_113 => \L1[23].reg_n_49\,
      Q_reg_114 => \L1[23].reg_n_50\,
      Q_reg_115 => \L1[23].reg_n_51\,
      Q_reg_116 => \L1[23].reg_n_52\,
      Q_reg_117 => \L1[23].reg_n_53\,
      Q_reg_118 => \L1[23].reg_n_54\,
      Q_reg_119 => \L1[23].reg_n_55\,
      Q_reg_12 => \L1[19].reg_n_13\,
      Q_reg_120 => \L1[23].reg_n_56\,
      Q_reg_121 => \L1[23].reg_n_57\,
      Q_reg_122 => \L1[23].reg_n_58\,
      Q_reg_123 => \L1[23].reg_n_59\,
      Q_reg_124 => \L1[23].reg_n_60\,
      Q_reg_125 => \L1[23].reg_n_61\,
      Q_reg_126 => \L1[23].reg_n_62\,
      Q_reg_127 => \L1[23].reg_n_63\,
      Q_reg_13 => \L1[19].reg_n_14\,
      Q_reg_14 => \L1[19].reg_n_15\,
      Q_reg_15 => \L1[19].reg_n_16\,
      Q_reg_16 => \L1[19].reg_n_17\,
      Q_reg_17 => \L1[19].reg_n_18\,
      Q_reg_18 => \L1[19].reg_n_19\,
      Q_reg_19 => \L1[19].reg_n_20\,
      Q_reg_2 => \L1[19].reg_n_3\,
      Q_reg_20 => \L1[19].reg_n_21\,
      Q_reg_21 => \L1[19].reg_n_22\,
      Q_reg_22 => \L1[19].reg_n_23\,
      Q_reg_23 => \L1[19].reg_n_24\,
      Q_reg_24 => \L1[19].reg_n_25\,
      Q_reg_25 => \L1[19].reg_n_26\,
      Q_reg_26 => \L1[19].reg_n_27\,
      Q_reg_27 => \L1[19].reg_n_28\,
      Q_reg_28 => \L1[19].reg_n_29\,
      Q_reg_29 => \L1[19].reg_n_30\,
      Q_reg_3 => \L1[19].reg_n_4\,
      Q_reg_30 => \L1[19].reg_n_31\,
      Q_reg_31 => \L1[19].reg_n_32\,
      Q_reg_32 => \L1[19].reg_n_33\,
      Q_reg_33 => \L1[19].reg_n_34\,
      Q_reg_34 => \L1[19].reg_n_35\,
      Q_reg_35 => \L1[19].reg_n_36\,
      Q_reg_36 => \L1[19].reg_n_37\,
      Q_reg_37 => \L1[19].reg_n_38\,
      Q_reg_38 => \L1[19].reg_n_39\,
      Q_reg_39 => \L1[19].reg_n_40\,
      Q_reg_4 => \L1[19].reg_n_5\,
      Q_reg_40 => \L1[19].reg_n_41\,
      Q_reg_41 => \L1[19].reg_n_42\,
      Q_reg_42 => \L1[19].reg_n_43\,
      Q_reg_43 => \L1[19].reg_n_44\,
      Q_reg_44 => \L1[19].reg_n_45\,
      Q_reg_45 => \L1[19].reg_n_46\,
      Q_reg_46 => \L1[19].reg_n_47\,
      Q_reg_47 => \L1[19].reg_n_48\,
      Q_reg_48 => \L1[19].reg_n_49\,
      Q_reg_49 => \L1[19].reg_n_50\,
      Q_reg_5 => \L1[19].reg_n_6\,
      Q_reg_50 => \L1[19].reg_n_51\,
      Q_reg_51 => \L1[19].reg_n_52\,
      Q_reg_52 => \L1[19].reg_n_53\,
      Q_reg_53 => \L1[19].reg_n_54\,
      Q_reg_54 => \L1[19].reg_n_55\,
      Q_reg_55 => \L1[19].reg_n_56\,
      Q_reg_56 => \L1[19].reg_n_57\,
      Q_reg_57 => \L1[19].reg_n_58\,
      Q_reg_58 => \L1[19].reg_n_59\,
      Q_reg_59 => \L1[19].reg_n_60\,
      Q_reg_6 => \L1[19].reg_n_7\,
      Q_reg_60 => \L1[19].reg_n_61\,
      Q_reg_61 => \L1[19].reg_n_62\,
      Q_reg_62 => \L1[19].reg_n_63\,
      Q_reg_63 => \Q_i_1__3_n_0\,
      Q_reg_64 => \L1[23].reg_n_0\,
      Q_reg_65 => \L1[23].reg_n_1\,
      Q_reg_66 => \L1[23].reg_n_2\,
      Q_reg_67 => \L1[23].reg_n_3\,
      Q_reg_68 => \L1[23].reg_n_4\,
      Q_reg_69 => \L1[23].reg_n_5\,
      Q_reg_7 => \L1[19].reg_n_8\,
      Q_reg_70 => \L1[23].reg_n_6\,
      Q_reg_71 => \L1[23].reg_n_7\,
      Q_reg_72 => \L1[23].reg_n_8\,
      Q_reg_73 => \L1[23].reg_n_9\,
      Q_reg_74 => \L1[23].reg_n_10\,
      Q_reg_75 => \L1[23].reg_n_11\,
      Q_reg_76 => \L1[23].reg_n_12\,
      Q_reg_77 => \L1[23].reg_n_13\,
      Q_reg_78 => \L1[23].reg_n_14\,
      Q_reg_79 => \L1[23].reg_n_15\,
      Q_reg_8 => \L1[19].reg_n_9\,
      Q_reg_80 => \L1[23].reg_n_16\,
      Q_reg_81 => \L1[23].reg_n_17\,
      Q_reg_82 => \L1[23].reg_n_18\,
      Q_reg_83 => \L1[23].reg_n_19\,
      Q_reg_84 => \L1[23].reg_n_20\,
      Q_reg_85 => \L1[23].reg_n_21\,
      Q_reg_86 => \L1[23].reg_n_22\,
      Q_reg_87 => \L1[23].reg_n_23\,
      Q_reg_88 => \L1[23].reg_n_24\,
      Q_reg_89 => \L1[23].reg_n_25\,
      Q_reg_9 => \L1[19].reg_n_10\,
      Q_reg_90 => \L1[23].reg_n_26\,
      Q_reg_91 => \L1[23].reg_n_27\,
      Q_reg_92 => \L1[23].reg_n_28\,
      Q_reg_93 => \L1[23].reg_n_29\,
      Q_reg_94 => \L1[23].reg_n_30\,
      Q_reg_95 => \L1[23].reg_n_31\,
      Q_reg_96 => \L1[23].reg_n_32\,
      Q_reg_97 => \L1[23].reg_n_33\,
      Q_reg_98 => \L1[23].reg_n_34\,
      Q_reg_99 => \L1[23].reg_n_35\,
      \Q_reg_i_3__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_3__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_3__41\ => \Q_reg_i_4__41\,
      Q_reg_i_4 => Q_reg_i_5,
      Q_reg_i_4_0 => Q_reg_i_5_0,
      Reset => Reset,
      data16(31 downto 0) => data16(31 downto 0),
      data17(31 downto 0) => data17(31 downto 0),
      data18(31 downto 0) => data18(31 downto 0),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[1].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_20
     port map (
      Clock => Clock,
      Q_reg => Q_reg_9,
      Reset => Reset,
      data1(31 downto 0) => data1(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[20].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_21
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__11_n_0\,
      Reset => Reset,
      data20(31 downto 0) => data20(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[21].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_22
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__1_n_0\,
      Reset => Reset,
      data21(31 downto 0) => data21(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[22].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_23
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__9_n_0\,
      Reset => Reset,
      data22(31 downto 0) => data22(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[23].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_24
     port map (
      Clock => Clock,
      Q_reg => \L1[23].reg_n_0\,
      Q_reg_0 => \L1[23].reg_n_1\,
      Q_reg_1 => \L1[23].reg_n_2\,
      Q_reg_10 => \L1[23].reg_n_11\,
      Q_reg_11 => \L1[23].reg_n_12\,
      Q_reg_12 => \L1[23].reg_n_13\,
      Q_reg_13 => \L1[23].reg_n_14\,
      Q_reg_14 => \L1[23].reg_n_15\,
      Q_reg_15 => \L1[23].reg_n_16\,
      Q_reg_16 => \L1[23].reg_n_17\,
      Q_reg_17 => \L1[23].reg_n_18\,
      Q_reg_18 => \L1[23].reg_n_19\,
      Q_reg_19 => \L1[23].reg_n_20\,
      Q_reg_2 => \L1[23].reg_n_3\,
      Q_reg_20 => \L1[23].reg_n_21\,
      Q_reg_21 => \L1[23].reg_n_22\,
      Q_reg_22 => \L1[23].reg_n_23\,
      Q_reg_23 => \L1[23].reg_n_24\,
      Q_reg_24 => \L1[23].reg_n_25\,
      Q_reg_25 => \L1[23].reg_n_26\,
      Q_reg_26 => \L1[23].reg_n_27\,
      Q_reg_27 => \L1[23].reg_n_28\,
      Q_reg_28 => \L1[23].reg_n_29\,
      Q_reg_29 => \L1[23].reg_n_30\,
      Q_reg_3 => \L1[23].reg_n_4\,
      Q_reg_30 => \L1[23].reg_n_31\,
      Q_reg_31 => \L1[23].reg_n_32\,
      Q_reg_32 => \L1[23].reg_n_33\,
      Q_reg_33 => \L1[23].reg_n_34\,
      Q_reg_34 => \L1[23].reg_n_35\,
      Q_reg_35 => \L1[23].reg_n_36\,
      Q_reg_36 => \L1[23].reg_n_37\,
      Q_reg_37 => \L1[23].reg_n_38\,
      Q_reg_38 => \L1[23].reg_n_39\,
      Q_reg_39 => \L1[23].reg_n_40\,
      Q_reg_4 => \L1[23].reg_n_5\,
      Q_reg_40 => \L1[23].reg_n_41\,
      Q_reg_41 => \L1[23].reg_n_42\,
      Q_reg_42 => \L1[23].reg_n_43\,
      Q_reg_43 => \L1[23].reg_n_44\,
      Q_reg_44 => \L1[23].reg_n_45\,
      Q_reg_45 => \L1[23].reg_n_46\,
      Q_reg_46 => \L1[23].reg_n_47\,
      Q_reg_47 => \L1[23].reg_n_48\,
      Q_reg_48 => \L1[23].reg_n_49\,
      Q_reg_49 => \L1[23].reg_n_50\,
      Q_reg_5 => \L1[23].reg_n_6\,
      Q_reg_50 => \L1[23].reg_n_51\,
      Q_reg_51 => \L1[23].reg_n_52\,
      Q_reg_52 => \L1[23].reg_n_53\,
      Q_reg_53 => \L1[23].reg_n_54\,
      Q_reg_54 => \L1[23].reg_n_55\,
      Q_reg_55 => \L1[23].reg_n_56\,
      Q_reg_56 => \L1[23].reg_n_57\,
      Q_reg_57 => \L1[23].reg_n_58\,
      Q_reg_58 => \L1[23].reg_n_59\,
      Q_reg_59 => \L1[23].reg_n_60\,
      Q_reg_6 => \L1[23].reg_n_7\,
      Q_reg_60 => \L1[23].reg_n_61\,
      Q_reg_61 => \L1[23].reg_n_62\,
      Q_reg_62 => \L1[23].reg_n_63\,
      Q_reg_63 => \Q_i_1__5_n_0\,
      Q_reg_7 => \L1[23].reg_n_8\,
      Q_reg_8 => \L1[23].reg_n_9\,
      Q_reg_9 => \L1[23].reg_n_10\,
      \Q_reg_i_3__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_3__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_3__41\ => \Q_reg_i_4__41\,
      Q_reg_i_4 => Q_reg_i_5,
      Q_reg_i_4_0 => Q_reg_i_5_0,
      Reset => Reset,
      data20(31 downto 0) => data20(31 downto 0),
      data21(31 downto 0) => data21(31 downto 0),
      data22(31 downto 0) => data22(31 downto 0),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[24].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_25
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__13_n_0\,
      Reset => Reset,
      data24(31 downto 0) => data24(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[25].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_26
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__0_n_0\,
      Reset => Reset,
      data25(31 downto 0) => data25(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[26].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_27
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__8_n_0\,
      Reset => Reset,
      data26(31 downto 0) => data26(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[27].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_28
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__4_n_0\,
      Q_reg_0 => \L1[19].reg_n_0\,
      Q_reg_1 => \L1[11].reg_n_0\,
      Q_reg_10 => \L1[3].reg_n_2\,
      Q_reg_100 => \L1[19].reg_n_25\,
      Q_reg_101 => \L1[11].reg_n_25\,
      Q_reg_102 => \L1[3].reg_n_25\,
      Q_reg_103 => \L1[31].reg_n_25\,
      Q_reg_104 => \L1[19].reg_n_26\,
      Q_reg_105 => \L1[11].reg_n_26\,
      Q_reg_106 => \L1[3].reg_n_26\,
      Q_reg_107 => \L1[31].reg_n_26\,
      Q_reg_108 => \L1[19].reg_n_27\,
      Q_reg_109 => \L1[11].reg_n_27\,
      Q_reg_11 => \L1[31].reg_n_2\,
      Q_reg_110 => \L1[3].reg_n_27\,
      Q_reg_111 => \L1[31].reg_n_27\,
      Q_reg_112 => \L1[19].reg_n_28\,
      Q_reg_113 => \L1[11].reg_n_28\,
      Q_reg_114 => \L1[3].reg_n_28\,
      Q_reg_115 => \L1[31].reg_n_28\,
      Q_reg_116 => \L1[19].reg_n_29\,
      Q_reg_117 => \L1[11].reg_n_29\,
      Q_reg_118 => \L1[3].reg_n_29\,
      Q_reg_119 => \L1[31].reg_n_29\,
      Q_reg_12 => \L1[19].reg_n_3\,
      Q_reg_120 => \L1[19].reg_n_30\,
      Q_reg_121 => \L1[11].reg_n_30\,
      Q_reg_122 => \L1[3].reg_n_30\,
      Q_reg_123 => \L1[31].reg_n_30\,
      Q_reg_124 => \L1[19].reg_n_31\,
      Q_reg_125 => \L1[11].reg_n_31\,
      Q_reg_126 => \L1[3].reg_n_31\,
      Q_reg_127 => \L1[31].reg_n_31\,
      Q_reg_128 => \L1[19].reg_n_32\,
      Q_reg_129 => \L1[11].reg_n_32\,
      Q_reg_13 => \L1[11].reg_n_3\,
      Q_reg_130 => \L1[3].reg_n_32\,
      Q_reg_131 => \L1[31].reg_n_32\,
      Q_reg_132 => \L1[19].reg_n_33\,
      Q_reg_133 => \L1[11].reg_n_33\,
      Q_reg_134 => \L1[3].reg_n_33\,
      Q_reg_135 => \L1[31].reg_n_33\,
      Q_reg_136 => \L1[19].reg_n_34\,
      Q_reg_137 => \L1[11].reg_n_34\,
      Q_reg_138 => \L1[3].reg_n_34\,
      Q_reg_139 => \L1[31].reg_n_34\,
      Q_reg_14 => \L1[3].reg_n_3\,
      Q_reg_140 => \L1[19].reg_n_35\,
      Q_reg_141 => \L1[11].reg_n_35\,
      Q_reg_142 => \L1[3].reg_n_35\,
      Q_reg_143 => \L1[31].reg_n_35\,
      Q_reg_144 => \L1[19].reg_n_36\,
      Q_reg_145 => \L1[11].reg_n_36\,
      Q_reg_146 => \L1[3].reg_n_36\,
      Q_reg_147 => \L1[31].reg_n_36\,
      Q_reg_148 => \L1[19].reg_n_37\,
      Q_reg_149 => \L1[11].reg_n_37\,
      Q_reg_15 => \L1[31].reg_n_3\,
      Q_reg_150 => \L1[3].reg_n_37\,
      Q_reg_151 => \L1[31].reg_n_37\,
      Q_reg_152 => \L1[19].reg_n_38\,
      Q_reg_153 => \L1[11].reg_n_38\,
      Q_reg_154 => \L1[3].reg_n_38\,
      Q_reg_155 => \L1[31].reg_n_38\,
      Q_reg_156 => \L1[19].reg_n_39\,
      Q_reg_157 => \L1[11].reg_n_39\,
      Q_reg_158 => \L1[3].reg_n_39\,
      Q_reg_159 => \L1[31].reg_n_39\,
      Q_reg_16 => \L1[19].reg_n_4\,
      Q_reg_160 => \L1[19].reg_n_40\,
      Q_reg_161 => \L1[11].reg_n_40\,
      Q_reg_162 => \L1[3].reg_n_40\,
      Q_reg_163 => \L1[31].reg_n_40\,
      Q_reg_164 => \L1[19].reg_n_41\,
      Q_reg_165 => \L1[11].reg_n_41\,
      Q_reg_166 => \L1[3].reg_n_41\,
      Q_reg_167 => \L1[31].reg_n_41\,
      Q_reg_168 => \L1[19].reg_n_42\,
      Q_reg_169 => \L1[11].reg_n_42\,
      Q_reg_17 => \L1[11].reg_n_4\,
      Q_reg_170 => \L1[3].reg_n_42\,
      Q_reg_171 => \L1[31].reg_n_42\,
      Q_reg_172 => \L1[19].reg_n_43\,
      Q_reg_173 => \L1[11].reg_n_43\,
      Q_reg_174 => \L1[3].reg_n_43\,
      Q_reg_175 => \L1[31].reg_n_43\,
      Q_reg_176 => \L1[19].reg_n_44\,
      Q_reg_177 => \L1[11].reg_n_44\,
      Q_reg_178 => \L1[3].reg_n_44\,
      Q_reg_179 => \L1[31].reg_n_44\,
      Q_reg_18 => \L1[3].reg_n_4\,
      Q_reg_180 => \L1[19].reg_n_45\,
      Q_reg_181 => \L1[11].reg_n_45\,
      Q_reg_182 => \L1[3].reg_n_45\,
      Q_reg_183 => \L1[31].reg_n_45\,
      Q_reg_184 => \L1[19].reg_n_46\,
      Q_reg_185 => \L1[11].reg_n_46\,
      Q_reg_186 => \L1[3].reg_n_46\,
      Q_reg_187 => \L1[31].reg_n_46\,
      Q_reg_188 => \L1[19].reg_n_47\,
      Q_reg_189 => \L1[11].reg_n_47\,
      Q_reg_19 => \L1[31].reg_n_4\,
      Q_reg_190 => \L1[3].reg_n_47\,
      Q_reg_191 => \L1[31].reg_n_47\,
      Q_reg_192 => \L1[19].reg_n_48\,
      Q_reg_193 => \L1[11].reg_n_48\,
      Q_reg_194 => \L1[3].reg_n_48\,
      Q_reg_195 => \L1[31].reg_n_48\,
      Q_reg_196 => \L1[19].reg_n_49\,
      Q_reg_197 => \L1[11].reg_n_49\,
      Q_reg_198 => \L1[3].reg_n_49\,
      Q_reg_199 => \L1[31].reg_n_49\,
      Q_reg_2 => \L1[3].reg_n_0\,
      Q_reg_20 => \L1[19].reg_n_5\,
      Q_reg_200 => \L1[19].reg_n_50\,
      Q_reg_201 => \L1[11].reg_n_50\,
      Q_reg_202 => \L1[3].reg_n_50\,
      Q_reg_203 => \L1[31].reg_n_50\,
      Q_reg_204 => \L1[19].reg_n_51\,
      Q_reg_205 => \L1[11].reg_n_51\,
      Q_reg_206 => \L1[3].reg_n_51\,
      Q_reg_207 => \L1[31].reg_n_51\,
      Q_reg_208 => \L1[19].reg_n_52\,
      Q_reg_209 => \L1[11].reg_n_52\,
      Q_reg_21 => \L1[11].reg_n_5\,
      Q_reg_210 => \L1[3].reg_n_52\,
      Q_reg_211 => \L1[31].reg_n_52\,
      Q_reg_212 => \L1[19].reg_n_53\,
      Q_reg_213 => \L1[11].reg_n_53\,
      Q_reg_214 => \L1[3].reg_n_53\,
      Q_reg_215 => \L1[31].reg_n_53\,
      Q_reg_216 => \L1[19].reg_n_54\,
      Q_reg_217 => \L1[11].reg_n_54\,
      Q_reg_218 => \L1[3].reg_n_54\,
      Q_reg_219 => \L1[31].reg_n_54\,
      Q_reg_22 => \L1[3].reg_n_5\,
      Q_reg_220 => \L1[19].reg_n_55\,
      Q_reg_221 => \L1[11].reg_n_55\,
      Q_reg_222 => \L1[3].reg_n_55\,
      Q_reg_223 => \L1[31].reg_n_55\,
      Q_reg_224 => \L1[19].reg_n_56\,
      Q_reg_225 => \L1[11].reg_n_56\,
      Q_reg_226 => \L1[3].reg_n_56\,
      Q_reg_227 => \L1[31].reg_n_56\,
      Q_reg_228 => \L1[19].reg_n_57\,
      Q_reg_229 => \L1[11].reg_n_57\,
      Q_reg_23 => \L1[31].reg_n_5\,
      Q_reg_230 => \L1[3].reg_n_57\,
      Q_reg_231 => \L1[31].reg_n_57\,
      Q_reg_232 => \L1[19].reg_n_58\,
      Q_reg_233 => \L1[11].reg_n_58\,
      Q_reg_234 => \L1[3].reg_n_58\,
      Q_reg_235 => \L1[31].reg_n_58\,
      Q_reg_236 => \L1[19].reg_n_59\,
      Q_reg_237 => \L1[11].reg_n_59\,
      Q_reg_238 => \L1[3].reg_n_59\,
      Q_reg_239 => \L1[31].reg_n_59\,
      Q_reg_24 => \L1[19].reg_n_6\,
      Q_reg_240 => \L1[19].reg_n_60\,
      Q_reg_241 => \L1[11].reg_n_60\,
      Q_reg_242 => \L1[3].reg_n_60\,
      Q_reg_243 => \L1[31].reg_n_60\,
      Q_reg_244 => \L1[19].reg_n_61\,
      Q_reg_245 => \L1[11].reg_n_61\,
      Q_reg_246 => \L1[3].reg_n_61\,
      Q_reg_247 => \L1[31].reg_n_61\,
      Q_reg_248 => \L1[19].reg_n_62\,
      Q_reg_249 => \L1[11].reg_n_62\,
      Q_reg_25 => \L1[11].reg_n_6\,
      Q_reg_250 => \L1[3].reg_n_62\,
      Q_reg_251 => \L1[31].reg_n_62\,
      Q_reg_252 => \L1[19].reg_n_63\,
      Q_reg_253 => \L1[11].reg_n_63\,
      Q_reg_254 => \L1[3].reg_n_63\,
      Q_reg_255 => \L1[31].reg_n_63\,
      Q_reg_26 => \L1[3].reg_n_6\,
      Q_reg_27 => \L1[31].reg_n_6\,
      Q_reg_28 => \L1[19].reg_n_7\,
      Q_reg_29 => \L1[11].reg_n_7\,
      Q_reg_3 => \L1[31].reg_n_0\,
      Q_reg_30 => \L1[3].reg_n_7\,
      Q_reg_31 => \L1[31].reg_n_7\,
      Q_reg_32 => \L1[19].reg_n_8\,
      Q_reg_33 => \L1[11].reg_n_8\,
      Q_reg_34 => \L1[3].reg_n_8\,
      Q_reg_35 => \L1[31].reg_n_8\,
      Q_reg_36 => \L1[19].reg_n_9\,
      Q_reg_37 => \L1[11].reg_n_9\,
      Q_reg_38 => \L1[3].reg_n_9\,
      Q_reg_39 => \L1[31].reg_n_9\,
      Q_reg_4 => \L1[19].reg_n_1\,
      Q_reg_40 => \L1[19].reg_n_10\,
      Q_reg_41 => \L1[11].reg_n_10\,
      Q_reg_42 => \L1[3].reg_n_10\,
      Q_reg_43 => \L1[31].reg_n_10\,
      Q_reg_44 => \L1[19].reg_n_11\,
      Q_reg_45 => \L1[11].reg_n_11\,
      Q_reg_46 => \L1[3].reg_n_11\,
      Q_reg_47 => \L1[31].reg_n_11\,
      Q_reg_48 => \L1[19].reg_n_12\,
      Q_reg_49 => \L1[11].reg_n_12\,
      Q_reg_5 => \L1[11].reg_n_1\,
      Q_reg_50 => \L1[3].reg_n_12\,
      Q_reg_51 => \L1[31].reg_n_12\,
      Q_reg_52 => \L1[19].reg_n_13\,
      Q_reg_53 => \L1[11].reg_n_13\,
      Q_reg_54 => \L1[3].reg_n_13\,
      Q_reg_55 => \L1[31].reg_n_13\,
      Q_reg_56 => \L1[19].reg_n_14\,
      Q_reg_57 => \L1[11].reg_n_14\,
      Q_reg_58 => \L1[3].reg_n_14\,
      Q_reg_59 => \L1[31].reg_n_14\,
      Q_reg_6 => \L1[3].reg_n_1\,
      Q_reg_60 => \L1[19].reg_n_15\,
      Q_reg_61 => \L1[11].reg_n_15\,
      Q_reg_62 => \L1[3].reg_n_15\,
      Q_reg_63 => \L1[31].reg_n_15\,
      Q_reg_64 => \L1[19].reg_n_16\,
      Q_reg_65 => \L1[11].reg_n_16\,
      Q_reg_66 => \L1[3].reg_n_16\,
      Q_reg_67 => \L1[31].reg_n_16\,
      Q_reg_68 => \L1[19].reg_n_17\,
      Q_reg_69 => \L1[11].reg_n_17\,
      Q_reg_7 => \L1[31].reg_n_1\,
      Q_reg_70 => \L1[3].reg_n_17\,
      Q_reg_71 => \L1[31].reg_n_17\,
      Q_reg_72 => \L1[19].reg_n_18\,
      Q_reg_73 => \L1[11].reg_n_18\,
      Q_reg_74 => \L1[3].reg_n_18\,
      Q_reg_75 => \L1[31].reg_n_18\,
      Q_reg_76 => \L1[19].reg_n_19\,
      Q_reg_77 => \L1[11].reg_n_19\,
      Q_reg_78 => \L1[3].reg_n_19\,
      Q_reg_79 => \L1[31].reg_n_19\,
      Q_reg_8 => \L1[19].reg_n_2\,
      Q_reg_80 => \L1[19].reg_n_20\,
      Q_reg_81 => \L1[11].reg_n_20\,
      Q_reg_82 => \L1[3].reg_n_20\,
      Q_reg_83 => \L1[31].reg_n_20\,
      Q_reg_84 => \L1[19].reg_n_21\,
      Q_reg_85 => \L1[11].reg_n_21\,
      Q_reg_86 => \L1[3].reg_n_21\,
      Q_reg_87 => \L1[31].reg_n_21\,
      Q_reg_88 => \L1[19].reg_n_22\,
      Q_reg_89 => \L1[11].reg_n_22\,
      Q_reg_9 => \L1[11].reg_n_2\,
      Q_reg_90 => \L1[3].reg_n_22\,
      Q_reg_91 => \L1[31].reg_n_22\,
      Q_reg_92 => \L1[19].reg_n_23\,
      Q_reg_93 => \L1[11].reg_n_23\,
      Q_reg_94 => \L1[3].reg_n_23\,
      Q_reg_95 => \L1[31].reg_n_23\,
      Q_reg_96 => \L1[19].reg_n_24\,
      Q_reg_97 => \L1[11].reg_n_24\,
      Q_reg_98 => \L1[3].reg_n_24\,
      Q_reg_99 => \L1[31].reg_n_24\,
      \Q_reg_i_2__30\ => \Q_reg_i_4__31\,
      \Q_reg_i_2__30_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_2__40\ => \Q_reg_i_4__41\,
      Q_reg_i_3 => Q_reg_i_5,
      Q_reg_i_3_0 => Q_reg_i_5_0,
      Reset => Reset,
      data24(31 downto 0) => data24(31 downto 0),
      data25(31 downto 0) => data25(31 downto 0),
      data26(31 downto 0) => data26(31 downto 0),
      read_data_1(31 downto 0) => read_data_1(31 downto 0),
      read_data_2(31 downto 0) => read_data_2(31 downto 0),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[28].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_29
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__12_n_0\,
      Reset => Reset,
      data28(31 downto 0) => data28(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[29].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_30
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__2_n_0\,
      Reset => Reset,
      data29(31 downto 0) => data29(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[2].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_31
     port map (
      Clock => Clock,
      Q_reg => Q_reg_10,
      Reset => Reset,
      data2(31 downto 0) => data2(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[30].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_32
     port map (
      Clock => Clock,
      Q_reg => \Q_i_1__10_n_0\,
      Reset => Reset,
      data30(31 downto 0) => data30(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[31].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_33
     port map (
      Clock => Clock,
      Q_reg => \L1[31].reg_n_0\,
      Q_reg_0 => \L1[31].reg_n_1\,
      Q_reg_1 => \L1[31].reg_n_2\,
      Q_reg_10 => \L1[31].reg_n_11\,
      Q_reg_11 => \L1[31].reg_n_12\,
      Q_reg_12 => \L1[31].reg_n_13\,
      Q_reg_13 => \L1[31].reg_n_14\,
      Q_reg_14 => \L1[31].reg_n_15\,
      Q_reg_15 => \L1[31].reg_n_16\,
      Q_reg_16 => \L1[31].reg_n_17\,
      Q_reg_17 => \L1[31].reg_n_18\,
      Q_reg_18 => \L1[31].reg_n_19\,
      Q_reg_19 => \L1[31].reg_n_20\,
      Q_reg_2 => \L1[31].reg_n_3\,
      Q_reg_20 => \L1[31].reg_n_21\,
      Q_reg_21 => \L1[31].reg_n_22\,
      Q_reg_22 => \L1[31].reg_n_23\,
      Q_reg_23 => \L1[31].reg_n_24\,
      Q_reg_24 => \L1[31].reg_n_25\,
      Q_reg_25 => \L1[31].reg_n_26\,
      Q_reg_26 => \L1[31].reg_n_27\,
      Q_reg_27 => \L1[31].reg_n_28\,
      Q_reg_28 => \L1[31].reg_n_29\,
      Q_reg_29 => \L1[31].reg_n_30\,
      Q_reg_3 => \L1[31].reg_n_4\,
      Q_reg_30 => \L1[31].reg_n_31\,
      Q_reg_31 => \L1[31].reg_n_32\,
      Q_reg_32 => \L1[31].reg_n_33\,
      Q_reg_33 => \L1[31].reg_n_34\,
      Q_reg_34 => \L1[31].reg_n_35\,
      Q_reg_35 => \L1[31].reg_n_36\,
      Q_reg_36 => \L1[31].reg_n_37\,
      Q_reg_37 => \L1[31].reg_n_38\,
      Q_reg_38 => \L1[31].reg_n_39\,
      Q_reg_39 => \L1[31].reg_n_40\,
      Q_reg_4 => \L1[31].reg_n_5\,
      Q_reg_40 => \L1[31].reg_n_41\,
      Q_reg_41 => \L1[31].reg_n_42\,
      Q_reg_42 => \L1[31].reg_n_43\,
      Q_reg_43 => \L1[31].reg_n_44\,
      Q_reg_44 => \L1[31].reg_n_45\,
      Q_reg_45 => \L1[31].reg_n_46\,
      Q_reg_46 => \L1[31].reg_n_47\,
      Q_reg_47 => \L1[31].reg_n_48\,
      Q_reg_48 => \L1[31].reg_n_49\,
      Q_reg_49 => \L1[31].reg_n_50\,
      Q_reg_5 => \L1[31].reg_n_6\,
      Q_reg_50 => \L1[31].reg_n_51\,
      Q_reg_51 => \L1[31].reg_n_52\,
      Q_reg_52 => \L1[31].reg_n_53\,
      Q_reg_53 => \L1[31].reg_n_54\,
      Q_reg_54 => \L1[31].reg_n_55\,
      Q_reg_55 => \L1[31].reg_n_56\,
      Q_reg_56 => \L1[31].reg_n_57\,
      Q_reg_57 => \L1[31].reg_n_58\,
      Q_reg_58 => \L1[31].reg_n_59\,
      Q_reg_59 => \L1[31].reg_n_60\,
      Q_reg_6 => \L1[31].reg_n_7\,
      Q_reg_60 => \L1[31].reg_n_61\,
      Q_reg_61 => \L1[31].reg_n_62\,
      Q_reg_62 => \L1[31].reg_n_63\,
      Q_reg_63 => \Q_i_1__6_n_0\,
      Q_reg_7 => \L1[31].reg_n_8\,
      Q_reg_8 => \L1[31].reg_n_9\,
      Q_reg_9 => \L1[31].reg_n_10\,
      \Q_reg_i_2__30\ => \Q_reg_i_4__31\,
      \Q_reg_i_2__30_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_2__40\ => \Q_reg_i_4__41\,
      Q_reg_i_3 => Q_reg_i_5,
      Q_reg_i_3_0 => Q_reg_i_5_0,
      Reset => Reset,
      data28(31 downto 0) => data28(31 downto 0),
      data29(31 downto 0) => data29(31 downto 0),
      data30(31 downto 0) => data30(31 downto 0),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[3].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_34
     port map (
      Clock => Clock,
      Q_reg => \L1[3].reg_n_0\,
      Q_reg_0 => \L1[3].reg_n_1\,
      Q_reg_1 => \L1[3].reg_n_2\,
      Q_reg_10 => \L1[3].reg_n_11\,
      Q_reg_100 => \L1[7].reg_n_36\,
      Q_reg_101 => \L1[7].reg_n_37\,
      Q_reg_102 => \L1[7].reg_n_38\,
      Q_reg_103 => \L1[7].reg_n_39\,
      Q_reg_104 => \L1[7].reg_n_40\,
      Q_reg_105 => \L1[7].reg_n_41\,
      Q_reg_106 => \L1[7].reg_n_42\,
      Q_reg_107 => \L1[7].reg_n_43\,
      Q_reg_108 => \L1[7].reg_n_44\,
      Q_reg_109 => \L1[7].reg_n_45\,
      Q_reg_11 => \L1[3].reg_n_12\,
      Q_reg_110 => \L1[7].reg_n_46\,
      Q_reg_111 => \L1[7].reg_n_47\,
      Q_reg_112 => \L1[7].reg_n_48\,
      Q_reg_113 => \L1[7].reg_n_49\,
      Q_reg_114 => \L1[7].reg_n_50\,
      Q_reg_115 => \L1[7].reg_n_51\,
      Q_reg_116 => \L1[7].reg_n_52\,
      Q_reg_117 => \L1[7].reg_n_53\,
      Q_reg_118 => \L1[7].reg_n_54\,
      Q_reg_119 => \L1[7].reg_n_55\,
      Q_reg_12 => \L1[3].reg_n_13\,
      Q_reg_120 => \L1[7].reg_n_56\,
      Q_reg_121 => \L1[7].reg_n_57\,
      Q_reg_122 => \L1[7].reg_n_58\,
      Q_reg_123 => \L1[7].reg_n_59\,
      Q_reg_124 => \L1[7].reg_n_60\,
      Q_reg_125 => \L1[7].reg_n_61\,
      Q_reg_126 => \L1[7].reg_n_62\,
      Q_reg_127 => \L1[7].reg_n_63\,
      Q_reg_13 => \L1[3].reg_n_14\,
      Q_reg_14 => \L1[3].reg_n_15\,
      Q_reg_15 => \L1[3].reg_n_16\,
      Q_reg_16 => \L1[3].reg_n_17\,
      Q_reg_17 => \L1[3].reg_n_18\,
      Q_reg_18 => \L1[3].reg_n_19\,
      Q_reg_19 => \L1[3].reg_n_20\,
      Q_reg_2 => \L1[3].reg_n_3\,
      Q_reg_20 => \L1[3].reg_n_21\,
      Q_reg_21 => \L1[3].reg_n_22\,
      Q_reg_22 => \L1[3].reg_n_23\,
      Q_reg_23 => \L1[3].reg_n_24\,
      Q_reg_24 => \L1[3].reg_n_25\,
      Q_reg_25 => \L1[3].reg_n_26\,
      Q_reg_26 => \L1[3].reg_n_27\,
      Q_reg_27 => \L1[3].reg_n_28\,
      Q_reg_28 => \L1[3].reg_n_29\,
      Q_reg_29 => \L1[3].reg_n_30\,
      Q_reg_3 => \L1[3].reg_n_4\,
      Q_reg_30 => \L1[3].reg_n_31\,
      Q_reg_31 => \L1[3].reg_n_32\,
      Q_reg_32 => \L1[3].reg_n_33\,
      Q_reg_33 => \L1[3].reg_n_34\,
      Q_reg_34 => \L1[3].reg_n_35\,
      Q_reg_35 => \L1[3].reg_n_36\,
      Q_reg_36 => \L1[3].reg_n_37\,
      Q_reg_37 => \L1[3].reg_n_38\,
      Q_reg_38 => \L1[3].reg_n_39\,
      Q_reg_39 => \L1[3].reg_n_40\,
      Q_reg_4 => \L1[3].reg_n_5\,
      Q_reg_40 => \L1[3].reg_n_41\,
      Q_reg_41 => \L1[3].reg_n_42\,
      Q_reg_42 => \L1[3].reg_n_43\,
      Q_reg_43 => \L1[3].reg_n_44\,
      Q_reg_44 => \L1[3].reg_n_45\,
      Q_reg_45 => \L1[3].reg_n_46\,
      Q_reg_46 => \L1[3].reg_n_47\,
      Q_reg_47 => \L1[3].reg_n_48\,
      Q_reg_48 => \L1[3].reg_n_49\,
      Q_reg_49 => \L1[3].reg_n_50\,
      Q_reg_5 => \L1[3].reg_n_6\,
      Q_reg_50 => \L1[3].reg_n_51\,
      Q_reg_51 => \L1[3].reg_n_52\,
      Q_reg_52 => \L1[3].reg_n_53\,
      Q_reg_53 => \L1[3].reg_n_54\,
      Q_reg_54 => \L1[3].reg_n_55\,
      Q_reg_55 => \L1[3].reg_n_56\,
      Q_reg_56 => \L1[3].reg_n_57\,
      Q_reg_57 => \L1[3].reg_n_58\,
      Q_reg_58 => \L1[3].reg_n_59\,
      Q_reg_59 => \L1[3].reg_n_60\,
      Q_reg_6 => \L1[3].reg_n_7\,
      Q_reg_60 => \L1[3].reg_n_61\,
      Q_reg_61 => \L1[3].reg_n_62\,
      Q_reg_62 => \L1[3].reg_n_63\,
      Q_reg_63 => Q_reg_11,
      Q_reg_64 => \L1[7].reg_n_0\,
      Q_reg_65 => \L1[7].reg_n_1\,
      Q_reg_66 => \L1[7].reg_n_2\,
      Q_reg_67 => \L1[7].reg_n_3\,
      Q_reg_68 => \L1[7].reg_n_4\,
      Q_reg_69 => \L1[7].reg_n_5\,
      Q_reg_7 => \L1[3].reg_n_8\,
      Q_reg_70 => \L1[7].reg_n_6\,
      Q_reg_71 => \L1[7].reg_n_7\,
      Q_reg_72 => \L1[7].reg_n_8\,
      Q_reg_73 => \L1[7].reg_n_9\,
      Q_reg_74 => \L1[7].reg_n_10\,
      Q_reg_75 => \L1[7].reg_n_11\,
      Q_reg_76 => \L1[7].reg_n_12\,
      Q_reg_77 => \L1[7].reg_n_13\,
      Q_reg_78 => \L1[7].reg_n_14\,
      Q_reg_79 => \L1[7].reg_n_15\,
      Q_reg_8 => \L1[3].reg_n_9\,
      Q_reg_80 => \L1[7].reg_n_16\,
      Q_reg_81 => \L1[7].reg_n_17\,
      Q_reg_82 => \L1[7].reg_n_18\,
      Q_reg_83 => \L1[7].reg_n_19\,
      Q_reg_84 => \L1[7].reg_n_20\,
      Q_reg_85 => \L1[7].reg_n_21\,
      Q_reg_86 => \L1[7].reg_n_22\,
      Q_reg_87 => \L1[7].reg_n_23\,
      Q_reg_88 => \L1[7].reg_n_24\,
      Q_reg_89 => \L1[7].reg_n_25\,
      Q_reg_9 => \L1[3].reg_n_10\,
      Q_reg_90 => \L1[7].reg_n_26\,
      Q_reg_91 => \L1[7].reg_n_27\,
      Q_reg_92 => \L1[7].reg_n_28\,
      Q_reg_93 => \L1[7].reg_n_29\,
      Q_reg_94 => \L1[7].reg_n_30\,
      Q_reg_95 => \L1[7].reg_n_31\,
      Q_reg_96 => \L1[7].reg_n_32\,
      Q_reg_97 => \L1[7].reg_n_33\,
      Q_reg_98 => \L1[7].reg_n_34\,
      Q_reg_99 => \L1[7].reg_n_35\,
      \Q_reg_i_5__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_5__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_5__41\ => \Q_reg_i_4__41\,
      Q_reg_i_6 => Q_reg_i_5,
      Q_reg_i_6_0 => Q_reg_i_5_0,
      Reset => Reset,
      data0(31 downto 0) => data0(31 downto 0),
      data1(31 downto 0) => data1(31 downto 0),
      data2(31 downto 0) => data2(31 downto 0),
      read_register_1(2 downto 0) => read_register_1(2 downto 0),
      read_register_2(2 downto 0) => read_register_2(2 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[4].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_35
     port map (
      Clock => Clock,
      Q_reg => Q_reg_12,
      Reset => Reset,
      data4(31 downto 0) => data4(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[5].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_36
     port map (
      Clock => Clock,
      Q_reg => Q_reg_13,
      Reset => Reset,
      data5(31 downto 0) => data5(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[6].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_37
     port map (
      Clock => Clock,
      Q_reg => Q_reg_14,
      Reset => Reset,
      data6(31 downto 0) => data6(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[7].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_38
     port map (
      Clock => Clock,
      Q_reg => \L1[7].reg_n_0\,
      Q_reg_0 => \L1[7].reg_n_1\,
      Q_reg_1 => \L1[7].reg_n_2\,
      Q_reg_10 => \L1[7].reg_n_11\,
      Q_reg_11 => \L1[7].reg_n_12\,
      Q_reg_12 => \L1[7].reg_n_13\,
      Q_reg_13 => \L1[7].reg_n_14\,
      Q_reg_14 => \L1[7].reg_n_15\,
      Q_reg_15 => \L1[7].reg_n_16\,
      Q_reg_16 => \L1[7].reg_n_17\,
      Q_reg_17 => \L1[7].reg_n_18\,
      Q_reg_18 => \L1[7].reg_n_19\,
      Q_reg_19 => \L1[7].reg_n_20\,
      Q_reg_2 => \L1[7].reg_n_3\,
      Q_reg_20 => \L1[7].reg_n_21\,
      Q_reg_21 => \L1[7].reg_n_22\,
      Q_reg_22 => \L1[7].reg_n_23\,
      Q_reg_23 => \L1[7].reg_n_24\,
      Q_reg_24 => \L1[7].reg_n_25\,
      Q_reg_25 => \L1[7].reg_n_26\,
      Q_reg_26 => \L1[7].reg_n_27\,
      Q_reg_27 => \L1[7].reg_n_28\,
      Q_reg_28 => \L1[7].reg_n_29\,
      Q_reg_29 => \L1[7].reg_n_30\,
      Q_reg_3 => \L1[7].reg_n_4\,
      Q_reg_30 => \L1[7].reg_n_31\,
      Q_reg_31 => \L1[7].reg_n_32\,
      Q_reg_32 => \L1[7].reg_n_33\,
      Q_reg_33 => \L1[7].reg_n_34\,
      Q_reg_34 => \L1[7].reg_n_35\,
      Q_reg_35 => \L1[7].reg_n_36\,
      Q_reg_36 => \L1[7].reg_n_37\,
      Q_reg_37 => \L1[7].reg_n_38\,
      Q_reg_38 => \L1[7].reg_n_39\,
      Q_reg_39 => \L1[7].reg_n_40\,
      Q_reg_4 => \L1[7].reg_n_5\,
      Q_reg_40 => \L1[7].reg_n_41\,
      Q_reg_41 => \L1[7].reg_n_42\,
      Q_reg_42 => \L1[7].reg_n_43\,
      Q_reg_43 => \L1[7].reg_n_44\,
      Q_reg_44 => \L1[7].reg_n_45\,
      Q_reg_45 => \L1[7].reg_n_46\,
      Q_reg_46 => \L1[7].reg_n_47\,
      Q_reg_47 => \L1[7].reg_n_48\,
      Q_reg_48 => \L1[7].reg_n_49\,
      Q_reg_49 => \L1[7].reg_n_50\,
      Q_reg_5 => \L1[7].reg_n_6\,
      Q_reg_50 => \L1[7].reg_n_51\,
      Q_reg_51 => \L1[7].reg_n_52\,
      Q_reg_52 => \L1[7].reg_n_53\,
      Q_reg_53 => \L1[7].reg_n_54\,
      Q_reg_54 => \L1[7].reg_n_55\,
      Q_reg_55 => \L1[7].reg_n_56\,
      Q_reg_56 => \L1[7].reg_n_57\,
      Q_reg_57 => \L1[7].reg_n_58\,
      Q_reg_58 => \L1[7].reg_n_59\,
      Q_reg_59 => \L1[7].reg_n_60\,
      Q_reg_6 => \L1[7].reg_n_7\,
      Q_reg_60 => \L1[7].reg_n_61\,
      Q_reg_61 => \L1[7].reg_n_62\,
      Q_reg_62 => \L1[7].reg_n_63\,
      Q_reg_63 => Q_reg_15,
      Q_reg_7 => \L1[7].reg_n_8\,
      Q_reg_8 => \L1[7].reg_n_9\,
      Q_reg_9 => \L1[7].reg_n_10\,
      \Q_reg_i_5__31\ => \Q_reg_i_4__31\,
      \Q_reg_i_5__31_0\ => \Q_reg_i_4__31_0\,
      \Q_reg_i_5__41\ => \Q_reg_i_4__41\,
      Q_reg_i_6 => Q_reg_i_5,
      Q_reg_i_6_0 => Q_reg_i_5_0,
      Reset => Reset,
      data4(31 downto 0) => data4(31 downto 0),
      data5(31 downto 0) => data5(31 downto 0),
      data6(31 downto 0) => data6(31 downto 0),
      read_register_1(1 downto 0) => read_register_1(1 downto 0),
      read_register_2(1 downto 0) => read_register_2(1 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[8].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_39
     port map (
      Clock => Clock,
      Q_reg => Q_reg_16,
      Reset => Reset,
      data8(31 downto 0) => data8(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
\L1[9].reg\: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_40
     port map (
      Clock => Clock,
      Q_reg => Q_reg_17,
      Reset => Reset,
      data9(31 downto 0) => data9(31 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_0,
      O => Q_i_1_n_0
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_0,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__0_n_0\
    );
\Q_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_1,
      O => \Q_i_1__1_n_0\
    );
\Q_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_5,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__10_n_0\
    );
\Q_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_6,
      O => \Q_i_1__11_n_0\
    );
\Q_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_6,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__12_n_0\
    );
\Q_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_7,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__13_n_0\
    );
\Q_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_7,
      O => \Q_i_1__14_n_0\
    );
\Q_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_1,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__2_n_0\
    );
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_2,
      O => \Q_i_1__3_n_0\
    );
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_2,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__4_n_0\
    );
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_3,
      O => \Q_i_1__5_n_0\
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_3,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__6_n_0\
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_4,
      O => \Q_i_1__7_n_0\
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => Q_reg_4,
      I3 => input_1(1),
      I4 => RegDst,
      I5 => read_register_2(3),
      O => \Q_i_1__8_n_0\
    );
\Q_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => read_register_2(4),
      I1 => input_1(2),
      I2 => input_1(1),
      I3 => RegDst,
      I4 => read_register_2(3),
      I5 => Q_reg_5,
      O => \Q_i_1__9_n_0\
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => read_register_2(0),
      I1 => RegDst,
      I2 => input_1(0),
      I3 => RegWrite,
      O => Q_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0_Mips_CPU is
  port (
    MemWrite : out STD_LOGIC;
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Clock : in STD_LOGIC;
    Reset : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Lab_4_Mips_CPU_0_0_Mips_CPU : entity is "Mips_CPU";
end Lab_4_Mips_CPU_0_0_Mips_CPU;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0_Mips_CPU is
  signal ALUSrcA : STD_LOGIC;
  signal ALUSrcB : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ALU_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ALU_A_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ALU_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ALU_Result : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ALU_map/L_1\ : STD_LOGIC_VECTOR ( 20 downto 5 );
  signal \ALU_map/L_3\ : STD_LOGIC_VECTOR ( 20 downto 17 );
  signal \ALU_map/R_1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ALU_map/R_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ALU_map/S_31\ : STD_LOGIC;
  signal ALU_out_EN : STD_LOGIC;
  signal ALU_out_hold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal A_EN : STD_LOGIC;
  signal A_Mux_n_0 : STD_LOGIC;
  signal A_reg_n_32 : STD_LOGIC;
  signal A_reg_n_33 : STD_LOGIC;
  signal A_reg_n_36 : STD_LOGIC;
  signal A_reg_n_37 : STD_LOGIC;
  signal A_reg_n_38 : STD_LOGIC;
  signal A_reg_n_39 : STD_LOGIC;
  signal A_reg_n_40 : STD_LOGIC;
  signal A_reg_n_41 : STD_LOGIC;
  signal B_Mux_n_32 : STD_LOGIC;
  signal B_Mux_n_33 : STD_LOGIC;
  signal CLO_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CU_n_11 : STD_LOGIC;
  signal CU_n_12 : STD_LOGIC;
  signal CU_n_13 : STD_LOGIC;
  signal CU_n_21 : STD_LOGIC;
  signal CU_n_3 : STD_LOGIC;
  signal CU_n_54 : STD_LOGIC;
  signal CU_n_55 : STD_LOGIC;
  signal CU_n_56 : STD_LOGIC;
  signal CU_n_57 : STD_LOGIC;
  signal CU_n_58 : STD_LOGIC;
  signal CU_n_59 : STD_LOGIC;
  signal CU_n_60 : STD_LOGIC;
  signal CU_n_61 : STD_LOGIC;
  signal CU_n_63 : STD_LOGIC;
  signal CU_n_64 : STD_LOGIC;
  signal CU_n_65 : STD_LOGIC;
  signal CU_n_66 : STD_LOGIC;
  signal CU_n_67 : STD_LOGIC;
  signal CU_n_68 : STD_LOGIC;
  signal CU_n_69 : STD_LOGIC;
  signal CU_n_70 : STD_LOGIC;
  signal CU_n_71 : STD_LOGIC;
  signal CU_n_72 : STD_LOGIC;
  signal CU_n_73 : STD_LOGIC;
  signal CU_n_74 : STD_LOGIC;
  signal CU_n_75 : STD_LOGIC;
  signal CU_n_76 : STD_LOGIC;
  signal CU_n_77 : STD_LOGIC;
  signal CU_n_78 : STD_LOGIC;
  signal CU_n_79 : STD_LOGIC;
  signal CU_n_80 : STD_LOGIC;
  signal CU_n_81 : STD_LOGIC;
  signal CU_n_82 : STD_LOGIC;
  signal CU_n_84 : STD_LOGIC;
  signal CU_n_85 : STD_LOGIC;
  signal CU_n_86 : STD_LOGIC;
  signal HI : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Instruction_register_n_28 : STD_LOGIC;
  signal Instruction_register_n_29 : STD_LOGIC;
  signal Instruction_register_n_30 : STD_LOGIC;
  signal Instruction_register_n_31 : STD_LOGIC;
  signal Instruction_register_n_32 : STD_LOGIC;
  signal Instruction_register_n_33 : STD_LOGIC;
  signal Instruction_register_n_34 : STD_LOGIC;
  signal Instruction_register_n_35 : STD_LOGIC;
  signal Instruction_register_n_36 : STD_LOGIC;
  signal Instruction_register_n_37 : STD_LOGIC;
  signal Instruction_register_n_38 : STD_LOGIC;
  signal Instruction_register_n_39 : STD_LOGIC;
  signal Instruction_register_n_40 : STD_LOGIC;
  signal Instruction_register_n_41 : STD_LOGIC;
  signal Instruction_register_n_42 : STD_LOGIC;
  signal Instruction_register_n_43 : STD_LOGIC;
  signal Instruction_register_n_44 : STD_LOGIC;
  signal Instruction_register_n_45 : STD_LOGIC;
  signal Instruction_register_n_46 : STD_LOGIC;
  signal Instruction_register_n_47 : STD_LOGIC;
  signal Instruction_register_n_48 : STD_LOGIC;
  signal Instruction_register_n_49 : STD_LOGIC;
  signal Instruction_register_n_50 : STD_LOGIC;
  signal Instruction_register_n_51 : STD_LOGIC;
  signal Instruction_register_n_52 : STD_LOGIC;
  signal Instruction_register_n_53 : STD_LOGIC;
  signal Instruction_register_n_54 : STD_LOGIC;
  signal Instruction_register_n_55 : STD_LOGIC;
  signal Instruction_register_n_56 : STD_LOGIC;
  signal Instruction_register_n_57 : STD_LOGIC;
  signal Instruction_register_n_58 : STD_LOGIC;
  signal Instruction_register_n_59 : STD_LOGIC;
  signal Instruction_register_n_60 : STD_LOGIC;
  signal Instruction_register_n_61 : STD_LOGIC;
  signal Instruction_register_n_62 : STD_LOGIC;
  signal Instruction_register_n_63 : STD_LOGIC;
  signal Instruction_register_n_64 : STD_LOGIC;
  signal Instruction_register_n_65 : STD_LOGIC;
  signal Instruction_register_n_66 : STD_LOGIC;
  signal Instruction_register_n_67 : STD_LOGIC;
  signal Instruction_register_n_68 : STD_LOGIC;
  signal Instruction_register_n_69 : STD_LOGIC;
  signal Instruction_register_n_70 : STD_LOGIC;
  signal Instruction_register_n_71 : STD_LOGIC;
  signal Instruction_register_n_72 : STD_LOGIC;
  signal Instruction_register_n_73 : STD_LOGIC;
  signal Instruction_register_n_74 : STD_LOGIC;
  signal Instruction_register_n_75 : STD_LOGIC;
  signal IorD : STD_LOGIC;
  signal LO : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal LO_EN : STD_LOGIC;
  signal MDR_EN : STD_LOGIC;
  signal Mem_to_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^memorydataout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Memory_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Op : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal PCSource : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PCWrite : STD_LOGIC;
  signal PCWriteCond : STD_LOGIC;
  signal PC_input : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PC_n_32 : STD_LOGIC;
  signal PC_n_33 : STD_LOGIC;
  signal PC_n_34 : STD_LOGIC;
  signal PC_n_35 : STD_LOGIC;
  signal PC_output : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PC_write_n_0 : STD_LOGIC;
  signal RF_n_0 : STD_LOGIC;
  signal RegDst : STD_LOGIC;
  signal RegWrite : STD_LOGIC;
  signal Shamt : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Shamt_sel : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal input_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mult_EN : STD_LOGIC;
  signal product : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal read_data_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_data_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal read_register_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal read_register_2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal signExtend_output : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal signed_flag : STD_LOGIC;
  signal write_data : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  MemoryDataOut(31 downto 0) <= \^memorydataout\(31 downto 0);
ALU_out: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset
     port map (
      ALU_out_EN => ALU_out_EN,
      Clock => Clock,
      I10(31 downto 0) => ALU_Result(31 downto 0),
      O3(31 downto 0) => ALU_out_hold(31 downto 0),
      Reset => Reset
    );
A_Mux: entity work.Lab_4_Mips_CPU_0_0_MUX_2
     port map (
      A(31) => A_Mux_n_0,
      A(30 downto 0) => ALU_A(30 downto 0),
      ALUSrcA => ALUSrcA,
      ALU_A(0) => ALU_A(31),
      O4(31 downto 0) => PC_output(31 downto 0),
      output(31 downto 0) => ALU_A_out(31 downto 0)
    );
A_reg: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_0
     port map (
      A_EN => A_EN,
      CLO_out(1) => CLO_out(3),
      CLO_out(0) => CLO_out(0),
      Clock => Clock,
      Q_reg => A_reg_n_32,
      Q_reg_0 => A_reg_n_33,
      Q_reg_1 => A_reg_n_36,
      Q_reg_2 => A_reg_n_37,
      Q_reg_3 => A_reg_n_38,
      Q_reg_4 => A_reg_n_39,
      Q_reg_5 => A_reg_n_40,
      Q_reg_6 => A_reg_n_41,
      Reset => Reset,
      output(31 downto 0) => ALU_A_out(31 downto 0),
      read_data_1(31 downto 0) => read_data_1(31 downto 0)
    );
Address_Mux: entity work.Lab_4_Mips_CPU_0_0_MUX_2_1
     port map (
      IorD => IorD,
      MemoryAddress(31 downto 0) => MemoryAddress(31 downto 0),
      O3(31 downto 0) => ALU_out_hold(31 downto 0),
      O4(31 downto 0) => PC_output(31 downto 0)
    );
B_Mux: entity work.Lab_4_Mips_CPU_0_0_MUX_4
     port map (
      ALUSrcB(1 downto 0) => ALUSrcB(1 downto 0),
      \ALUSrcB_reg[1]\ => B_Mux_n_32,
      ALU_B(31 downto 0) => ALU_B(31 downto 0),
      MemoryDataOut(31 downto 0) => \^memorydataout\(31 downto 0),
      Q_reg => B_Mux_n_33,
      input_0(4 downto 0) => input_0(4 downto 0),
      input_1(4 downto 0) => input_1(4 downto 0),
      signExtend_output(5 downto 0) => signExtend_output(5 downto 0),
      signed_flag => signed_flag
    );
B_reg: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_2
     port map (
      Clock => Clock,
      MemoryDataOut(31 downto 0) => \^memorydataout\(31 downto 0),
      Q_reg => CU_n_12,
      Reset => Reset,
      read_data_2(31 downto 0) => read_data_2(31 downto 0)
    );
CU: entity work.Lab_4_Mips_CPU_0_0_Control_Unit_CPU
     port map (
      A(0) => A_Mux_n_0,
      \ALUOp_reg[0]_0\ => Instruction_register_n_71,
      \ALUOp_reg[2]_0\ => Instruction_register_n_60,
      ALUSrcA => ALUSrcA,
      ALU_A(31 downto 0) => ALU_A(31 downto 0),
      ALU_B(31 downto 0) => ALU_B(31 downto 0),
      ALU_out_EN => ALU_out_EN,
      A_EN => A_EN,
      Clock => Clock,
      D(0) => Instruction_register_n_67,
      \FSM_sequential_current_state_reg[0]_0\(2 downto 0) => Mem_to_reg(2 downto 0),
      \FSM_sequential_current_state_reg[0]_1\(1 downto 0) => PCSource(1 downto 0),
      \FSM_sequential_current_state_reg[0]_2\ => Instruction_register_n_62,
      \FSM_sequential_current_state_reg[0]_3\ => Instruction_register_n_64,
      \FSM_sequential_current_state_reg[1]_0\ => CU_n_21,
      \FSM_sequential_current_state_reg[1]_1\(1 downto 0) => ALUSrcB(1 downto 0),
      \FSM_sequential_current_state_reg[1]_2\ => Instruction_register_n_58,
      \FSM_sequential_current_state_reg[2]_0\ => Instruction_register_n_63,
      \FSM_sequential_current_state_reg[3]_0\ => CU_n_11,
      \FSM_sequential_current_state_reg[3]_1\ => CU_n_12,
      \FSM_sequential_current_state_reg[3]_2\ => Instruction_register_n_57,
      I10(31 downto 0) => ALU_Result(31 downto 0),
      IorD => IorD,
      LO_EN => LO_EN,
      MDR_EN => MDR_EN,
      MemWrite => MemWrite,
      \Mem_to_Reg_reg[0]_0\ => Instruction_register_n_68,
      \Mem_to_Reg_reg[0]_1\ => Instruction_register_n_66,
      \Mem_to_Reg_reg[0]_2\ => Instruction_register_n_70,
      \Mem_to_Reg_reg[1]_0\ => Instruction_register_n_73,
      \Mem_to_Reg_reg[1]_1\ => Instruction_register_n_72,
      MemoryDataOut(2 downto 1) => \^memorydataout\(31 downto 30),
      MemoryDataOut(0) => \^memorydataout\(0),
      O(3) => CU_n_54,
      O(2) => CU_n_55,
      O(1) => CU_n_56,
      O(0) => CU_n_57,
      O4(31 downto 0) => PC_output(31 downto 0),
      Op(1) => Op(5),
      Op(0) => Op(2),
      PCWrite => PCWrite,
      PCWriteCond => PCWriteCond,
      Q(3) => current_state(3),
      Q(2) => CU_n_3,
      Q(1 downto 0) => current_state(1 downto 0),
      \Q_i_2__11_0\(11 downto 0) => \ALU_map/R_1\(12 downto 1),
      \Q_i_2__12_0\(11 downto 0) => \ALU_map/L_1\(16 downto 5),
      Q_i_3_0 => Instruction_register_n_69,
      \Q_i_4__0_0\ => B_Mux_n_33,
      \Q_i_4__10_0\ => B_Mux_n_32,
      Q_reg => CU_n_13,
      Q_reg_0(3) => CU_n_58,
      Q_reg_0(2) => CU_n_59,
      Q_reg_0(1) => CU_n_60,
      Q_reg_0(0) => CU_n_61,
      Q_reg_1(0) => \ALU_map/R_1\(0),
      Q_reg_10(0) => \ALU_map/R_3\(0),
      Q_reg_11(3 downto 0) => \ALU_map/L_3\(20 downto 17),
      Q_reg_12(1) => Instruction_register_n_74,
      Q_reg_12(0) => Instruction_register_n_75,
      Q_reg_2(3) => CU_n_63,
      Q_reg_2(2) => CU_n_64,
      Q_reg_2(1) => CU_n_65,
      Q_reg_2(0) => CU_n_66,
      Q_reg_3(3) => CU_n_67,
      Q_reg_3(2) => CU_n_68,
      Q_reg_3(1) => CU_n_69,
      Q_reg_3(0) => CU_n_70,
      Q_reg_4(3) => CU_n_71,
      Q_reg_4(2) => CU_n_72,
      Q_reg_4(1) => CU_n_73,
      Q_reg_4(0) => CU_n_74,
      Q_reg_5(3) => CU_n_75,
      Q_reg_5(2) => CU_n_76,
      Q_reg_5(1) => CU_n_77,
      Q_reg_5(0) => CU_n_78,
      Q_reg_6(3) => CU_n_79,
      Q_reg_6(2) => CU_n_80,
      Q_reg_6(1) => CU_n_81,
      Q_reg_6(0) => CU_n_82,
      Q_reg_7(3) => \ALU_map/S_31\,
      Q_reg_7(2) => CU_n_84,
      Q_reg_7(1) => CU_n_85,
      Q_reg_7(0) => CU_n_86,
      Q_reg_8(3 downto 0) => \ALU_map/L_1\(20 downto 17),
      Q_reg_9 => Instruction_register_n_61,
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      Shamt(4 downto 0) => Shamt(4 downto 0),
      Shamt_sel => Shamt_sel,
      Shamt_sel_reg_0 => Instruction_register_n_65,
      input_0(0) => input_0(3),
      input_1(1) => input_1(4),
      input_1(0) => input_1(0),
      mult_EN => mult_EN,
      output(31 downto 0) => ALU_A_out(31 downto 0),
      read_register_2(0) => read_register_2(0),
      signExtend_output(1) => signExtend_output(2),
      signExtend_output(0) => signExtend_output(0),
      signed_flag => signed_flag,
      signed_flag_reg_0 => Instruction_register_n_56
    );
HI_reg: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_3
     port map (
      Clock => Clock,
      HI(31 downto 0) => HI(31 downto 0),
      LO_EN => LO_EN,
      R(31 downto 0) => product(63 downto 32),
      Reset => Reset
    );
Instruction_register: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_4
     port map (
      ALU_B(15 downto 0) => ALU_B(16 downto 1),
      Clock => Clock,
      D(0) => Instruction_register_n_67,
      \FSM_sequential_current_state_reg[0]\ => CU_n_21,
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      Q(3) => current_state(3),
      Q(2) => CU_n_3,
      Q(1 downto 0) => current_state(1 downto 0),
      \Q_i_2__10\(3 downto 0) => \ALU_map/L_1\(20 downto 17),
      \Q_i_3__30\(0) => \ALU_map/R_1\(0),
      Q_reg(1) => Op(5),
      Q_reg(0) => Op(2),
      Q_reg_0 => Instruction_register_n_33,
      Q_reg_1 => Instruction_register_n_34,
      Q_reg_10 => Instruction_register_n_43,
      Q_reg_11 => Instruction_register_n_44,
      Q_reg_12 => Instruction_register_n_45,
      Q_reg_13 => Instruction_register_n_46,
      Q_reg_14 => Instruction_register_n_47,
      Q_reg_15 => Instruction_register_n_48,
      Q_reg_16 => Instruction_register_n_49,
      Q_reg_17 => Instruction_register_n_50,
      Q_reg_18 => Instruction_register_n_51,
      Q_reg_19 => Instruction_register_n_52,
      Q_reg_2 => Instruction_register_n_35,
      Q_reg_20 => Instruction_register_n_53,
      Q_reg_21 => Instruction_register_n_54,
      Q_reg_22 => Instruction_register_n_55,
      Q_reg_23 => Instruction_register_n_56,
      Q_reg_24 => Instruction_register_n_57,
      Q_reg_25 => Instruction_register_n_58,
      Q_reg_26 => Instruction_register_n_59,
      Q_reg_27 => Instruction_register_n_60,
      Q_reg_28 => Instruction_register_n_61,
      Q_reg_29 => Instruction_register_n_62,
      Q_reg_3 => Instruction_register_n_36,
      Q_reg_30 => Instruction_register_n_63,
      Q_reg_31 => Instruction_register_n_64,
      Q_reg_32 => Instruction_register_n_65,
      Q_reg_33 => Instruction_register_n_66,
      Q_reg_34 => Instruction_register_n_68,
      Q_reg_35 => Instruction_register_n_69,
      Q_reg_36 => Instruction_register_n_70,
      Q_reg_37 => Instruction_register_n_71,
      Q_reg_38 => Instruction_register_n_72,
      Q_reg_39 => Instruction_register_n_73,
      Q_reg_4 => Instruction_register_n_37,
      Q_reg_40(1) => Instruction_register_n_74,
      Q_reg_40(0) => Instruction_register_n_75,
      Q_reg_41(0) => \ALU_map/R_3\(0),
      Q_reg_42(11 downto 0) => \ALU_map/R_1\(12 downto 1),
      Q_reg_43(3 downto 0) => \ALU_map/L_3\(20 downto 17),
      Q_reg_44(11 downto 0) => \ALU_map/L_1\(16 downto 5),
      Q_reg_45 => CU_n_11,
      Q_reg_46 => RF_n_0,
      Q_reg_47 => CU_n_13,
      Q_reg_5 => Instruction_register_n_38,
      Q_reg_6 => Instruction_register_n_39,
      Q_reg_7 => Instruction_register_n_40,
      Q_reg_8 => Instruction_register_n_41,
      Q_reg_9 => Instruction_register_n_42,
      Q_reg_rep => Instruction_register_n_28,
      Q_reg_rep_0 => Instruction_register_n_29,
      Q_reg_rep_1 => Instruction_register_n_31,
      Q_reg_rep_2 => Instruction_register_n_32,
      \Q_reg_rep__0\ => Instruction_register_n_30,
      RegDst => RegDst,
      Reset => Reset,
      Shamt(3 downto 0) => Shamt(3 downto 0),
      input_0(4 downto 0) => input_0(4 downto 0),
      input_1(4 downto 0) => input_1(4 downto 0),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      signExtend_output(5 downto 0) => signExtend_output(5 downto 0)
    );
LO_reg: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_5
     port map (
      Clock => Clock,
      LO(31 downto 0) => LO(31 downto 0),
      LO_EN => LO_EN,
      R(31 downto 0) => product(31 downto 0),
      Reset => Reset
    );
Memory_data_reg: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_6
     port map (
      Clock => Clock,
      MDR_EN => MDR_EN,
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      Memory_data(31 downto 0) => Memory_data(31 downto 0),
      Reset => Reset
    );
Mult: entity work.Lab_4_Mips_CPU_0_0_Multiplyer_unit
     port map (
      Clock => Clock,
      MemoryDataOut(31 downto 0) => \^memorydataout\(31 downto 0),
      R(63 downto 0) => product(63 downto 0),
      mult_EN => mult_EN,
      output(31 downto 0) => ALU_A_out(31 downto 0)
    );
PC: entity work.Lab_4_Mips_CPU_0_0_Register_AsyncReset_7
     port map (
      Clock => Clock,
      O(3) => CU_n_54,
      O(2) => CU_n_55,
      O(1) => CU_n_56,
      O(0) => CU_n_57,
      O4(31 downto 0) => PC_output(31 downto 0),
      PC_input(31 downto 0) => PC_input(31 downto 0),
      PC_write_i_1(3) => CU_n_58,
      PC_write_i_1(2) => CU_n_59,
      PC_write_i_1(1) => CU_n_60,
      PC_write_i_1(0) => CU_n_61,
      PC_write_i_11 => PC_n_35,
      PC_write_i_14 => PC_n_32,
      PC_write_i_17 => PC_n_33,
      PC_write_i_2(3) => CU_n_67,
      PC_write_i_2(2) => CU_n_68,
      PC_write_i_2(1) => CU_n_69,
      PC_write_i_2(0) => CU_n_70,
      PC_write_i_4(3) => CU_n_63,
      PC_write_i_4(2) => CU_n_64,
      PC_write_i_4(1) => CU_n_65,
      PC_write_i_4(0) => CU_n_66,
      PC_write_i_8 => PC_n_34,
      Q_reg => PC_write_n_0,
      Q_reg_0(3) => CU_n_71,
      Q_reg_0(2) => CU_n_72,
      Q_reg_0(1) => CU_n_73,
      Q_reg_0(0) => CU_n_74,
      Q_reg_1(3) => CU_n_79,
      Q_reg_1(2) => CU_n_80,
      Q_reg_1(1) => CU_n_81,
      Q_reg_1(0) => CU_n_82,
      Q_reg_2(3) => CU_n_75,
      Q_reg_2(2) => CU_n_76,
      Q_reg_2(1) => CU_n_77,
      Q_reg_2(0) => CU_n_78,
      Q_reg_3(3) => \ALU_map/S_31\,
      Q_reg_3(2) => CU_n_84,
      Q_reg_3(1) => CU_n_85,
      Q_reg_3(0) => CU_n_86,
      Reset => Reset
    );
PC_Mux: entity work.Lab_4_Mips_CPU_0_0_MUX_4_8
     port map (
      I10(31 downto 0) => ALU_Result(31 downto 0),
      O3(31 downto 0) => ALU_out_hold(31 downto 0),
      O4(3 downto 0) => PC_output(31 downto 28),
      PC_input(31 downto 0) => PC_input(31 downto 0),
      Q_reg(1 downto 0) => PCSource(1 downto 0),
      input_0(4 downto 0) => input_0(4 downto 0),
      input_1(4 downto 0) => input_1(4 downto 0),
      output(31 downto 0) => ALU_A_out(31 downto 0),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      signExtend_output(5 downto 0) => signExtend_output(5 downto 0)
    );
PC_write: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => PC_n_34,
      I1 => PC_n_35,
      I2 => PC_n_32,
      I3 => PC_n_33,
      I4 => PCWriteCond,
      I5 => PCWrite,
      O => PC_write_n_0
    );
RF: entity work.Lab_4_Mips_CPU_0_0_Register_File
     port map (
      Clock => Clock,
      Q_reg => RF_n_0,
      Q_reg_0 => Instruction_register_n_34,
      Q_reg_1 => Instruction_register_n_37,
      Q_reg_10 => Instruction_register_n_45,
      Q_reg_11 => Instruction_register_n_39,
      Q_reg_12 => Instruction_register_n_51,
      Q_reg_13 => Instruction_register_n_36,
      Q_reg_14 => Instruction_register_n_48,
      Q_reg_15 => Instruction_register_n_42,
      Q_reg_16 => Instruction_register_n_54,
      Q_reg_17 => Instruction_register_n_35,
      Q_reg_18 => Instruction_register_n_47,
      Q_reg_19 => Instruction_register_n_41,
      Q_reg_2 => Instruction_register_n_40,
      Q_reg_20 => Instruction_register_n_53,
      Q_reg_21 => Instruction_register_n_38,
      Q_reg_22 => Instruction_register_n_50,
      Q_reg_23 => Instruction_register_n_44,
      Q_reg_3 => Instruction_register_n_43,
      Q_reg_4 => Instruction_register_n_46,
      Q_reg_5 => Instruction_register_n_49,
      Q_reg_6 => Instruction_register_n_52,
      Q_reg_7 => Instruction_register_n_55,
      Q_reg_8 => Instruction_register_n_59,
      Q_reg_9 => Instruction_register_n_33,
      \Q_reg_i_4__31\ => Instruction_register_n_29,
      \Q_reg_i_4__31_0\ => Instruction_register_n_28,
      \Q_reg_i_4__41\ => Instruction_register_n_30,
      Q_reg_i_5 => Instruction_register_n_32,
      Q_reg_i_5_0 => Instruction_register_n_31,
      RegDst => RegDst,
      RegWrite => RegWrite,
      Reset => Reset,
      input_1(2 downto 1) => input_1(4 downto 3),
      input_1(0) => input_1(0),
      read_data_1(31 downto 0) => read_data_1(31 downto 0),
      read_data_2(31 downto 0) => read_data_2(31 downto 0),
      read_register_1(4 downto 0) => read_register_1(4 downto 0),
      read_register_2(4 downto 0) => read_register_2(4 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
Shamt_mux: entity work.\Lab_4_Mips_CPU_0_0_MUX_2__parameterized2\
     port map (
      ALUSrcA => ALUSrcA,
      O4(4 downto 0) => PC_output(4 downto 0),
      Shamt(4 downto 0) => Shamt(4 downto 0),
      Shamt_sel => Shamt_sel,
      input_0(4 downto 0) => input_0(4 downto 0),
      output(4 downto 0) => ALU_A_out(4 downto 0)
    );
Write_data_Mux: entity work.Lab_4_Mips_CPU_0_0_MUX_7
     port map (
      CLO_out(1) => CLO_out(3),
      CLO_out(0) => CLO_out(0),
      HI(31 downto 0) => HI(31 downto 0),
      LO(31 downto 0) => LO(31 downto 0),
      Memory_data(31 downto 0) => Memory_data(31 downto 0),
      O3(31 downto 0) => ALU_out_hold(31 downto 0),
      Q_reg(2 downto 0) => Mem_to_reg(2 downto 0),
      Q_reg_0 => A_reg_n_32,
      Q_reg_1 => A_reg_n_41,
      Q_reg_2 => A_reg_n_39,
      Q_reg_3 => A_reg_n_40,
      Q_reg_4 => A_reg_n_37,
      Q_reg_5 => A_reg_n_33,
      Q_reg_6 => A_reg_n_38,
      Q_reg_7 => A_reg_n_36,
      input_0(4 downto 0) => input_0(4 downto 0),
      input_1(4 downto 0) => input_1(4 downto 0),
      signExtend_output(5 downto 0) => signExtend_output(5 downto 0),
      write_data(31 downto 0) => write_data(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Lab_4_Mips_CPU_0_0 is
  port (
    Reset : in STD_LOGIC;
    Clock : in STD_LOGIC;
    MemoryDataIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryAddress : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemoryDataOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MemWrite : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Lab_4_Mips_CPU_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Lab_4_Mips_CPU_0_0 : entity is "Lab_4_Mips_CPU_0_0,Mips_CPU,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Lab_4_Mips_CPU_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of Lab_4_Mips_CPU_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of Lab_4_Mips_CPU_0_0 : entity is "Mips_CPU,Vivado 2018.3";
end Lab_4_Mips_CPU_0_0;

architecture STRUCTURE of Lab_4_Mips_CPU_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of Clock : signal is "xilinx.com:signal:clock:1.0 Clock CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Clock : signal is "XIL_INTERFACENAME Clock, ASSOCIATED_RESET Reset, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN Lab_4_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of Reset : signal is "xilinx.com:signal:reset:1.0 Reset RST";
  attribute x_interface_parameter of Reset : signal is "XIL_INTERFACENAME Reset, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
U0: entity work.Lab_4_Mips_CPU_0_0_Mips_CPU
     port map (
      Clock => Clock,
      MemWrite => MemWrite,
      MemoryAddress(31 downto 0) => MemoryAddress(31 downto 0),
      MemoryDataIn(31 downto 0) => MemoryDataIn(31 downto 0),
      MemoryDataOut(31 downto 0) => MemoryDataOut(31 downto 0),
      Reset => Reset
    );
end STRUCTURE;
