<stg><name>reduce_accum8_ii_is_1_Pipeline_accum8</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i11 0, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
split:0 %j_2 = load i11 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:2 %icmp_ln54 = icmp_eq  i11 %j_2, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:4 %add_ln54 = add i11 %j_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:5 %br_ln54 = br i1 %icmp_ln54, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="11">
<![CDATA[
.split:1 %trunc_ln55 = trunc i11 %j_2

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="10">
<![CDATA[
.split:2 %zext_ln55_1 = zext i10 %trunc_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
.split:4 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="11">
<![CDATA[
.split:6 %empty_10 = trunc i11 %j_2

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
.split:7 %zext_ln55 = zext i3 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %accum_addr = getelementptr i32 %accum, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="accum_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
.split:9 %accum_load = load i3 %accum_addr

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:12 %store_ln54 = store i11 %add_ln54, i11 %j

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
.split:4 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="3">
<![CDATA[
.split:9 %accum_load = load i3 %accum_addr

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
.split:5 %bitcast_ln55 = bitcast i32 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="8" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="37" st_id="4" stage="7" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="38" st_id="5" stage="6" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="39" st_id="6" stage="5" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="40" st_id="7" stage="4" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="41" st_id="8" stage="3" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="42" st_id="9" stage="2" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="43" st_id="10" stage="1" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add = fadd i32 %accum_load, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split:11 %store_ln55 = store i32 %add, i3 %accum_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.split:13 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="accum" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="accum"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="j" fromId="77" toId="14">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="81" from="A" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="15">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="j" to="store_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="104" from="j" to="j_2" fromId="14" toId="18">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_77" to="specpipeline_ln0" fromId="77" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="112" from="p_str" to="specpipeline_ln0" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="j_2" to="icmp_ln54" fromId="18" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln54" fromId="114" toId="20">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="116" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_118" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="122" from="j_2" to="add_ln54" fromId="18" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln54" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="icmp_ln54" to="br_ln54" fromId="20" toId="23">
</dataflow>
<dataflow id="126" from="j_2" to="trunc_ln55" fromId="18" toId="24">
</dataflow>
<dataflow id="127" from="trunc_ln55" to="zext_ln55_1" fromId="24" toId="25">
</dataflow>
<dataflow id="128" from="A" to="A_addr" fromId="75" toId="26">
</dataflow>
<dataflow id="130" from="StgValue_129" to="A_addr" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="zext_ln55_1" to="A_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="A_addr" to="A_load" fromId="26" toId="27">
</dataflow>
<dataflow id="133" from="j_2" to="empty_10" fromId="18" toId="28">
</dataflow>
<dataflow id="134" from="empty_10" to="zext_ln55" fromId="28" toId="29">
</dataflow>
<dataflow id="135" from="accum" to="accum_addr" fromId="76" toId="30">
</dataflow>
<dataflow id="136" from="StgValue_129" to="accum_addr" fromId="129" toId="30">
</dataflow>
<dataflow id="137" from="zext_ln55" to="accum_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="138" from="accum_addr" to="accum_load" fromId="30" toId="31">
</dataflow>
<dataflow id="139" from="add_ln54" to="store_ln54" fromId="22" toId="32">
</dataflow>
<dataflow id="140" from="j" to="store_ln54" fromId="14" toId="32">
</dataflow>
<dataflow id="141" from="A_addr" to="A_load" fromId="26" toId="33">
</dataflow>
<dataflow id="142" from="accum_addr" to="accum_load" fromId="30" toId="34">
</dataflow>
<dataflow id="143" from="A_load" to="bitcast_ln55" fromId="33" toId="35">
</dataflow>
<dataflow id="144" from="accum_load" to="add" fromId="34" toId="36">
</dataflow>
<dataflow id="145" from="bitcast_ln55" to="add" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="accum_load" to="add" fromId="34" toId="37">
</dataflow>
<dataflow id="147" from="bitcast_ln55" to="add" fromId="35" toId="37">
</dataflow>
<dataflow id="148" from="accum_load" to="add" fromId="34" toId="38">
</dataflow>
<dataflow id="149" from="bitcast_ln55" to="add" fromId="35" toId="38">
</dataflow>
<dataflow id="150" from="accum_load" to="add" fromId="34" toId="39">
</dataflow>
<dataflow id="151" from="bitcast_ln55" to="add" fromId="35" toId="39">
</dataflow>
<dataflow id="152" from="accum_load" to="add" fromId="34" toId="40">
</dataflow>
<dataflow id="153" from="bitcast_ln55" to="add" fromId="35" toId="40">
</dataflow>
<dataflow id="154" from="accum_load" to="add" fromId="34" toId="41">
</dataflow>
<dataflow id="155" from="bitcast_ln55" to="add" fromId="35" toId="41">
</dataflow>
<dataflow id="156" from="accum_load" to="add" fromId="34" toId="42">
</dataflow>
<dataflow id="157" from="bitcast_ln55" to="add" fromId="35" toId="42">
</dataflow>
<dataflow id="158" from="accum_load" to="add" fromId="34" toId="43">
</dataflow>
<dataflow id="159" from="bitcast_ln55" to="add" fromId="35" toId="43">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln54" fromId="160" toId="44">
</dataflow>
<dataflow id="163" from="empty_6" to="specloopname_ln54" fromId="162" toId="44">
</dataflow>
<dataflow id="164" from="add" to="store_ln55" fromId="43" toId="45">
</dataflow>
<dataflow id="165" from="accum_addr" to="store_ln55" fromId="30" toId="45">
</dataflow>
<dataflow id="166" from="icmp_ln54" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="167" from="icmp_ln54" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="168" from="icmp_ln54" to="StgValue_10" fromId="20" toId="10">
</dataflow>
</dataflows>


</stg>
