{% set name = "UHDM" %}
{% set version = "1.68" %}
{% set sha256 = "60637ea9304444114c7d8b7dfe3f19ca7640b3ade77615d9b4bebe904f9090fd" %}

package:
  name: {{ name|lower }}
  version: {{ version }}

source:
  fn: {{ name }}-{{ version }}.tar.gz
  url: https://github.com/chipsalliance/{{ name }}/archive/refs/tags/v{{ version }}.tar.gz
  sha256: {{ sha256 }}
  patches:
    - patches/0001-move-lib-from-namespace.patch

build:
  number: 0
  skip: true  # [win]
  run_exports:
    - {{ pin_subpackage('uhdm', max_pin='x') }}

requirements:
  build:
    - {{ compiler('c') }}
    - {{ compiler('cxx') }}
    - cmake
    - make
    - orderedmultidict
    - pkg-config 
    - python
  host:
    - capnproto
    - swig
  run:
    - python

test:
  commands:
    - test -f $PREFIX/bin/uhdm-cmp
    - test -f $PREFIX/bin/uhdm-dump
    - test -f $PREFIX/bin/uhdm-hier
    - test -f $PREFIX/bin/uhdm-lint

about:
  home: https://github.com/chipsalliance/UHDM
  license: Apache-2.0
  license_family: Apache
  license_file: LICENSE
  summary: Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
  description: |
    Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
  dev_url: https://github.com/chipsalliance/UHDM

extra:
  recipe-maintainers:
    - timkpaine
