Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Dec 14 20:24:53 2025
| Host         : DESKTOP-CLDIC98 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I46F5SPMMIOSoCTOP_control_sets_placed.rpt
| Design       : RV32I46F5SPMMIOSoCTOP
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1600 |          670 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                    | reset            |                1 |              1 |         1.00 |
|  clk_50mhz     | uart_tx/tx_i_1_n_0                                                 | internal_reset   |                1 |              1 |         1.00 |
|  clk_50mhz     |                                                                    | reset            |                2 |              3 |         1.50 |
|  clk_50mhz     | uart_tx/bit_counter[3]_i_1_n_0                                     | internal_reset   |                2 |              4 |         2.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/E[0]                             | internal_reset   |                5 |              8 |         1.60 |
|  clk_50mhz     | rv32i46f_5sp_mmio/mmio_interface/mmio_uart_tx_start_reg_1[0]       | internal_reset   |                3 |              9 |         3.00 |
|  clk_50mhz     | uart_tx/shift_reg[8]_i_1_n_0                                       | internal_reset   |                2 |              9 |         4.50 |
|  clk_50mhz     |                                                                    | internal_reset   |               11 |             32 |         2.91 |
|  clk_50mhz     | rv32i46f_5sp_mmio/exception_detector/E[0]                          | internal_reset   |               17 |             32 |         1.88 |
|  clk_50mhz     | rv32i46f_5sp_mmio/exception_detector/csr_processing_reg[0]         | internal_reset   |               15 |             32 |         2.13 |
|  clk_50mhz     | rv32i46f_5sp_mmio/exception_detector/WB_raw_imm_reg[0][0]          | internal_reset   |               13 |             32 |         2.46 |
|  clk_50mhz     | rv32i46f_5sp_mmio/mem_wb_register/WB_raw_imm_reg[0]_0[0]           | internal_reset   |               12 |             32 |         2.67 |
|  clk_50mhz     | rv32i46f_5sp_mmio/csr_file/minstret[0]                             | internal_reset   |               16 |             64 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/mem_wb_register/p_0_in2_out                      |                  |               11 |             88 |         8.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_5 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_0         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_2 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_1         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_3         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_4         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_2         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_5         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_6         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_6 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_1 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_3 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[14]_2         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_7         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[12]_7         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_4         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_2         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_0         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_5         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[14]_3         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_6         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_1         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_1 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[14]_0         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[13]_3         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_2 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_4 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_5 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[14]_1         |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_6 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[10]_rep__10_3 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_mmio/ex_mem_register/MEM_alu_result_reg[11]_rep__10_4 |                  |               32 |            128 |         4.00 |
|  clk_50mhz     | cpu_clk_enable                                                     | internal_reset   |               80 |            210 |         2.62 |
|  clk_50mhz     | rv32i46f_5sp_mmio/trap_controller/E[0]                             | internal_reset   |               99 |            368 |         3.72 |
|  clk_50mhz     | rv32i46f_5sp_mmio/trap_controller/cpu_clk_enable_reg[0]            | internal_reset   |              405 |            799 |         1.97 |
+----------------+--------------------------------------------------------------------+------------------+------------------+----------------+--------------+


