`define RTL_SIM
//`define SIMULATOR_MODELSIM
`define TEST_NAME_STRING "or1200"
`define VCD
`define VCD_DEPTH 0 // 0 = all
`define VCD_PATH orpsoc_testbench.dut
// `define PROCESSOR_MONITOR_ENABLE_LOGS
// `define END_TIME 1000000