ip:
  header: |
    #include "../common.h"
  desc: System Control Block
  base: 0xE000ED00
  registers:
    CPUID:
      desc: CPUID Base Register (R/ )
      offset: 0x000
    ICSR:
      desc: Interrupt Control and State Register (R/W)
      offset: 0x004
    VTOR:
      desc: Vector Table Offset Register (R/W)
      offset: 0x008
    AIRCR:
      desc: Application Interrupt and Reset Control Register (R/W)
      offset: 0x00C
    SCR:
      desc: System Control Register (R/W)
      offset: 0x010
    CCR:
      desc: Configuration Control Register (R/W)
      offset: 0x014
    SHPR:
      desc: System Handlers Priority Registers (4-7, 8-11, 12-15) (R/W)
      offset: 0x018
      size: 8
      count: 12
    SHCSR:
      desc: System Handler Control and State Register (R/W)
      offset: 0x024
    CFSR:
      desc: Configurable Fault Status Register (R/W)
      offset: 0x028
    HFSR:
      desc: HardFault Status Register (R/W)
      offset: 0x02C
    DFSR:
      desc: Debug Fault Status Register (R/W)
      offset: 0x030
    MMFAR:
      desc: MemManage Fault Address Register (R/W)
      offset: 0x034
    BFAR:
      desc: BusFault Address Register (R/W)
      offset: 0x038
    AFSR:
      desc: Auxiliary Fault Status Register (R/W)
      offset: 0x03C
    ID_PFR:
      desc: Processor Feature Register (R/ )
      offset: 0x040
      count: 2
    ID_DFR:
      desc: Debug Feature Register (R/ )
      offset: 0x048
    ID_AFR:
      desc: Auxiliary Feature Register (R/ )
      offset: 0x04C
    ID_MFR:
      desc: Memory Model Feature Register (R/ )
      offset: 0x050
      count: 4
    ID_ISAR:
      desc: Instruction Set Attributes Register (R/ )
      offset: 0x060
      count: 5
    CLIDR:
      desc: Cache Level ID register (R/ )
      offset: 0x078
    CTR:
      desc: Cache Type register (R/ )
      offset: 0x07C
    CCSIDR:
      desc: Cache Size ID Register (R/ )
      offset: 0x080
    CSSELR:
      desc: Cache Size Selection Register (R/W)
      offset: 0x084
    CPACR:
      desc: Coprocessor Access Control Register (R/W)
      offset: 0x088
    STIR:
      desc: Software Triggered Interrupt Register ( /W)
      offset: 0x200
    MVFR0:
      desc: Media and VFP Feature Register 0 (R/ )
      offset: 0x240
    MVFR1:
      desc: Media and VFP Feature Register 1 (R/ )
      offset: 0x244
    MVFR2:
      desc: Media and VFP Feature Register 1 (R/ )
      offset: 0x248
    ICIALLU:
      desc: I-Cache Invalidate All to PoU ( /W)
      offset: 0x250
    ICIMVAU:
      desc: I-Cache Invalidate by MVA to PoU ( /W)
      offset: 0x258
    DCIMVAC:
      desc: D-Cache Invalidate by MVA to PoC ( /W)
      offset: 0x25C
    DCISW:
      desc: D-Cache Invalidate by Set-way ( /W)
      offset: 0x260
    DCCMVAU:
      desc: D-Cache Clean by MVA to PoU ( /W)
      offset: 0x264
    DCCMVAC:
      desc: D-Cache Clean by MVA to PoC ( /W)
      offset: 0x268
    DCCSW:
      desc: D-Cache Clean by Set-way ( /W)
      offset: 0x26C
    DCCIMVAC:
      desc: D-Cache Clean and Invalidate by MVA to PoC ( /W)
      offset: 0x270
    DCCISW:
      desc: D-Cache Clean and Invalidate by Set-way ( /W)
      offset: 0x274
    ITCMCR:
      desc: Instruction Tightly-Coupled Memory Control Register (R/W)
      offset: 0x290
    DTCMCR:
      desc: Data Tightly-Coupled Memory Control Registers (R/W)
      offset: 0x294
    AHBPCR:
      desc: AHBP Control Register (R/W)
      offset: 0x298
    CACR:
      desc: L1 Cache Control Register (R/W)
      offset: 0x29C
    AHBSCR:
      desc: AHB Slave Control Register (R/W)
      offset: 0x2A0
    ABFSR:
      desc: Auxiliary Bus Fault Status Register (R/W)
      offset: 0x2A8
