Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: Controller_Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller_Top_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller_Top_Module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Controller_Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/HalfAdder.vhd" into library work
Parsing entity <HalfAdder>.
Parsing architecture <Behavioral> of entity <halfadder>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/FullAdder.vhd" into library work
Parsing entity <FullAdder>.
Parsing architecture <Behavioral> of entity <fulladder>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Count.vhd" into library work
Parsing entity <Count>.
Parsing architecture <Behavioral> of entity <count>.
Parsing VHDL file "/home/akshay/Xilinix/module_fpga/read_multiple_data_bytes.vhd" into library work
Parsing entity <read_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <read_multiple_data_bytes>.
Parsing VHDL file "/home/akshay/Xilinix/module_fpga/display_multiple_data_bytes.vhd" into library work
Parsing entity <display_multiple_data_bytes>.
Parsing architecture <Behavioral> of entity <display_multiple_data_bytes>.
Parsing VHDL file "/home/akshay/Xilinix/module_fpga/debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <Behavioral> of entity <debouncer>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Encrypter.vhd" into library work
Parsing entity <Encrypter>.
Parsing architecture <Behavioral> of entity <encrypter>.
Parsing VHDL file "/home/akshay/Xilinix/Lab3_Mysterious/Decrypter.vhd" into library work
Parsing entity <Decrypter>.
Parsing architecture <Behavioral> of entity <decrypter>.
Parsing VHDL file "/home/akshay/Xilinix/module_fpga/Controller_Top_Module.vhd" into library work
Parsing entity <Controller_Top_Module>.
Parsing architecture <Behavioral> of entity <controller_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Controller_Top_Module> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <read_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

Elaborating entity <display_multiple_data_bytes> (architecture <Behavioral>) from library <work>.

Elaborating entity <Encrypter> (architecture <Behavioral>) from library <work>.

Elaborating entity <Count> (architecture <Behavioral>) from library <work>.

Elaborating entity <FullAdder> (architecture <Behavioral>) from library <work>.

Elaborating entity <HalfAdder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decrypter> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Controller_Top_Module>.
    Related source file is "/home/akshay/Xilinix/module_fpga/Controller_Top_Module.vhd".
    Found 1-bit register for signal <system_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Controller_Top_Module> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/home/akshay/Xilinix/module_fpga/debouncer.vhd".
        wait_cycles = "11110100001000111111"
    Found 1-bit register for signal <oldbutton>.
    Found 1-bit register for signal <button_deb>.
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_6_o_add_0_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <debouncer> synthesized.

Synthesizing Unit <read_multiple_data_bytes>.
    Related source file is "/home/akshay/Xilinix/module_fpga/read_multiple_data_bytes.vhd".
    Found 64-bit register for signal <temp_data_read>.
    Found 3-bit register for signal <pos_read>.
    Found 1-bit register for signal <old_next_data>.
    Found 7-bit adder for signal <n0113> created at line 53.
    Found 3-bit adder for signal <pos_read[2]_GND_8_o_add_25_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  72 Multiplexer(s).
Unit <read_multiple_data_bytes> synthesized.

Synthesizing Unit <display_multiple_data_bytes>.
    Related source file is "/home/akshay/Xilinix/module_fpga/display_multiple_data_bytes.vhd".
    Found 2-bit register for signal <pos_display>.
    Found 32-bit register for signal <old_data_in>.
    Found 1-bit register for signal <old_next_data>.
    Found 6-bit adder for signal <n0040> created at line 51.
    Found 2-bit adder for signal <pos_display[1]_GND_10_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_multiple_data_bytes> synthesized.

Synthesizing Unit <Encrypter>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Encrypter.vhd".
    Found 32-bit register for signal <C>.
    Found 6-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <temp>.
    Found 4-bit adder for signal <T[3]_GND_11_o_add_5_OUT> created at line 79.
    Found 6-bit adder for signal <N[5]_GND_11_o_add_7_OUT> created at line 81.
    Found 6-bit adder for signal <i[5]_GND_11_o_add_9_OUT> created at line 84.
    Found 6-bit comparator greater for signal <i[5]_N[5]_LessThan_4_o> created at line 77
    Found 6-bit comparator not equal for signal <i[5]_N[5]_equal_9_o> created at line 81
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Encrypter> synthesized.

Synthesizing Unit <Count>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Count.vhd".
    Summary:
	no macro.
Unit <Count> synthesized.

Synthesizing Unit <FullAdder>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/FullAdder.vhd".
    Summary:
Unit <FullAdder> synthesized.

Synthesizing Unit <HalfAdder>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/HalfAdder.vhd".
    Summary:
Unit <HalfAdder> synthesized.

Synthesizing Unit <Decrypter>.
    Related source file is "/home/akshay/Xilinix/Lab3_Mysterious/Decrypter.vhd".
    Found 32-bit register for signal <P>.
    Found 6-bit register for signal <i>.
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <T>.
    Found 32-bit register for signal <temp>.
    Found 4-bit adder for signal <T[3]_PWR_15_o_add_10_OUT> created at line 85.
    Found 6-bit adder for signal <i[5]_GND_15_o_add_13_OUT> created at line 89.
    Found 6-bit subtractor for signal <N0[5]_GND_15_o_add_11_OUT> created at line 86.
    Found 6-bit comparator greater for signal <i[5]_N0[5]_LessThan_8_o> created at line 82
    Found 6-bit comparator not equal for signal <i[5]_N0[5]_equal_13_o> created at line 86
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Decrypter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 2-bit adder                                           : 1
 20-bit adder                                          : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Registers                                            : 32
 1-bit register                                        : 15
 2-bit register                                        : 1
 20-bit register                                       : 5
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
# Comparators                                          : 4
 6-bit comparator greater                              : 2
 6-bit comparator not equal                            : 2
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 64
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 139
 1-bit xor2                                            : 128
 1-bit xor8                                            : 8
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Decrypter>.
The following registers are absorbed into accumulator <T>: 1 register on signal <T>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <Decrypter> synthesized (advanced).

Synthesizing (advanced) Unit <Encrypter>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
The following registers are absorbed into counter <T>: 1 register on signal <T>.
Unit <Encrypter> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <read_multiple_data_bytes>.
The following registers are absorbed into counter <pos_read>: 1 register on signal <pos_read>.
Unit <read_multiple_data_bytes> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 2-bit adder                                           : 1
 20-bit adder                                          : 5
 4-bit adder                                           : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 9
 20-bit up counter                                     : 5
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Accumulators                                         : 1
 4-bit up loadable accumulator                         : 1
# Registers                                            : 241
 Flip-Flops                                            : 241
# Comparators                                          : 4
 6-bit comparator greater                              : 2
 6-bit comparator not equal                            : 2
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 64
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 139
 1-bit xor2                                            : 128
 1-bit xor8                                            : 8
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Controller_Top_Module> ...

Optimizing unit <read_multiple_data_bytes> ...

Optimizing unit <debouncer> ...

Optimizing unit <display_multiple_data_bytes> ...

Optimizing unit <Encrypter> ...

Optimizing unit <Decrypter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller_Top_Module, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 364
 Flip-Flops                                            : 364

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Controller_Top_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1037
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 190
#      LUT2                        : 18
#      LUT3                        : 30
#      LUT4                        : 10
#      LUT5                        : 152
#      LUT6                        : 223
#      MUXCY                       : 201
#      VCC                         : 1
#      XORCY                       : 200
# FlipFlops/Latches                : 364
#      FD                          : 11
#      FDC                         : 98
#      FDCE                        : 147
#      FDE                         : 8
#      FDR                         : 100
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             364  out of  54576     0%  
 Number of Slice LUTs:                  634  out of  27288     2%  
    Number used as Logic:               634  out of  27288     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    660
   Number with an unused Flip Flop:     296  out of    660    44%  
   Number with an unused LUT:            26  out of    660     3%  
   Number of fully used LUT-FF pairs:   338  out of    660    51%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    218    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 364   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.724ns (Maximum Frequency: 102.837MHz)
   Minimum input arrival time before clock: 4.320ns
   Maximum output required time after clock: 6.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.724ns (frequency: 102.837MHz)
  Total number of paths / destination ports: 1025993 / 859
-------------------------------------------------------------------------
Delay:               9.724ns (Levels of Logic = 7)
  Source:            data_inp/temp_data_read_58 (FF)
  Destination:       encrypt/C_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: data_inp/temp_data_read_58 to encrypt/C_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  data_inp/temp_data_read_58 (data_inp/temp_data_read_58)
     LUT3:I0->O            2   0.205   0.721  encrypt/C1/FA8/Mxor_sum_xo<0>1 (decrypt/C1/level0<8>)
     LUT5:I3->O            6   0.203   0.973  encrypt/C1/FA12/carry1 (decrypt/C1/level1<13>)
     LUT3:I0->O            4   0.205   0.912  encrypt/C1/FA17/Mxor_sum_xo<0>1 (decrypt/C1/level1<21>)
     LUT5:I2->O           19   0.205   1.072  encrypt/C1/FA23/Mxor_sum_xo<0>1 (decrypt/C1/level2<11>)
     LUT6:I5->O            1   0.205   0.827  encrypt/i[5]_N[5]_LessThan_4_o151_SW2 (N39)
     LUT6:I2->O            5   0.203   0.819  encrypt/i[5]_N[5]_LessThan_4_o151 (encrypt/i[5]_N[5]_LessThan_4_o15)
     LUT6:I4->O           32   0.203   1.291  encrypt/_n0107_inv1_cepot (encrypt/_n0107_inv1_cepot)
     FDCE:CE                   0.322          encrypt/C_0
    ----------------------------------------
    Total                      9.724ns (2.198ns logic, 7.526ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 174 / 174
-------------------------------------------------------------------------
Offset:              4.320ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       debouncer5/button_deb (FF)
  Destination Clock: clk rising

  Data Path: reset to debouncer5/button_deb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  reset_IBUF (reset_IBUF)
     LUT6:I1->O            1   0.203   0.580  debouncer5/_n0022_inv11 (debouncer5/_n0022_inv1)
     LUT6:I5->O            1   0.205   0.808  debouncer5/_n0022_inv15 (debouncer5/_n0022_inv)
     LUT3:I0->O            1   0.205   0.000  debouncer5/button_deb_rstpot (debouncer5/button_deb_rstpot)
     FD:D                      0.102          debouncer5/button_deb
    ----------------------------------------
    Total                      4.320ns (1.937ns logic, 2.383ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 176 / 8
-------------------------------------------------------------------------
Offset:              6.648ns (Levels of Logic = 3)
  Source:            system_state (FF)
  Destination:       data_out_leds<7> (PAD)
  Source Clock:      clk rising

  Data Path: system_state to data_out_leds<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              33   0.447   1.650  system_state (system_state)
     LUT5:I0->O            3   0.203   0.995  Mmux_data_to_be_displayed251 (data_to_be_displayed<31>)
     LUT6:I1->O            1   0.203   0.579  data_out/data_out<7><7>1 (data_out_leds_7_OBUF)
     OBUF:I->O                 2.571          data_out_leds_7_OBUF (data_out_leds<7>)
    ----------------------------------------
    Total                      6.648ns (3.424ns logic, 3.224ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.724|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.21 secs
 
--> 


Total memory usage is 391932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

