5 18 1fd81 2 7 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel6.4.vcd) 2 -o (mbit_sel6.4.cdd) 2 -v (mbit_sel6.4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel6.4.v 1 17 1 
1 b 1 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
1 b 2 0 c0000 1 0 31 0 32 17 7 0 0 0 0 0
1 b 3 0 c0000 1 0 31 0 32 17 b 0 0 0 0 0
1 b 4 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
3 0 foo "main.f0" 0 mbit_sel6.4.v 20 29 1 
2 1 27 27 27 150015 1 0 1004 0 0 32 48 0 0
2 2 27 27 27 f0011 0 1 1410 0 0 1 1 bar
2 3 27 27 27 f0015 2 36 6 1 2
1 bar 5 27 6000f 1 0 0 0 1 17 1 1 0 0 0 0
1 incr 6 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 b 7 0 c0000 1 0 3 0 4 17 3 0 0 0 0 0
1 a 8 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
1 c 9 0 c0000 1 0 3 0 4 17 1 0 0 0 0 0
4 3 f 3 3 3
3 0 foo "main.f1" 0 mbit_sel6.4.v 20 29 1 
2 4 27 27 27 150015 1 0 1004 0 0 32 48 0 0
2 5 27 27 27 f0011 0 1 1410 0 0 2 1 bar
2 6 27 27 27 f0015 2 36 6 4 5
1 bar 10 27 6000f 1 0 1 0 2 17 3 3 0 0 0 0
1 incr 11 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 b 12 0 c0000 1 0 3 0 4 17 7 0 0 0 0 0
1 a 13 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
1 c 14 0 c0000 1 0 3 0 4 17 2 0 0 0 0 0
4 6 f 6 6 6
3 0 foo "main.f2" 0 mbit_sel6.4.v 20 29 1 
2 7 27 27 27 150015 1 0 1004 0 0 32 48 0 0
2 8 27 27 27 f0011 0 1 1410 0 0 4 1 bar
2 9 27 27 27 f0015 2 36 6 7 8
1 bar 15 27 6000f 1 0 3 0 4 17 f f 0 0 0 0
1 incr 16 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 b 17 0 c0000 1 0 3 0 4 17 b 0 0 0 0 0
1 a 18 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
1 c 19 0 c0000 1 0 3 0 4 17 4 0 0 0 0 0
4 9 f 9 9 9
3 0 foo "main.f3" 0 mbit_sel6.4.v 20 29 1 
2 10 27 27 27 150015 1 0 1004 0 0 32 48 0 0
2 11 27 27 27 f0011 0 1 1410 0 0 8 1 bar
2 12 27 27 27 f0015 2 36 6 10 11
1 bar 20 27 6000f 1 0 7 0 8 17 ff ff 0 0 0 0
1 incr 21 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 b 22 0 c0000 1 0 3 0 4 17 f 0 0 0 0 0
1 a 23 0 c0000 1 0 15 0 16 17 8421 0 0 0 0 0
1 c 24 0 c0000 1 0 3 0 4 17 8 0 0 0 0 0
4 12 f 12 12 12
3 1 main.u$0 "main.u$0" 0 mbit_sel6.4.v 8 15 1 
