#! /home/verba/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd05)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/verba/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555584d69de0 .scope module, "uart_rx_tb" "uart_rx_tb" 2 3;
 .timescale -9 -12;
P_0x555584d6b820 .param/l "BAUD_RATE" 0 2 7, +C4<00000000000000011100001000000000>;
P_0x555584d6b860 .param/l "BIT_PERIOD" 0 2 8, +C4<00000000000000000010000111101000>;
P_0x555584d6b8a0 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000101000>;
v0x555584de1b50_0 .var "clk", 0 0;
v0x555584de1c10_0 .var "parity_en", 0 0;
v0x555584de1cb0_0 .var "parity_type", 0 0;
v0x555584de1db0_0 .net "parity_valid", 0 0, L_0x555584df2d20;  1 drivers
v0x555584de1e80_0 .net "ready", 0 0, v0x555584de1330_0;  1 drivers
v0x555584de1f20_0 .var "rst", 0 0;
v0x555584de1ff0_0 .var "rx", 0 0;
v0x555584de20c0_0 .net "rx_data", 7 0, v0x555584de1570_0;  1 drivers
v0x555584de2190_0 .var "stop_bits", 1 0;
v0x555584de2260_0 .var "valid", 0 0;
E_0x555584daf6b0 .event anyedge, v0x555584de1330_0;
S_0x555584d6a060 .scope task, "send_byte" "send_byte" 2 48, 2 48 0, S_0x555584d69de0;
 .timescale -9 -12;
v0x555584da17f0_0 .var "data", 7 0;
v0x555584ddf7f0_0 .var/i "i", 31 0;
TD_uart_rx_tb.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555584de1ff0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555584ddf7f0_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x555584ddf7f0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555584da17f0_0;
    %load/vec4 v0x555584ddf7f0_0;
    %part/s 1;
    %store/vec4 v0x555584de1ff0_0, 0, 1;
    %delay 8680000, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555584ddf7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555584ddf7f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %load/vec4 v0x555584da17f0_0;
    %xor/r;
    %store/vec4 v0x555584de1ff0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de1ff0_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_0x555584ddf8d0 .scope module, "uut" "uart_rx" 2 25, 3 1 0, S_0x555584d69de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 32 "baudrate";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /INPUT 2 "stop_bits";
    .port_info 6 /INPUT 1 "parity_en";
    .port_info 7 /INPUT 1 "parity_type";
    .port_info 8 /OUTPUT 1 "parity_valid";
    .port_info 9 /OUTPUT 1 "ready";
    .port_info 10 /OUTPUT 8 "rx_data";
P_0x555584ddfad0 .param/l "DATA_BITS" 1 3 33, C4<010>;
P_0x555584ddfb10 .param/l "IDLE" 1 3 31, C4<000>;
P_0x555584ddfb50 .param/l "PARITY_BIT" 1 3 34, C4<011>;
P_0x555584ddfb90 .param/l "START_BIT" 1 3 32, C4<001>;
P_0x555584ddfbd0 .param/l "STOP_BIT" 1 3 35, C4<100>;
L_0x555584d9f9e0 .functor XNOR 1, v0x555584de1030_0, v0x555584de0f70_0, C4<0>, C4<0>;
L_0x555584da1120 .functor XOR 1, v0x555584de1030_0, v0x555584de0f70_0, C4<0>, C4<0>;
L_0x7faf99c6d018 .functor BUFT 1, C4<00000001011111010111100001000000>, C4<0>, C4<0>, C4<0>;
v0x555584ddffe0_0 .net/2u *"_ivl_0", 31 0, L_0x7faf99c6d018;  1 drivers
v0x555584de00e0_0 .net *"_ivl_12", 31 0, L_0x555584df2780;  1 drivers
L_0x7faf99c6d0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555584de01c0_0 .net *"_ivl_15", 30 0, L_0x7faf99c6d0f0;  1 drivers
L_0x7faf99c6d138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555584de0280_0 .net/2u *"_ivl_16", 31 0, L_0x7faf99c6d138;  1 drivers
v0x555584de0360_0 .net *"_ivl_18", 0 0, L_0x555584df2940;  1 drivers
v0x555584de0470_0 .net/2u *"_ivl_2", 31 0, L_0x555584df23a0;  1 drivers
v0x555584de0550_0 .net *"_ivl_20", 0 0, L_0x555584d9f9e0;  1 drivers
v0x555584de0610_0 .net *"_ivl_22", 0 0, L_0x555584da1120;  1 drivers
v0x555584de06d0_0 .net *"_ivl_24", 0 0, L_0x555584df2b50;  1 drivers
L_0x7faf99c6d180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555584de07b0_0 .net/2u *"_ivl_26", 0 0, L_0x7faf99c6d180;  1 drivers
L_0x7faf99c6d060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555584de0890_0 .net/2u *"_ivl_4", 31 0, L_0x7faf99c6d060;  1 drivers
L_0x7faf99c6d0a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555584de0970_0 .net/2u *"_ivl_8", 31 0, L_0x7faf99c6d0a8;  1 drivers
v0x555584de0a50_0 .var "baud_counter", 31 0;
v0x555584de0b30_0 .net "baud_limit", 31 0, L_0x555584df24a0;  1 drivers
L_0x7faf99c6d1c8 .functor BUFT 1, C4<00000000000000011100001000000000>, C4<0>, C4<0>, C4<0>;
v0x555584de0c10_0 .net "baudrate", 31 0, L_0x7faf99c6d1c8;  1 drivers
v0x555584de0cf0_0 .var "bit_counter", 3 0;
v0x555584de0dd0_0 .net "clk", 0 0, v0x555584de1b50_0;  1 drivers
v0x555584de0e90_0 .net "half_baud_limit", 31 0, L_0x555584df2610;  1 drivers
v0x555584de0f70_0 .var "parity_bit", 0 0;
v0x555584de1030_0 .var "parity_calc", 0 0;
v0x555584de10f0_0 .net "parity_en", 0 0, v0x555584de1c10_0;  1 drivers
v0x555584de11b0_0 .net "parity_type", 0 0, v0x555584de1cb0_0;  1 drivers
v0x555584de1270_0 .net "parity_valid", 0 0, L_0x555584df2d20;  alias, 1 drivers
v0x555584de1330_0 .var "ready", 0 0;
v0x555584de13f0_0 .net "rst", 0 0, v0x555584de1f20_0;  1 drivers
v0x555584de14b0_0 .net "rx", 0 0, v0x555584de1ff0_0;  1 drivers
v0x555584de1570_0 .var "rx_data", 7 0;
v0x555584de1650_0 .var "rx_prev", 0 0;
v0x555584de1710_0 .var "state", 2 0;
v0x555584de17f0_0 .net "stop_bits", 1 0, v0x555584de2190_0;  1 drivers
v0x555584de18d0_0 .net "valid", 0 0, v0x555584de2260_0;  1 drivers
E_0x555584d8db80 .event posedge, v0x555584de13f0_0, v0x555584de0dd0_0;
L_0x555584df23a0 .arith/div 32, L_0x7faf99c6d018, L_0x7faf99c6d1c8;
L_0x555584df24a0 .arith/sub 32, L_0x555584df23a0, L_0x7faf99c6d060;
L_0x555584df2610 .arith/div 32, L_0x555584df24a0, L_0x7faf99c6d0a8;
L_0x555584df2780 .concat [ 1 31 0 0], v0x555584de1cb0_0, L_0x7faf99c6d0f0;
L_0x555584df2940 .cmp/eq 32, L_0x555584df2780, L_0x7faf99c6d138;
L_0x555584df2b50 .functor MUXZ 1, L_0x555584da1120, L_0x555584d9f9e0, L_0x555584df2940, C4<>;
L_0x555584df2d20 .functor MUXZ 1, L_0x7faf99c6d180, L_0x555584df2b50, v0x555584de1c10_0, C4<>;
    .scope S_0x555584ddf8d0;
T_1 ;
    %wait E_0x555584d8db80;
    %load/vec4 v0x555584de13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555584de0cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555584de1570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555584de0f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555584de1030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555584de14b0_0;
    %assign/vec4 v0x555584de1650_0, 0;
    %load/vec4 v0x555584de1710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555584de1570_0, 0;
    %load/vec4 v0x555584de18d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v0x555584de1650_0;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v0x555584de14b0_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555584de1030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0e90_0;
    %cmp/e;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x555584de18d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.16, 9;
    %load/vec4 v0x555584de14b0_0;
    %nor/r;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555584de0cf0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.13 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0b30_0;
    %cmp/e;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %load/vec4 v0x555584de18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x555584de14b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555584de0cf0_0;
    %assign/vec4/off/d v0x555584de1570_0, 4, 5;
    %load/vec4 v0x555584de1030_0;
    %load/vec4 v0x555584de14b0_0;
    %xor;
    %assign/vec4 v0x555584de1030_0, 0;
T_1.19 ;
    %load/vec4 v0x555584de0cf0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.21, 4;
    %load/vec4 v0x555584de10f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
T_1.24 ;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x555584de0cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555584de0cf0_0, 0;
T_1.22 ;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.18 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0b30_0;
    %cmp/e;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %load/vec4 v0x555584de18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %load/vec4 v0x555584de14b0_0;
    %assign/vec4 v0x555584de0f70_0, 0;
T_1.27 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.26 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x555584de17f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.29, 4;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0b30_0;
    %cmp/e;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.32 ;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x555584de17f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.33, 4;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0b30_0;
    %muli 2, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.35, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.36 ;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0x555584de17f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.37, 4;
    %load/vec4 v0x555584de0a50_0;
    %load/vec4 v0x555584de0b30_0;
    %load/vec4 v0x555584de0e90_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_1.39, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555584de1710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555584de1330_0, 0;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0x555584de0a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555584de0a50_0, 0;
T_1.40 ;
T_1.37 ;
T_1.34 ;
T_1.30 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555584d69de0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555584de1b50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de1b50_0, 0, 1;
    %delay 20000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555584d69de0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de1f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de1ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de2260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555584de2190_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555584de1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555584de1cb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555584de1f20_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 88 "$display", "Sending 'A' (0x41)" {0 0 0};
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x555584da17f0_0, 0, 8;
    %fork TD_uart_rx_tb.send_byte, S_0x555584d6a060;
    %join;
    %delay 17360000, 0;
    %load/vec4 v0x555584de20c0_0;
    %cmpi/e 65, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_3.2, 6;
    %load/vec4 v0x555584de1db0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 2 94 "$display", "Test 1 PASSED: Received 0x41 with valid parity" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 96 "$display", "Test 1 FAILED" {0 0 0};
T_3.1 ;
T_3.3 ;
    %load/vec4 v0x555584de1e80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.4, 6;
    %wait E_0x555584daf6b0;
    %jmp T_3.3;
T_3.4 ;
    %delay 34720000, 0;
    %vpi_call 2 104 "$display", "Sending 'B' (0x42)" {0 0 0};
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x555584da17f0_0, 0, 8;
    %fork TD_uart_rx_tb.send_byte, S_0x555584d6a060;
    %join;
    %delay 17360000, 0;
    %load/vec4 v0x555584de20c0_0;
    %cmpi/e 66, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_3.7, 6;
    %load/vec4 v0x555584de1db0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %vpi_call 2 110 "$display", "Test 2 PASSED: Received 0x42 with valid parity" {0 0 0};
    %jmp T_3.6;
T_3.5 ;
    %vpi_call 2 112 "$display", "Test 2 FAILED" {0 0 0};
T_3.6 ;
    %delay 86800000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555584d69de0;
T_4 ;
    %vpi_call 2 122 "$monitor", "Time = %t ns: state = %d, rx_data = %h, parity_valid = %b, ready = %b", $time, v0x555584de1710_0, v0x555584de20c0_0, v0x555584de1db0_0, v0x555584de1e80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555584d69de0;
T_5 ;
    %vpi_call 2 127 "$dumpfile", "uart_rx_tb.vcd" {0 0 0};
    %vpi_call 2 128 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555584d69de0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "uart_rx.v";
