Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:31:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_68/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.661      -17.634                     36                 1427       -0.076       -0.746                     27                 1427        1.725        0.000                       0                  1407  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.661      -17.634                     36                 1427       -0.076       -0.746                     27                 1427        1.725        0.000                       0                  1407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           36  Failing Endpoints,  Worst Slack       -0.661ns,  Total Violation      -17.634ns
Hold  :           27  Failing Endpoints,  Worst Slack       -0.076ns,  Total Violation       -0.746ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 genblk1[46].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.850ns (41.489%)  route 2.609ns (58.511%))
  Logic Levels:           19  (CARRY8=10 LUT2=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 5.639 - 4.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.210ns, distribution 0.942ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.190ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, estimated)     1.152     2.098    genblk1[46].reg_in/clk_IBUF_BUFG
    SLICE_X134Y568       FDRE                                         r  genblk1[46].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y568       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.177 f  genblk1[46].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.054     2.231    genblk1[46].reg_in/reg_out_reg[7]_0[0]
    SLICE_X134Y568       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.320 r  genblk1[46].reg_in/z_carry_i_3/O
                         net (fo=2, estimated)        0.091     2.411    genblk1[46].reg_in/reg_out_reg[5]_0[1]
    SLICE_X133Y568       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.534 r  genblk1[46].reg_in/z_carry_i_7/O
                         net (fo=1, routed)           0.022     2.556    conv/mul29/reg_out[0]_i_426_0[5]
    SLICE_X133Y568       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.715 r  conv/mul29/z_carry/CO[7]
                         net (fo=1, estimated)        0.026     2.741    conv/mul29/z_carry_n_0
    SLICE_X133Y569       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.817 r  conv/mul29/z_carry__0/O[1]
                         net (fo=1, estimated)        0.236     3.053    conv/add000084/tmp00[29]_5[9]
    SLICE_X131Y568       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.090 r  conv/add000084/reg_out[21]_i_280/O
                         net (fo=1, routed)           0.016     3.106    conv/add000084/reg_out[21]_i_280_n_0
    SLICE_X131Y568       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.343 r  conv/add000084/reg_out_reg[21]_i_219/O[5]
                         net (fo=2, estimated)        0.232     3.575    conv/add000084/reg_out_reg[21]_i_219_n_10
    SLICE_X130Y569       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.610 r  conv/add000084/reg_out[21]_i_221/O
                         net (fo=1, routed)           0.011     3.621    conv/add000084/reg_out[21]_i_221_n_0
    SLICE_X130Y569       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     3.675 r  conv/add000084/reg_out_reg[21]_i_156/O[5]
                         net (fo=1, estimated)        0.402     4.077    conv/add000084/reg_out_reg[21]_i_156_n_10
    SLICE_X127Y569       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     4.114 r  conv/add000084/reg_out[21]_i_93/O
                         net (fo=1, routed)           0.016     4.130    conv/add000084/reg_out[21]_i_93_n_0
    SLICE_X127Y569       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.247 r  conv/add000084/reg_out_reg[21]_i_67/CO[7]
                         net (fo=1, estimated)        0.052     4.299    conv/add000084/reg_out_reg[21]_i_67_n_0
    SLICE_X127Y570       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.355 r  conv/add000084/reg_out_reg[21]_i_66/O[0]
                         net (fo=1, estimated)        0.240     4.595    conv/add000084/reg_out_reg[21]_i_66_n_15
    SLICE_X127Y567       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.632 r  conv/add000084/reg_out[21]_i_44/O
                         net (fo=1, routed)           0.016     4.648    conv/add000084/reg_out[21]_i_44_n_0
    SLICE_X127Y567       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184     4.832 r  conv/add000084/reg_out_reg[21]_i_32/CO[3]
                         net (fo=1, estimated)        0.225     5.057    conv/add000084/reg_out_reg[21]_i_32_n_4
    SLICE_X127Y562       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.108 r  conv/add000084/reg_out[21]_i_16/O
                         net (fo=1, routed)           0.025     5.133    conv/add000084/reg_out[21]_i_16_n_0
    SLICE_X127Y562       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[4])
                                                      0.159     5.292 r  conv/add000084/reg_out_reg[21]_i_9/CO[4]
                         net (fo=2, estimated)        0.237     5.529    conv/add000084/reg_out_reg[21]_i_9_n_3
    SLICE_X126Y557       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.579 r  conv/add000084/reg_out[21]_i_10/O
                         net (fo=1, routed)           0.009     5.588    conv/add000084/reg_out[21]_i_10_n_0
    SLICE_X126Y557       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.154     5.742 r  conv/add000084/reg_out_reg[21]_i_3/CO[4]
                         net (fo=2, estimated)        0.243     5.985    conv/add000084/reg_out[21]_i_13_0[0]
    SLICE_X126Y554       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[5])
                                                      0.080     6.065 r  conv/add000084/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.191     6.256    reg_out/a[21]
    SLICE_X122Y554       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.292 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.265     6.557    reg_out/reg_out[21]_i_1_n_0
    SLICE_X124Y554       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, estimated)     0.983     5.639    reg_out/clk_IBUF_BUFG
    SLICE_X124Y554       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.367     6.006    
                         clock uncertainty           -0.035     5.970    
    SLICE_X124Y554       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     5.896    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.896    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                 -0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.076ns  (arrival time - required time)
  Source:                 demux/genblk1[84].z_reg[84][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[84].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.955ns (routing 0.190ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.210ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, estimated)     0.955     1.611    demux/clk_IBUF_BUFG
    SLICE_X130Y539       FDRE                                         r  demux/genblk1[84].z_reg[84][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y539       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.669 r  demux/genblk1[84].z_reg[84][7]/Q
                         net (fo=1, estimated)        0.131     1.800    genblk1[84].reg_in/D[7]
    SLICE_X129Y543       FDRE                                         r  genblk1[84].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1406, estimated)     1.180     2.126    genblk1[84].reg_in/clk_IBUF_BUFG
    SLICE_X129Y543       FDRE                                         r  genblk1[84].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.311     1.815    
    SLICE_X129Y543       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.875    genblk1[84].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                 -0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y519  demux/sel_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X129Y543  demux/genblk1[25].z_reg[25][2]/C



