Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 12 00:19:55 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.321        0.000                      0                  115        0.147        0.000                      0                  115       41.160        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.321        0.000                      0                  115        0.147        0.000                      0                  115       41.160        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/bit_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[1]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[2]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[4]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[5]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.321ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.145ns (27.106%)  route 3.079ns (72.894%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     9.365    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[6]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X40Y28         FDSE (Setup_fdse_C_S)       -0.732    87.687    uart_reader/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         87.687    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 78.321    

Slack (MET) :             78.527ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.145ns (27.831%)  route 2.969ns (72.169%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 88.182 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.841     8.552    uart_reader/etu_full__10
    SLICE_X41Y27         LUT4 (Prop_lut4_I1_O)        0.149     8.701 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.554     9.255    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504    88.182    uart_reader/pio40_OBUF_BUFG
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism              0.272    88.454    
                         clock uncertainty           -0.035    88.419    
    SLICE_X39Y28         FDSE (Setup_fdse_C_S)       -0.637    87.782    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 78.527    

Slack (MET) :             78.907ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.120ns (29.137%)  route 2.724ns (70.863%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 88.179 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.432     8.143    uart_reader/etu_full__10
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.267 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.717     8.985    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y26         FDRE                                         r  uart_reader/etu_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    88.179    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  uart_reader/etu_cnt_reg[10]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.524    87.892    uart_reader/etu_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         87.892    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 78.907    

Slack (MET) :             78.907ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.120ns (29.137%)  route 2.724ns (70.863%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 88.179 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.141    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  uart_reader/etu_cnt_reg[8]/Q
                         net (fo=3, routed)           1.138     6.797    uart_reader/etu_cnt_reg_n_0_[8]
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.152     6.949 r  uart_reader/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.436     7.385    uart_reader/FSM_onehot_state[2]_i_10_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.326     7.711 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=10, routed)          0.432     8.143    uart_reader/etu_full__10
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.267 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.717     8.985    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y26         FDRE                                         r  uart_reader/etu_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    88.179    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  uart_reader/etu_cnt_reg[11]/C
                         clock pessimism              0.272    88.451    
                         clock uncertainty           -0.035    88.416    
    SLICE_X40Y26         FDRE (Setup_fdre_C_R)       -0.524    87.892    uart_reader/etu_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         87.892    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 78.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.483    pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  delay_input_reg/Q
                         net (fo=4, routed)           0.081     1.705    lauch_dff/pio48_OBUF
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.998    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.075     1.558    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    uart_reader/pio40_OBUF_BUFG
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.108     1.722    uart_reader/rx_data_out[0]
    SLICE_X38Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.767 r  uart_reader/en_i_1/O
                         net (fo=1, routed)           0.000     1.767    uart_reader_n_1
    SLICE_X38Y28         FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.986    pio40_OBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  en_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.091     1.577    en_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_reader/data_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    uart_reader/pio40_OBUF_BUFG
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  uart_reader/data_out_reg[0]/Q
                         net (fo=2, routed)           0.109     1.723    uart_reader/rx_data_out[0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     1.768    uart_reader_n_0
    SLICE_X38Y28         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.986    pio40_OBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  state_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.092     1.578    state_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.895%)  route 0.130ns (41.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_reader/bit_cnt_reg[2]/Q
                         net (fo=3, routed)           0.130     1.744    uart_reader/bit_cnt_reg_n_0_[2]
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  uart_reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    uart_reader/FSM_onehot_state[2]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.985    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.091     1.577    uart_reader/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            lauch_dff/q_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.887%)  route 0.142ns (50.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.483    pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  delay_input_reg/Q
                         net (fo=4, routed)           0.142     1.765    lauch_dff/pio48_OBUF
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.864     1.998    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg_lopt_replica/C
                         clock pessimism             -0.515     1.483    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.066     1.549    lauch_dff/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_reader/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.314%)  route 0.133ns (41.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_reader/bit_cnt_reg[1]/Q
                         net (fo=3, routed)           0.133     1.747    uart_reader/bit_cnt_reg_n_0_[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.986    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.092     1.565    uart_reader/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.237%)  route 0.170ns (47.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    pio40_OBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  en_reg/Q
                         net (fo=22, routed)          0.170     1.784    uart_writer/en
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  uart_writer/etu_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart_writer/etu_cnt[7]_i_1_n_0
    SLICE_X37Y27         FDRE                                         r  uart_writer/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.984    uart_writer/pio40_OBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  uart_writer/etu_cnt_reg[7]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.092     1.598    uart_writer/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.318%)  route 0.156ns (45.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.472    uart_writer/pio40_OBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.156     1.769    uart_writer/state__0[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.814 r  uart_writer/etu_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    uart_writer/etu_cnt[5]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_writer/etu_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.984    uart_writer/pio40_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/etu_cnt_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091     1.576    uart_writer/etu_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.160%)  route 0.157ns (45.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.582     1.472    uart_writer/pio40_OBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.157     1.770    uart_writer/state__0[0]
    SLICE_X35Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.815 r  uart_writer/etu_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.815    uart_writer/etu_cnt[8]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  uart_writer/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.850     1.984    uart_writer/pio40_OBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  uart_writer/etu_cnt_reg[8]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092     1.577    uart_writer/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_reader/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.692%)  route 0.167ns (47.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.581     1.471    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart_reader/FSM_onehot_state_reg[1]/Q
                         net (fo=17, routed)          0.167     1.779    uart_reader/FSM_onehot_state_reg_n_0_[1]
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.983    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.092     1.563    uart_reader/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  pio40_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y45   delay_input_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y28   en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y28   state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y45   lauch_dff/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y45   lauch_dff/q_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y26   uart_reader/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y26   uart_reader/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X41Y27   uart_reader/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X40Y28   uart_reader/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   delay_input_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   delay_input_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y28   en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y28   en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y28   state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y28   state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   lauch_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   lauch_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   lauch_dff/q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X41Y45   lauch_dff/q_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   delay_input_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   delay_input_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y28   en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y28   en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y28   state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y28   state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   lauch_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   lauch_dff/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   lauch_dff/q_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X41Y45   lauch_dff/q_reg_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.021ns  (logic 5.119ns (51.085%)  route 4.902ns (48.915%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966    45.091    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.187 f  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          2.936    48.123    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    51.681 f  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    51.681    pio40
    C5                                                                f  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.972ns (53.041%)  route 3.516ns (46.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.617     5.144    uart_writer/pio40_OBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.516     9.116    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.632 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.632    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 4.100ns (56.339%)  route 3.177ns (43.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.161    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.419     5.580 r  lauch_dff/q_reg/Q
                         net (fo=1, routed)           3.177     8.757    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.681    12.438 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000    12.438    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 3.966ns (59.284%)  route 2.724ns (40.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.161    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.617 r  lauch_dff/q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.724     8.341    lopt
    L1                   OBUF (Prop_obuf_I_O)         3.510    11.850 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000    11.850    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.989ns (68.034%)  route 1.874ns (31.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.634     5.161    pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.456     5.617 r  delay_input_reg/Q
                         net (fo=4, routed)           1.874     7.491    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533    11.024 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000    11.024    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.985ns (70.310%)  route 1.683ns (29.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.620     5.147    pio40_OBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  state_reg/Q
                         net (fo=2, routed)           1.683     7.286    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529    10.815 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.815    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.518ns (52.421%)  route 1.377ns (47.579%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.746     1.637    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     2.895 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     2.895    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.371ns (80.276%)  route 0.337ns (19.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    pio40_OBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  state_reg/Q
                         net (fo=2, routed)           0.337     1.951    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.230     3.181 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.181    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.374ns (76.210%)  route 0.429ns (23.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.483    pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  delay_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  delay_input_reg/Q
                         net (fo=4, routed)           0.429     2.053    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.233     3.286 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     3.286    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.352ns (62.832%)  route 0.800ns (37.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.483    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  lauch_dff/q_reg_lopt_replica/Q
                         net (fo=1, routed)           0.800     2.423    lopt
    L1                   OBUF (Prop_obuf_I_O)         1.211     3.634 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     3.634    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.365ns  (logic 1.389ns (58.725%)  route 0.976ns (41.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.593     1.483    lauch_dff/pio40_OBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  lauch_dff/q_reg/Q
                         net (fo=1, routed)           0.976     2.587    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.261     3.848 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.848    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.659ns  (logic 1.358ns (51.062%)  route 1.301ns (48.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.583     1.473    uart_writer/pio40_OBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.301     2.915    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.132 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.132    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.463ns  (logic 1.933ns (29.917%)  route 4.529ns (70.083%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.709     5.161    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.154     5.315 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.821     6.136    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.327     6.463 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.463    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.295ns  (logic 1.933ns (30.716%)  route 4.361ns (69.284%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.709     5.161    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT2 (Prop_lut2_I1_O)        0.154     5.315 r  uart_reader/bit_cnt[2]_i_2/O
                         net (fo=2, routed)           0.653     5.968    uart_reader/bit_cnt[2]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.327     6.295 r  uart_reader/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.295    uart_reader/bit_cnt[1]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/bit_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.602ns (26.811%)  route 4.374ns (73.189%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.664     5.977    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y28         FDSE                                         r  uart_reader/data_out_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.867ns  (logic 1.602ns (27.314%)  route 4.264ns (72.686%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           3.711     5.163    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT4 (Prop_lut4_I2_O)        0.150     5.313 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.554     5.867    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          1.504     4.852    uart_reader/pio40_OBUF_BUFG
    SLICE_X39Y28         FDSE                                         r  uart_reader/data_out_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.689ns  (logic 0.266ns (15.719%)  route 1.424ns (84.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.424     1.644    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.689 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.689    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.983    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.266ns (13.727%)  route 1.669ns (86.273%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.541     1.761    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.128     1.934    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.985    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[13]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.266ns (13.727%)  route 1.669ns (86.273%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.541     1.761    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.128     1.934    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.985    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  uart_reader/etu_cnt_reg[14]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.937ns  (logic 0.266ns (13.711%)  route 1.671ns (86.289%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.671     1.892    uart_reader/uart_rx_IBUF
    SLICE_X41Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.937    uart_reader/data_out[7]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.985    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  uart_reader/data_out_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.941ns  (logic 0.311ns (16.001%)  route 1.630ns (83.999%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.447     1.668    uart_reader/uart_rx_IBUF
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.713 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.183     1.896    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.941 r  uart_reader/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.941    uart_reader/bit_cnt[2]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.852     1.986    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  uart_reader/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.949ns  (logic 0.311ns (15.933%)  route 1.638ns (84.067%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.447     1.668    uart_reader/uart_rx_IBUF
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.713 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.191     1.904    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.949 r  uart_reader/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    uart_reader/FSM_onehot_state[2]_i_1_n_0
    SLICE_X41Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.985    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  uart_reader/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.958ns  (logic 0.311ns (15.858%)  route 1.648ns (84.142%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.447     1.668    uart_reader/uart_rx_IBUF
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.713 r  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=4, routed)           0.200     1.913    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.958 r  uart_reader/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    uart_reader/FSM_onehot_state[1]_i_1_n_0
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.849     1.983    uart_reader/pio40_OBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.028%)  route 1.773ns (86.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.541     1.761    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.232     2.038    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.982    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.028%)  route 1.773ns (86.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.541     1.761    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.232     2.038    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.982    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.038ns  (logic 0.266ns (13.028%)  route 1.773ns (86.972%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  uart_rx_IBUF_inst/O
                         net (fo=8, routed)           1.541     1.761    uart_reader/uart_rx_IBUF
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  uart_reader/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.232     2.038    uart_reader/etu_cnt[14]_i_1__0_n_0
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  pio40_OBUF_BUFG_inst/O
                         net (fo=66, routed)          0.848     1.982    uart_reader/pio40_OBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C





