example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out ) {
  
    // assign a and b to out
  
    out = a && b;
}

================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a && b;

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a, 
    input b, 
    output out );

// design the module
and_gate( 
    input a
================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
    {
        // write your code here
    }

================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a & b;

// Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    assign out = a | b;

// Design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    assign out = ~( a & b );

// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out
    assign out = ~( a | b );

// Design a module that implements a
================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    assign out = a and b;


================================================================
