{"Source Block": ["hdl/projects/ad9265_fmc/zc706/system_top.v@99:109@HdlStmAssign", "wire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\n"], "Clone Blocks": [["hdl/projects/ad9081_fmca_ebz/vcu128/system_top.v@196:206", "  );\n  // spi\n\n  assign spi0_csb   = spi_csn[0];\n  assign spi0_mosi  = spi_mosi;\n  assign spi0_sclk  = spi_clk;\n\n  assign spi1_csb   = spi_csn[1];\n  assign spi1_sclk  = spi_clk;\n\n  assign spi_miso = ~spi_csn[0] ? spi0_miso :\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@99:109", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n"], ["hdl/projects/ad9083_evb/zcu102/system_top.v@93:103", "\n  assign spi_csn_adc = spi0_csn[0];\n  assign spi_csn_clk = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  IBUFDS IBUFDS_inst (\n    .O(rx_ref_core_clk0_s),\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@105:115", "  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  ad_iobuf #(.DATA_WIDTH(15)) i_iobuf_bd (\n"], ["hdl/projects/ad9083_evb/zcu102/system_top.v@92:102", "  assign gpio_bd_o = gpio_o[7:0];\n\n  assign spi_csn_adc = spi0_csn[0];\n  assign spi_csn_clk = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  IBUFDS IBUFDS_inst (\n"], ["hdl/projects/ad9081_fmca_ebz/vcu128/system_top.v@198:208", "\n  assign spi0_csb   = spi_csn[0];\n  assign spi0_mosi  = spi_mosi;\n  assign spi0_sclk  = spi_clk;\n\n  assign spi1_csb   = spi_csn[1];\n  assign spi1_sclk  = spi_clk;\n\n  assign spi_miso = ~spi_csn[0] ? spi0_miso :\n                    ~spi_csn[1] ? spi1_miso : 1'b0;\n\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@98:108", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@102:112", "  wire            spi1_mosi;\n  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@103:113", "  wire            spi1_miso;\n\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/adaq8092_fmc/zed/system_top.v@128:138", "  wire    [ 1:0]  iic_mux_sda_o_s;\n  wire            iic_mux_sda_t_s;\n  \n  // instantiations\n  \n  assign spi_csn    = spi0_csn[0];\n  assign spi_clk    = spi0_clk;\n  assign spi_mosi   = spi0_mosi;\n  assign spi0_miso  = spi_miso;\n\n  assign gpio_i[32] = adc_par_ser;\n"], ["hdl/projects/ad9739a_fmc/zc706/system_top.v@104:114", "\n  // assignments\n\n  assign spi_csn_clk = spi0_csn[0];\n  assign spi_csn_dac = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@100:110", "  wire            spi1_miso;\n  wire            rx_clk;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n"], ["hdl/projects/m2k/standalone/system_top.v@98:108", "  wire    [ 1:0]  spi0_csn;\n  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n\n  assign ad9963_csn = spi0_csn[0];\n  assign adf4360_cs = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@100:110", "wire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\nassign spi_clk = spi0_clk;\nassign spi_mosi = spi0_mosi;\nassign spi0_miso = spi_miso;\n\nad_iobuf #(.DATA_WIDTH(15)) iobuf_gpio_bd (\n"], ["hdl/projects/ad9081_fmca_ebz/vcu118/system_top.v@209:219", "  );\n  // spi\n\n  assign spi0_csb   = spi_csn[0];\n  assign spi0_mosi  = spi_mosi;\n  assign spi0_sclk  = spi_clk;\n\n  assign spi1_csb   = spi_csn[1];\n  assign spi1_sclk  = spi_clk;\n\n  assign spi_miso = ~spi_csn[0] ? spi0_miso :\n"], ["hdl/projects/ad9081_fmca_ebz/vcu118/system_top.v@211:221", "\n  assign spi0_csb   = spi_csn[0];\n  assign spi0_mosi  = spi_mosi;\n  assign spi0_sclk  = spi_clk;\n\n  assign spi1_csb   = spi_csn[1];\n  assign spi1_sclk  = spi_clk;\n\n  assign spi_miso = ~spi_csn[0] ? spi0_miso :\n                    ~spi_csn[1] ? spi1_miso : 1'b0;\n\n"], ["hdl/projects/m2k/standalone/system_top.v@99:109", "  wire            spi0_clk;\n  wire            spi0_mosi;\n  wire            spi0_miso;\n\n  assign ad9963_csn = spi0_csn[0];\n  assign adf4360_cs = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n"], ["hdl/projects/m2k/standalone/system_top.v@100:110", "  wire            spi0_mosi;\n  wire            spi0_miso;\n\n  assign ad9963_csn = spi0_csn[0];\n  assign adf4360_cs = spi0_csn[1];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n  assign spi0_miso = spi_miso;\n\n  // instantiations\n\n"], ["hdl/projects/ad9265_fmc/zc706/system_top.v@95:105", "wire            spi0_mosi;\nwire            spi0_miso;\nwire    [ 2:0]  spi1_csn;\nwire            spi1_clk;\nwire            spi1_mosi;\nwire            spi1_miso;\n\n// instantiations\n\nassign spi_csn_adc = spi0_csn[0];\nassign spi_csn_clk = spi0_csn[1];\n"]], "Diff Content": {"Delete": [[104, "assign spi_csn_adc = spi0_csn[0];\n"]], "Add": []}}