|systemB
writemem <= ctrlunit:inst3.WriteMem
flagin[0] <= myALU:inst.ZERO
flagin[1] <= myALU:inst.carry_out
flagout[0] <= Flag:inst6.Flagout[0]
flagout[1] <= Flag:inst6.Flagout[1]
flagout[2] <= Flag:inst6.Flagout[2]
flagout[3] <= Flag:inst6.Flagout[3]
flagout[4] <= Flag:inst6.Flagout[4]
flagout[5] <= Flag:inst6.Flagout[5]
flagout[6] <= Flag:inst6.Flagout[6]
flagout[7] <= Flag:inst6.Flagout[7]
CLK => Flag:inst6.CLK
CLK => reg4_8:inst14.CLK
CLK => myram_256_8:inst16.clock
CLK => inst7.IN0
CLK => waitAclock:inst22.clk_in
CLK => IO_hold:inst19.clk
CLK => Translator:inst13.clk
CLK => NixieScan:inst8.clk
RST => Flag:inst6.Reset
RST => inst4.IN0
RST => instrconunit:inst1.reset
RST => IO_hold:inst19.reset
wrflag <= ctrlunit:inst3.WrFlag
cs[0] <= ctrlunit:inst3.ALUC[0]
cs[1] <= ctrlunit:inst3.ALUC[1]
cs[2] <= ctrlunit:inst3.ALUC[2]
cs[3] <= ctrlunit:inst3.ALUC[3]
Q1[0] <= reg4_8:inst14.Q1[0]
Q1[1] <= reg4_8:inst14.Q1[1]
Q1[2] <= reg4_8:inst14.Q1[2]
Q1[3] <= reg4_8:inst14.Q1[3]
Q1[4] <= reg4_8:inst14.Q1[4]
Q1[5] <= reg4_8:inst14.Q1[5]
Q1[6] <= reg4_8:inst14.Q1[6]
Q1[7] <= reg4_8:inst14.Q1[7]
reg_we <= ctrlunit:inst3.WriteReg
DI[0] <= lpm_mux1:inst11.result[0]
DI[1] <= lpm_mux1:inst11.result[1]
DI[2] <= lpm_mux1:inst11.result[2]
DI[3] <= lpm_mux1:inst11.result[3]
DI[4] <= lpm_mux1:inst11.result[4]
DI[5] <= lpm_mux1:inst11.result[5]
DI[6] <= lpm_mux1:inst11.result[6]
DI[7] <= lpm_mux1:inst11.result[7]
memtoreg <= ctrlunit:inst3.MemToReg
S[0] <= myALU:inst.RESULT[0]
S[1] <= myALU:inst.RESULT[1]
S[2] <= myALU:inst.RESULT[2]
S[3] <= myALU:inst.RESULT[3]
S[4] <= myALU:inst.RESULT[4]
S[5] <= myALU:inst.RESULT[5]
S[6] <= myALU:inst.RESULT[6]
S[7] <= myALU:inst.RESULT[7]
ram[0] <= lpm_mux1:inst12.result[0]
ram[1] <= lpm_mux1:inst12.result[1]
ram[2] <= lpm_mux1:inst12.result[2]
ram[3] <= lpm_mux1:inst12.result[3]
ram[4] <= lpm_mux1:inst12.result[4]
ram[5] <= lpm_mux1:inst12.result[5]
ram[6] <= lpm_mux1:inst12.result[6]
ram[7] <= lpm_mux1:inst12.result[7]
Q2[0] <= reg4_8:inst14.Q2[0]
Q2[1] <= reg4_8:inst14.Q2[1]
Q2[2] <= reg4_8:inst14.Q2[2]
Q2[3] <= reg4_8:inst14.Q2[3]
Q2[4] <= reg4_8:inst14.Q2[4]
Q2[5] <= reg4_8:inst14.Q2[5]
Q2[6] <= reg4_8:inst14.Q2[6]
Q2[7] <= reg4_8:inst14.Q2[7]
instr[0] <= lpm_rom_256_16:inst18.q[0]
instr[1] <= lpm_rom_256_16:inst18.q[1]
instr[2] <= lpm_rom_256_16:inst18.q[2]
instr[3] <= lpm_rom_256_16:inst18.q[3]
instr[4] <= lpm_rom_256_16:inst18.q[4]
instr[5] <= lpm_rom_256_16:inst18.q[5]
instr[6] <= lpm_rom_256_16:inst18.q[6]
instr[7] <= lpm_rom_256_16:inst18.q[7]
instr[8] <= lpm_rom_256_16:inst18.q[8]
instr[9] <= lpm_rom_256_16:inst18.q[9]
instr[10] <= lpm_rom_256_16:inst18.q[10]
instr[11] <= lpm_rom_256_16:inst18.q[11]
instr[12] <= lpm_rom_256_16:inst18.q[12]
instr[13] <= lpm_rom_256_16:inst18.q[13]
instr[14] <= lpm_rom_256_16:inst18.q[14]
instr[15] <= lpm_rom_256_16:inst18.q[15]
pc[0] <= instrconunit:inst1.PC[0]
pc[1] <= instrconunit:inst1.PC[1]
pc[2] <= instrconunit:inst1.PC[2]
pc[3] <= instrconunit:inst1.PC[3]
pc[4] <= instrconunit:inst1.PC[4]
pc[5] <= instrconunit:inst1.PC[5]
pc[6] <= instrconunit:inst1.PC[6]
pc[7] <= instrconunit:inst1.PC[7]
branch <= ctrlunit:inst3.branch
jump <= ctrlunit:inst3.jump
ND[0] <= lpm_mux2:inst20.result[0]
ND[1] <= lpm_mux2:inst20.result[1]
ND[2] <= <GND>
ND[3] <= <GND>
ND[4] <= <GND>
ND[5] <= <GND>
ND[6] <= <GND>
ND[7] <= <GND>
regdes <= ctrlunit:inst3.RegDes
ALUSRCB <= ctrlunit:inst3.ALUSRCB
sign <= Decoder:inst2.sign
data_inH[0] <= IO_hold:inst19.data_inH[0]
data_inH[1] <= IO_hold:inst19.data_inH[1]
data_inH[2] <= IO_hold:inst19.data_inH[2]
data_inH[3] <= IO_hold:inst19.data_inH[3]
data_inH[4] <= IO_hold:inst19.data_inH[4]
data_inH[5] <= IO_hold:inst19.data_inH[5]
data_inH[6] <= IO_hold:inst19.data_inH[6]
data_inH[7] <= IO_hold:inst19.data_inH[7]
data_inL[0] <= IO_hold:inst19.data_inL[0]
data_inL[1] <= IO_hold:inst19.data_inL[1]
data_inL[2] <= IO_hold:inst19.data_inL[2]
data_inL[3] <= IO_hold:inst19.data_inL[3]
data_inL[4] <= IO_hold:inst19.data_inL[4]
data_inL[5] <= IO_hold:inst19.data_inL[5]
data_inL[6] <= IO_hold:inst19.data_inL[6]
data_inL[7] <= IO_hold:inst19.data_inL[7]
data_out[0] <= Translator:inst13.data_out[0]
data_out[1] <= Translator:inst13.data_out[1]
data_out[2] <= Translator:inst13.data_out[2]
data_out[3] <= Translator:inst13.data_out[3]
data_out[4] <= Translator:inst13.data_out[4]
data_out[5] <= Translator:inst13.data_out[5]
data_out[6] <= Translator:inst13.data_out[6]
data_out[7] <= Translator:inst13.data_out[7]
IO0[0] <= IO_PORT:inst5.IO0[0]
IO0[1] <= IO_PORT:inst5.IO0[1]
IO0[2] <= IO_PORT:inst5.IO0[2]
IO0[3] <= IO_PORT:inst5.IO0[3]
IO0[4] <= IO_PORT:inst5.IO0[4]
IO0[5] <= IO_PORT:inst5.IO0[5]
IO0[6] <= IO_PORT:inst5.IO0[6]
IO0[7] <= IO_PORT:inst5.IO0[7]
IO1[0] <= IO_PORT:inst5.IO1[0]
IO1[1] <= IO_PORT:inst5.IO1[1]
IO1[2] <= IO_PORT:inst5.IO1[2]
IO1[3] <= IO_PORT:inst5.IO1[3]
IO1[4] <= IO_PORT:inst5.IO1[4]
IO1[5] <= IO_PORT:inst5.IO1[5]
IO1[6] <= IO_PORT:inst5.IO1[6]
IO1[7] <= IO_PORT:inst5.IO1[7]
N1[0] <= lpm_rom_256_16:inst18.q[10]
N1[1] <= lpm_rom_256_16:inst18.q[11]
N2[0] <= lpm_rom_256_16:inst18.q[8]
N2[1] <= lpm_rom_256_16:inst18.q[9]
num_C0[0] <= Decoder:inst2.num_C0[0]
num_C0[1] <= Decoder:inst2.num_C0[1]
num_C0[2] <= Decoder:inst2.num_C0[2]
num_C0[3] <= Decoder:inst2.num_C0[3]
num_C1[0] <= Decoder:inst2.num_C1[0]
num_C1[1] <= Decoder:inst2.num_C1[1]
num_C1[2] <= Decoder:inst2.num_C1[2]
num_C1[3] <= Decoder:inst2.num_C1[3]
num_C2[0] <= Decoder:inst2.num_C2[0]
num_C2[1] <= Decoder:inst2.num_C2[1]
num_C2[2] <= Decoder:inst2.num_C2[2]
num_C2[3] <= Decoder:inst2.num_C2[3]
num_C3[0] <= Decoder:inst2.num_C3[0]
num_C3[1] <= Decoder:inst2.num_C3[1]
num_C3[2] <= Decoder:inst2.num_C3[2]
num_C3[3] <= Decoder:inst2.num_C3[3]
result[0] <= lpm_mux1:inst10.result[0]
result[1] <= lpm_mux1:inst10.result[1]
result[2] <= lpm_mux1:inst10.result[2]
result[3] <= lpm_mux1:inst10.result[3]
result[4] <= lpm_mux1:inst10.result[4]
result[5] <= lpm_mux1:inst10.result[5]
result[6] <= lpm_mux1:inst10.result[6]
result[7] <= lpm_mux1:inst10.result[7]
seg_sel[0] <= NixieScan:inst8.seg_sel[0]
seg_sel[1] <= NixieScan:inst8.seg_sel[1]
seg_sel[2] <= NixieScan:inst8.seg_sel[2]
seg_sel[3] <= NixieScan:inst8.seg_sel[3]


|systemB|ctrlunit:inst3
OP[0] => Equal0.IN3
OP[0] => Equal1.IN0
OP[0] => Equal2.IN3
OP[0] => Equal3.IN1
OP[0] => Equal4.IN3
OP[0] => Equal5.IN1
OP[0] => Equal6.IN3
OP[0] => Equal7.IN2
OP[0] => Equal8.IN3
OP[0] => Equal9.IN1
OP[0] => Equal10.IN3
OP[0] => Equal11.IN2
OP[0] => Equal12.IN3
OP[0] => Equal13.IN2
OP[0] => Equal14.IN3
OP[0] => Equal15.IN3
OP[1] => Equal0.IN2
OP[1] => Equal1.IN3
OP[1] => Equal2.IN0
OP[1] => Equal3.IN0
OP[1] => Equal4.IN1
OP[1] => Equal5.IN3
OP[1] => Equal6.IN2
OP[1] => Equal7.IN1
OP[1] => Equal8.IN2
OP[1] => Equal9.IN3
OP[1] => Equal10.IN1
OP[1] => Equal11.IN1
OP[1] => Equal12.IN2
OP[1] => Equal13.IN3
OP[1] => Equal14.IN2
OP[1] => Equal15.IN2
OP[2] => Equal0.IN1
OP[2] => Equal1.IN2
OP[2] => Equal2.IN2
OP[2] => Equal3.IN3
OP[2] => Equal4.IN0
OP[2] => Equal5.IN0
OP[2] => Equal6.IN0
OP[2] => Equal7.IN0
OP[2] => Equal8.IN1
OP[2] => Equal9.IN2
OP[2] => Equal10.IN2
OP[2] => Equal11.IN3
OP[2] => Equal12.IN1
OP[2] => Equal13.IN1
OP[2] => Equal14.IN1
OP[2] => Equal15.IN1
OP[3] => Equal0.IN0
OP[3] => Equal1.IN1
OP[3] => Equal2.IN1
OP[3] => Equal3.IN2
OP[3] => Equal4.IN2
OP[3] => Equal5.IN2
OP[3] => Equal6.IN1
OP[3] => Equal7.IN3
OP[3] => Equal8.IN0
OP[3] => Equal9.IN0
OP[3] => Equal10.IN0
OP[3] => Equal11.IN0
OP[3] => Equal12.IN0
OP[3] => Equal13.IN0
OP[3] => Equal14.IN0
OP[3] => Equal15.IN0
zero => branch.DATAB
zero => branch.DATAB
jump <= jump$latch.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[0] <= ALUC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[1] <= ALUC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[2] <= ALUC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUC[3] <= ALUC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALUSRCB <= ALUSRCB$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteMem <= WriteMem$latch.DB_MAX_OUTPUT_PORT_TYPE
WriteReg <= WriteReg$latch.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg$latch.DB_MAX_OUTPUT_PORT_TYPE
RegDes <= RegDes$latch.DB_MAX_OUTPUT_PORT_TYPE
WrFlag <= WrFlag$latch.DB_MAX_OUTPUT_PORT_TYPE


|systemB|myALU:inst
ALUOP[0] => Equal0.IN3
ALUOP[0] => Equal1.IN0
ALUOP[0] => Equal2.IN3
ALUOP[0] => Equal3.IN1
ALUOP[0] => Equal4.IN3
ALUOP[0] => Equal5.IN1
ALUOP[0] => Equal6.IN3
ALUOP[0] => Equal7.IN3
ALUOP[1] => Equal0.IN2
ALUOP[1] => Equal1.IN3
ALUOP[1] => Equal2.IN0
ALUOP[1] => Equal3.IN0
ALUOP[1] => Equal4.IN2
ALUOP[1] => Equal5.IN3
ALUOP[1] => Equal6.IN1
ALUOP[1] => Equal7.IN2
ALUOP[2] => Equal0.IN1
ALUOP[2] => Equal1.IN2
ALUOP[2] => Equal2.IN2
ALUOP[2] => Equal3.IN3
ALUOP[2] => Equal4.IN0
ALUOP[2] => Equal5.IN0
ALUOP[2] => Equal6.IN0
ALUOP[2] => Equal7.IN1
ALUOP[3] => Equal0.IN0
ALUOP[3] => Equal1.IN1
ALUOP[3] => Equal2.IN1
ALUOP[3] => Equal3.IN2
ALUOP[3] => Equal4.IN1
ALUOP[3] => Equal5.IN2
ALUOP[3] => Equal6.IN2
ALUOP[3] => Equal7.IN0
carry_in => Add1.IN16
carry_in => Add3.IN64
DATA_A[0] => RESULT.IN0
DATA_A[0] => RESULT.IN0
DATA_A[0] => Add0.IN8
DATA_A[0] => LessThan1.IN8
DATA_A[0] => Add2.IN16
DATA_A[0] => Mult0.IN7
DATA_A[1] => RESULT.IN0
DATA_A[1] => RESULT.IN0
DATA_A[1] => Add0.IN7
DATA_A[1] => LessThan1.IN7
DATA_A[1] => Add2.IN15
DATA_A[1] => Mult0.IN6
DATA_A[2] => RESULT.IN0
DATA_A[2] => RESULT.IN0
DATA_A[2] => Add0.IN6
DATA_A[2] => LessThan1.IN6
DATA_A[2] => Add2.IN14
DATA_A[2] => Mult0.IN5
DATA_A[3] => RESULT.IN0
DATA_A[3] => RESULT.IN0
DATA_A[3] => Add0.IN5
DATA_A[3] => LessThan1.IN5
DATA_A[3] => Add2.IN13
DATA_A[3] => Mult0.IN4
DATA_A[4] => RESULT.IN0
DATA_A[4] => RESULT.IN0
DATA_A[4] => Add0.IN4
DATA_A[4] => LessThan1.IN4
DATA_A[4] => Add2.IN12
DATA_A[4] => Mult0.IN3
DATA_A[5] => RESULT.IN0
DATA_A[5] => RESULT.IN0
DATA_A[5] => Add0.IN3
DATA_A[5] => LessThan1.IN3
DATA_A[5] => Add2.IN11
DATA_A[5] => Mult0.IN2
DATA_A[6] => RESULT.IN0
DATA_A[6] => RESULT.IN0
DATA_A[6] => Add0.IN2
DATA_A[6] => LessThan1.IN2
DATA_A[6] => Add2.IN10
DATA_A[6] => Mult0.IN1
DATA_A[7] => RESULT.IN0
DATA_A[7] => RESULT.IN0
DATA_A[7] => Add0.IN1
DATA_A[7] => LessThan1.IN1
DATA_A[7] => Add2.IN9
DATA_A[7] => Mult0.IN0
DATA_B[0] => RESULT.IN1
DATA_B[0] => RESULT.IN1
DATA_B[0] => Add0.IN16
DATA_B[0] => LessThan1.IN16
DATA_B[0] => Mult0.IN15
DATA_B[0] => Add2.IN8
DATA_B[1] => RESULT.IN1
DATA_B[1] => RESULT.IN1
DATA_B[1] => Add0.IN15
DATA_B[1] => LessThan1.IN15
DATA_B[1] => Mult0.IN14
DATA_B[1] => Add2.IN7
DATA_B[2] => RESULT.IN1
DATA_B[2] => RESULT.IN1
DATA_B[2] => Add0.IN14
DATA_B[2] => LessThan1.IN14
DATA_B[2] => Mult0.IN13
DATA_B[2] => Add2.IN6
DATA_B[3] => RESULT.IN1
DATA_B[3] => RESULT.IN1
DATA_B[3] => Add0.IN13
DATA_B[3] => LessThan1.IN13
DATA_B[3] => Mult0.IN12
DATA_B[3] => Add2.IN5
DATA_B[4] => RESULT.IN1
DATA_B[4] => RESULT.IN1
DATA_B[4] => Add0.IN12
DATA_B[4] => LessThan1.IN12
DATA_B[4] => Mult0.IN11
DATA_B[4] => Add2.IN4
DATA_B[5] => RESULT.IN1
DATA_B[5] => RESULT.IN1
DATA_B[5] => Add0.IN11
DATA_B[5] => LessThan1.IN11
DATA_B[5] => Mult0.IN10
DATA_B[5] => Add2.IN3
DATA_B[6] => RESULT.IN1
DATA_B[6] => RESULT.IN1
DATA_B[6] => Add0.IN10
DATA_B[6] => LessThan1.IN10
DATA_B[6] => Mult0.IN9
DATA_B[6] => Add2.IN2
DATA_B[7] => RESULT.IN1
DATA_B[7] => RESULT.IN1
DATA_B[7] => Add0.IN9
DATA_B[7] => LessThan1.IN9
DATA_B[7] => Mult0.IN8
DATA_B[7] => Add2.IN1
carry_out <= carry_out$latch.DB_MAX_OUTPUT_PORT_TYPE
ZERO <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= RESULT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|systemB|Flag:inst6
Flagin[0] => Flagout.DATAB
Flagin[1] => Flagout.DATAB
Flagin[2] => Flagout.DATAB
Flagin[3] => Flagout.DATAB
Flagin[4] => Flagout.DATAB
Flagin[5] => Flagout.DATAB
Flagin[6] => Flagout.DATAB
Flagin[7] => Flagout.DATAB
CLK => Flagout[0]~reg0.CLK
CLK => Flagout[1]~reg0.CLK
CLK => Flagout[2]~reg0.CLK
CLK => Flagout[3]~reg0.CLK
CLK => Flagout[4]~reg0.CLK
CLK => Flagout[5]~reg0.CLK
CLK => Flagout[6]~reg0.CLK
CLK => Flagout[7]~reg0.CLK
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
Reset => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
wrflag => Flagout.OUTPUTSELECT
Flagout[0] <= Flagout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[1] <= Flagout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[2] <= Flagout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[3] <= Flagout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[4] <= Flagout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[5] <= Flagout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[6] <= Flagout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flagout[7] <= Flagout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14
Q1[0] <= lpm_mux2_4_8:inst1.result[0]
Q1[1] <= lpm_mux2_4_8:inst1.result[1]
Q1[2] <= lpm_mux2_4_8:inst1.result[2]
Q1[3] <= lpm_mux2_4_8:inst1.result[3]
Q1[4] <= lpm_mux2_4_8:inst1.result[4]
Q1[5] <= lpm_mux2_4_8:inst1.result[5]
Q1[6] <= lpm_mux2_4_8:inst1.result[6]
Q1[7] <= lpm_mux2_4_8:inst1.result[7]
CLK => lpm_dff_8_en:inst6.clock
CLK => lpm_dff_8_en:inst7.clock
CLK => lpm_dff_8_en:inst8.clock
CLK => lpm_dff_8_en:inst9.clock
REG_WE => lpm_decode2_4:inst.enable
ND[0] => lpm_decode2_4:inst.data[0]
ND[1] => lpm_decode2_4:inst.data[1]
RESET => lpm_dff_8_en:inst6.aclr
RESET => lpm_dff_8_en:inst7.aclr
RESET => lpm_dff_8_en:inst8.aclr
RESET => lpm_dff_8_en:inst9.aclr
DI[0] => lpm_dff_8_en:inst6.data[0]
DI[0] => lpm_dff_8_en:inst7.data[0]
DI[0] => lpm_dff_8_en:inst8.data[0]
DI[0] => lpm_dff_8_en:inst9.data[0]
DI[1] => lpm_dff_8_en:inst6.data[1]
DI[1] => lpm_dff_8_en:inst7.data[1]
DI[1] => lpm_dff_8_en:inst8.data[1]
DI[1] => lpm_dff_8_en:inst9.data[1]
DI[2] => lpm_dff_8_en:inst6.data[2]
DI[2] => lpm_dff_8_en:inst7.data[2]
DI[2] => lpm_dff_8_en:inst8.data[2]
DI[2] => lpm_dff_8_en:inst9.data[2]
DI[3] => lpm_dff_8_en:inst6.data[3]
DI[3] => lpm_dff_8_en:inst7.data[3]
DI[3] => lpm_dff_8_en:inst8.data[3]
DI[3] => lpm_dff_8_en:inst9.data[3]
DI[4] => lpm_dff_8_en:inst6.data[4]
DI[4] => lpm_dff_8_en:inst7.data[4]
DI[4] => lpm_dff_8_en:inst8.data[4]
DI[4] => lpm_dff_8_en:inst9.data[4]
DI[5] => lpm_dff_8_en:inst6.data[5]
DI[5] => lpm_dff_8_en:inst7.data[5]
DI[5] => lpm_dff_8_en:inst8.data[5]
DI[5] => lpm_dff_8_en:inst9.data[5]
DI[6] => lpm_dff_8_en:inst6.data[6]
DI[6] => lpm_dff_8_en:inst7.data[6]
DI[6] => lpm_dff_8_en:inst8.data[6]
DI[6] => lpm_dff_8_en:inst9.data[6]
DI[7] => lpm_dff_8_en:inst6.data[7]
DI[7] => lpm_dff_8_en:inst7.data[7]
DI[7] => lpm_dff_8_en:inst8.data[7]
DI[7] => lpm_dff_8_en:inst9.data[7]
N1[0] => lpm_mux2_4_8:inst1.sel[0]
N1[1] => lpm_mux2_4_8:inst1.sel[1]
Q2[0] <= lpm_mux2_4_8:inst2.result[0]
Q2[1] <= lpm_mux2_4_8:inst2.result[1]
Q2[2] <= lpm_mux2_4_8:inst2.result[2]
Q2[3] <= lpm_mux2_4_8:inst2.result[3]
Q2[4] <= lpm_mux2_4_8:inst2.result[4]
Q2[5] <= lpm_mux2_4_8:inst2.result[5]
Q2[6] <= lpm_mux2_4_8:inst2.result[6]
Q2[7] <= lpm_mux2_4_8:inst2.result[7]
N2[0] => lpm_mux2_4_8:inst2.sel[0]
N2[1] => lpm_mux2_4_8:inst2.sel[1]


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst1
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component
data[0][0] => mux_vmc:auto_generated.data[0]
data[0][1] => mux_vmc:auto_generated.data[1]
data[0][2] => mux_vmc:auto_generated.data[2]
data[0][3] => mux_vmc:auto_generated.data[3]
data[0][4] => mux_vmc:auto_generated.data[4]
data[0][5] => mux_vmc:auto_generated.data[5]
data[0][6] => mux_vmc:auto_generated.data[6]
data[0][7] => mux_vmc:auto_generated.data[7]
data[1][0] => mux_vmc:auto_generated.data[8]
data[1][1] => mux_vmc:auto_generated.data[9]
data[1][2] => mux_vmc:auto_generated.data[10]
data[1][3] => mux_vmc:auto_generated.data[11]
data[1][4] => mux_vmc:auto_generated.data[12]
data[1][5] => mux_vmc:auto_generated.data[13]
data[1][6] => mux_vmc:auto_generated.data[14]
data[1][7] => mux_vmc:auto_generated.data[15]
data[2][0] => mux_vmc:auto_generated.data[16]
data[2][1] => mux_vmc:auto_generated.data[17]
data[2][2] => mux_vmc:auto_generated.data[18]
data[2][3] => mux_vmc:auto_generated.data[19]
data[2][4] => mux_vmc:auto_generated.data[20]
data[2][5] => mux_vmc:auto_generated.data[21]
data[2][6] => mux_vmc:auto_generated.data[22]
data[2][7] => mux_vmc:auto_generated.data[23]
data[3][0] => mux_vmc:auto_generated.data[24]
data[3][1] => mux_vmc:auto_generated.data[25]
data[3][2] => mux_vmc:auto_generated.data[26]
data[3][3] => mux_vmc:auto_generated.data[27]
data[3][4] => mux_vmc:auto_generated.data[28]
data[3][5] => mux_vmc:auto_generated.data[29]
data[3][6] => mux_vmc:auto_generated.data[30]
data[3][7] => mux_vmc:auto_generated.data[31]
sel[0] => mux_vmc:auto_generated.sel[0]
sel[1] => mux_vmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vmc:auto_generated.result[0]
result[1] <= mux_vmc:auto_generated.result[1]
result[2] <= mux_vmc:auto_generated.result[2]
result[3] <= mux_vmc:auto_generated.result[3]
result[4] <= mux_vmc:auto_generated.result[4]
result[5] <= mux_vmc:auto_generated.result[5]
result[6] <= mux_vmc:auto_generated.result[6]
result[7] <= mux_vmc:auto_generated.result[7]


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|systemB|reg4_8:inst14|lpm_dff_8_en:inst6
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
aclr => lpm_ff:lpm_ff_component.aclr
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB|reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14|lpm_decode2_4:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]


|systemB|reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component
data[0] => decode_uqf:auto_generated.data[0]
data[1] => decode_uqf:auto_generated.data[1]
enable => decode_uqf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_uqf:auto_generated.eq[0]
eq[1] <= decode_uqf:auto_generated.eq[1]
eq[2] <= decode_uqf:auto_generated.eq[2]
eq[3] <= decode_uqf:auto_generated.eq[3]


|systemB|reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component|decode_uqf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode22w[1].IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14|lpm_dff_8_en:inst7
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
aclr => lpm_ff:lpm_ff_component.aclr
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB|reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14|lpm_dff_8_en:inst8
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
aclr => lpm_ff:lpm_ff_component.aclr
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB|reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14|lpm_dff_8_en:inst9
clock => lpm_ff:lpm_ff_component.clock
enable => lpm_ff:lpm_ff_component.enable
aclr => lpm_ff:lpm_ff_component.aclr
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|systemB|reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst2
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component
data[0][0] => mux_vmc:auto_generated.data[0]
data[0][1] => mux_vmc:auto_generated.data[1]
data[0][2] => mux_vmc:auto_generated.data[2]
data[0][3] => mux_vmc:auto_generated.data[3]
data[0][4] => mux_vmc:auto_generated.data[4]
data[0][5] => mux_vmc:auto_generated.data[5]
data[0][6] => mux_vmc:auto_generated.data[6]
data[0][7] => mux_vmc:auto_generated.data[7]
data[1][0] => mux_vmc:auto_generated.data[8]
data[1][1] => mux_vmc:auto_generated.data[9]
data[1][2] => mux_vmc:auto_generated.data[10]
data[1][3] => mux_vmc:auto_generated.data[11]
data[1][4] => mux_vmc:auto_generated.data[12]
data[1][5] => mux_vmc:auto_generated.data[13]
data[1][6] => mux_vmc:auto_generated.data[14]
data[1][7] => mux_vmc:auto_generated.data[15]
data[2][0] => mux_vmc:auto_generated.data[16]
data[2][1] => mux_vmc:auto_generated.data[17]
data[2][2] => mux_vmc:auto_generated.data[18]
data[2][3] => mux_vmc:auto_generated.data[19]
data[2][4] => mux_vmc:auto_generated.data[20]
data[2][5] => mux_vmc:auto_generated.data[21]
data[2][6] => mux_vmc:auto_generated.data[22]
data[2][7] => mux_vmc:auto_generated.data[23]
data[3][0] => mux_vmc:auto_generated.data[24]
data[3][1] => mux_vmc:auto_generated.data[25]
data[3][2] => mux_vmc:auto_generated.data[26]
data[3][3] => mux_vmc:auto_generated.data[27]
data[3][4] => mux_vmc:auto_generated.data[28]
data[3][5] => mux_vmc:auto_generated.data[29]
data[3][6] => mux_vmc:auto_generated.data[30]
data[3][7] => mux_vmc:auto_generated.data[31]
sel[0] => mux_vmc:auto_generated.sel[0]
sel[1] => mux_vmc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_vmc:auto_generated.result[0]
result[1] <= mux_vmc:auto_generated.result[1]
result[2] <= mux_vmc:auto_generated.result[2]
result[3] <= mux_vmc:auto_generated.result[3]
result[4] <= mux_vmc:auto_generated.result[4]
result[5] <= mux_vmc:auto_generated.result[5]
result[6] <= mux_vmc:auto_generated.result[6]
result[7] <= mux_vmc:auto_generated.result[7]


|systemB|reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|systemB|lpm_mux1:inst11
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|systemB|lpm_mux1:inst11|lpm_mux:LPM_MUX_component
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|systemB|lpm_mux1:inst11|lpm_mux:LPM_MUX_component|mux_smc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|systemB|lpm_mux1:inst12
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|systemB|lpm_mux1:inst12|lpm_mux:LPM_MUX_component
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|systemB|lpm_mux1:inst12|lpm_mux:LPM_MUX_component|mux_smc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|systemB|IO_PORT:inst5
io_read <= inst45.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => lpm_decode3_8:inst15.data[0]
addr[0] => lpm_mux8_1:inst33.sel[0]
addr[1] => lpm_decode3_8:inst15.data[1]
addr[1] => lpm_mux8_1:inst33.sel[1]
addr[2] => lpm_decode3_8:inst15.data[2]
addr[2] => lpm_mux8_1:inst33.sel[2]
addr[3] => inst42.IN5
addr[4] => inst42.IN3
addr[5] => inst42.IN1
addr[6] => inst42.IN2
addr[7] => inst42.IN0
RE => inst45.IN1
io_write <= inst44.DB_MAX_OUTPUT_PORT_TYPE
WE => inst44.IN1
Dout[0] <= lpm_mux8_1:inst33.result[0]
Dout[1] <= lpm_mux8_1:inst33.result[1]
Dout[2] <= lpm_mux8_1:inst33.result[2]
Dout[3] <= lpm_mux8_1:inst33.result[3]
Dout[4] <= lpm_mux8_1:inst33.result[4]
Dout[5] <= lpm_mux8_1:inst33.result[5]
Dout[6] <= lpm_mux8_1:inst33.result[6]
Dout[7] <= lpm_mux8_1:inst33.result[7]
Din[0] => lpm_bustri0:inst.data[0]
Din[0] => lpm_bustri0:inst1.data[0]
Din[0] => lpm_bustri0:inst2.data[0]
Din[0] => lpm_bustri0:inst3.data[0]
Din[0] => lpm_bustri0:inst4.data[0]
Din[0] => lpm_bustri0:inst5.data[0]
Din[0] => lpm_bustri0:inst6.data[0]
Din[0] => lpm_bustri0:inst7.data[0]
Din[1] => lpm_bustri0:inst.data[1]
Din[1] => lpm_bustri0:inst1.data[1]
Din[1] => lpm_bustri0:inst2.data[1]
Din[1] => lpm_bustri0:inst3.data[1]
Din[1] => lpm_bustri0:inst4.data[1]
Din[1] => lpm_bustri0:inst5.data[1]
Din[1] => lpm_bustri0:inst6.data[1]
Din[1] => lpm_bustri0:inst7.data[1]
Din[2] => lpm_bustri0:inst.data[2]
Din[2] => lpm_bustri0:inst1.data[2]
Din[2] => lpm_bustri0:inst2.data[2]
Din[2] => lpm_bustri0:inst3.data[2]
Din[2] => lpm_bustri0:inst4.data[2]
Din[2] => lpm_bustri0:inst5.data[2]
Din[2] => lpm_bustri0:inst6.data[2]
Din[2] => lpm_bustri0:inst7.data[2]
Din[3] => lpm_bustri0:inst.data[3]
Din[3] => lpm_bustri0:inst1.data[3]
Din[3] => lpm_bustri0:inst2.data[3]
Din[3] => lpm_bustri0:inst3.data[3]
Din[3] => lpm_bustri0:inst4.data[3]
Din[3] => lpm_bustri0:inst5.data[3]
Din[3] => lpm_bustri0:inst6.data[3]
Din[3] => lpm_bustri0:inst7.data[3]
Din[4] => lpm_bustri0:inst.data[4]
Din[4] => lpm_bustri0:inst1.data[4]
Din[4] => lpm_bustri0:inst2.data[4]
Din[4] => lpm_bustri0:inst3.data[4]
Din[4] => lpm_bustri0:inst4.data[4]
Din[4] => lpm_bustri0:inst5.data[4]
Din[4] => lpm_bustri0:inst6.data[4]
Din[4] => lpm_bustri0:inst7.data[4]
Din[5] => lpm_bustri0:inst.data[5]
Din[5] => lpm_bustri0:inst1.data[5]
Din[5] => lpm_bustri0:inst2.data[5]
Din[5] => lpm_bustri0:inst3.data[5]
Din[5] => lpm_bustri0:inst4.data[5]
Din[5] => lpm_bustri0:inst5.data[5]
Din[5] => lpm_bustri0:inst6.data[5]
Din[5] => lpm_bustri0:inst7.data[5]
Din[6] => lpm_bustri0:inst.data[6]
Din[6] => lpm_bustri0:inst1.data[6]
Din[6] => lpm_bustri0:inst2.data[6]
Din[6] => lpm_bustri0:inst3.data[6]
Din[6] => lpm_bustri0:inst4.data[6]
Din[6] => lpm_bustri0:inst5.data[6]
Din[6] => lpm_bustri0:inst6.data[6]
Din[6] => lpm_bustri0:inst7.data[6]
Din[7] => lpm_bustri0:inst.data[7]
Din[7] => lpm_bustri0:inst1.data[7]
Din[7] => lpm_bustri0:inst2.data[7]
Din[7] => lpm_bustri0:inst3.data[7]
Din[7] => lpm_bustri0:inst4.data[7]
Din[7] => lpm_bustri0:inst5.data[7]
Din[7] => lpm_bustri0:inst6.data[7]
Din[7] => lpm_bustri0:inst7.data[7]
IO0[0] <> lpm_bustri0:inst.tridata[0]
IO0[1] <> lpm_bustri0:inst.tridata[1]
IO0[2] <> lpm_bustri0:inst.tridata[2]
IO0[3] <> lpm_bustri0:inst.tridata[3]
IO0[4] <> lpm_bustri0:inst.tridata[4]
IO0[5] <> lpm_bustri0:inst.tridata[5]
IO0[6] <> lpm_bustri0:inst.tridata[6]
IO0[7] <> lpm_bustri0:inst.tridata[7]
IO1[0] <> lpm_bustri0:inst1.tridata[0]
IO1[1] <> lpm_bustri0:inst1.tridata[1]
IO1[2] <> lpm_bustri0:inst1.tridata[2]
IO1[3] <> lpm_bustri0:inst1.tridata[3]
IO1[4] <> lpm_bustri0:inst1.tridata[4]
IO1[5] <> lpm_bustri0:inst1.tridata[5]
IO1[6] <> lpm_bustri0:inst1.tridata[6]
IO1[7] <> lpm_bustri0:inst1.tridata[7]
IO2[0] <> lpm_bustri0:inst2.tridata[0]
IO2[1] <> lpm_bustri0:inst2.tridata[1]
IO2[2] <> lpm_bustri0:inst2.tridata[2]
IO2[3] <> lpm_bustri0:inst2.tridata[3]
IO2[4] <> lpm_bustri0:inst2.tridata[4]
IO2[5] <> lpm_bustri0:inst2.tridata[5]
IO2[6] <> lpm_bustri0:inst2.tridata[6]
IO2[7] <> lpm_bustri0:inst2.tridata[7]
IO3[0] <> lpm_bustri0:inst3.tridata[0]
IO3[1] <> lpm_bustri0:inst3.tridata[1]
IO3[2] <> lpm_bustri0:inst3.tridata[2]
IO3[3] <> lpm_bustri0:inst3.tridata[3]
IO3[4] <> lpm_bustri0:inst3.tridata[4]
IO3[5] <> lpm_bustri0:inst3.tridata[5]
IO3[6] <> lpm_bustri0:inst3.tridata[6]
IO3[7] <> lpm_bustri0:inst3.tridata[7]
IO4[0] <> lpm_bustri0:inst4.tridata[0]
IO4[1] <> lpm_bustri0:inst4.tridata[1]
IO4[2] <> lpm_bustri0:inst4.tridata[2]
IO4[3] <> lpm_bustri0:inst4.tridata[3]
IO4[4] <> lpm_bustri0:inst4.tridata[4]
IO4[5] <> lpm_bustri0:inst4.tridata[5]
IO4[6] <> lpm_bustri0:inst4.tridata[6]
IO4[7] <> lpm_bustri0:inst4.tridata[7]
IO5[0] <> lpm_bustri0:inst5.tridata[0]
IO5[1] <> lpm_bustri0:inst5.tridata[1]
IO5[2] <> lpm_bustri0:inst5.tridata[2]
IO5[3] <> lpm_bustri0:inst5.tridata[3]
IO5[4] <> lpm_bustri0:inst5.tridata[4]
IO5[5] <> lpm_bustri0:inst5.tridata[5]
IO5[6] <> lpm_bustri0:inst5.tridata[6]
IO5[7] <> lpm_bustri0:inst5.tridata[7]
IO6[0] <> lpm_bustri0:inst6.tridata[0]
IO6[1] <> lpm_bustri0:inst6.tridata[1]
IO6[2] <> lpm_bustri0:inst6.tridata[2]
IO6[3] <> lpm_bustri0:inst6.tridata[3]
IO6[4] <> lpm_bustri0:inst6.tridata[4]
IO6[5] <> lpm_bustri0:inst6.tridata[5]
IO6[6] <> lpm_bustri0:inst6.tridata[6]
IO6[7] <> lpm_bustri0:inst6.tridata[7]
IO7[0] <> lpm_bustri0:inst7.tridata[0]
IO7[1] <> lpm_bustri0:inst7.tridata[1]
IO7[2] <> lpm_bustri0:inst7.tridata[2]
IO7[3] <> lpm_bustri0:inst7.tridata[3]
IO7[4] <> lpm_bustri0:inst7.tridata[4]
IO7[5] <> lpm_bustri0:inst7.tridata[5]
IO7[6] <> lpm_bustri0:inst7.tridata[6]
IO7[7] <> lpm_bustri0:inst7.tridata[7]


|systemB|IO_PORT:inst5|lpm_mux8_1:inst33
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data2x[0] => lpm_mux:lpm_mux_component.data[2][0]
data2x[1] => lpm_mux:lpm_mux_component.data[2][1]
data2x[2] => lpm_mux:lpm_mux_component.data[2][2]
data2x[3] => lpm_mux:lpm_mux_component.data[2][3]
data2x[4] => lpm_mux:lpm_mux_component.data[2][4]
data2x[5] => lpm_mux:lpm_mux_component.data[2][5]
data2x[6] => lpm_mux:lpm_mux_component.data[2][6]
data2x[7] => lpm_mux:lpm_mux_component.data[2][7]
data3x[0] => lpm_mux:lpm_mux_component.data[3][0]
data3x[1] => lpm_mux:lpm_mux_component.data[3][1]
data3x[2] => lpm_mux:lpm_mux_component.data[3][2]
data3x[3] => lpm_mux:lpm_mux_component.data[3][3]
data3x[4] => lpm_mux:lpm_mux_component.data[3][4]
data3x[5] => lpm_mux:lpm_mux_component.data[3][5]
data3x[6] => lpm_mux:lpm_mux_component.data[3][6]
data3x[7] => lpm_mux:lpm_mux_component.data[3][7]
data4x[0] => lpm_mux:lpm_mux_component.data[4][0]
data4x[1] => lpm_mux:lpm_mux_component.data[4][1]
data4x[2] => lpm_mux:lpm_mux_component.data[4][2]
data4x[3] => lpm_mux:lpm_mux_component.data[4][3]
data4x[4] => lpm_mux:lpm_mux_component.data[4][4]
data4x[5] => lpm_mux:lpm_mux_component.data[4][5]
data4x[6] => lpm_mux:lpm_mux_component.data[4][6]
data4x[7] => lpm_mux:lpm_mux_component.data[4][7]
data5x[0] => lpm_mux:lpm_mux_component.data[5][0]
data5x[1] => lpm_mux:lpm_mux_component.data[5][1]
data5x[2] => lpm_mux:lpm_mux_component.data[5][2]
data5x[3] => lpm_mux:lpm_mux_component.data[5][3]
data5x[4] => lpm_mux:lpm_mux_component.data[5][4]
data5x[5] => lpm_mux:lpm_mux_component.data[5][5]
data5x[6] => lpm_mux:lpm_mux_component.data[5][6]
data5x[7] => lpm_mux:lpm_mux_component.data[5][7]
data6x[0] => lpm_mux:lpm_mux_component.data[6][0]
data6x[1] => lpm_mux:lpm_mux_component.data[6][1]
data6x[2] => lpm_mux:lpm_mux_component.data[6][2]
data6x[3] => lpm_mux:lpm_mux_component.data[6][3]
data6x[4] => lpm_mux:lpm_mux_component.data[6][4]
data6x[5] => lpm_mux:lpm_mux_component.data[6][5]
data6x[6] => lpm_mux:lpm_mux_component.data[6][6]
data6x[7] => lpm_mux:lpm_mux_component.data[6][7]
data7x[0] => lpm_mux:lpm_mux_component.data[7][0]
data7x[1] => lpm_mux:lpm_mux_component.data[7][1]
data7x[2] => lpm_mux:lpm_mux_component.data[7][2]
data7x[3] => lpm_mux:lpm_mux_component.data[7][3]
data7x[4] => lpm_mux:lpm_mux_component.data[7][4]
data7x[5] => lpm_mux:lpm_mux_component.data[7][5]
data7x[6] => lpm_mux:lpm_mux_component.data[7][6]
data7x[7] => lpm_mux:lpm_mux_component.data[7][7]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
sel[2] => lpm_mux:lpm_mux_component.sel[2]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|systemB|IO_PORT:inst5|lpm_mux8_1:inst33|lpm_mux:lpm_mux_component
data[0][0] => mux_4nc:auto_generated.data[0]
data[0][1] => mux_4nc:auto_generated.data[1]
data[0][2] => mux_4nc:auto_generated.data[2]
data[0][3] => mux_4nc:auto_generated.data[3]
data[0][4] => mux_4nc:auto_generated.data[4]
data[0][5] => mux_4nc:auto_generated.data[5]
data[0][6] => mux_4nc:auto_generated.data[6]
data[0][7] => mux_4nc:auto_generated.data[7]
data[1][0] => mux_4nc:auto_generated.data[8]
data[1][1] => mux_4nc:auto_generated.data[9]
data[1][2] => mux_4nc:auto_generated.data[10]
data[1][3] => mux_4nc:auto_generated.data[11]
data[1][4] => mux_4nc:auto_generated.data[12]
data[1][5] => mux_4nc:auto_generated.data[13]
data[1][6] => mux_4nc:auto_generated.data[14]
data[1][7] => mux_4nc:auto_generated.data[15]
data[2][0] => mux_4nc:auto_generated.data[16]
data[2][1] => mux_4nc:auto_generated.data[17]
data[2][2] => mux_4nc:auto_generated.data[18]
data[2][3] => mux_4nc:auto_generated.data[19]
data[2][4] => mux_4nc:auto_generated.data[20]
data[2][5] => mux_4nc:auto_generated.data[21]
data[2][6] => mux_4nc:auto_generated.data[22]
data[2][7] => mux_4nc:auto_generated.data[23]
data[3][0] => mux_4nc:auto_generated.data[24]
data[3][1] => mux_4nc:auto_generated.data[25]
data[3][2] => mux_4nc:auto_generated.data[26]
data[3][3] => mux_4nc:auto_generated.data[27]
data[3][4] => mux_4nc:auto_generated.data[28]
data[3][5] => mux_4nc:auto_generated.data[29]
data[3][6] => mux_4nc:auto_generated.data[30]
data[3][7] => mux_4nc:auto_generated.data[31]
data[4][0] => mux_4nc:auto_generated.data[32]
data[4][1] => mux_4nc:auto_generated.data[33]
data[4][2] => mux_4nc:auto_generated.data[34]
data[4][3] => mux_4nc:auto_generated.data[35]
data[4][4] => mux_4nc:auto_generated.data[36]
data[4][5] => mux_4nc:auto_generated.data[37]
data[4][6] => mux_4nc:auto_generated.data[38]
data[4][7] => mux_4nc:auto_generated.data[39]
data[5][0] => mux_4nc:auto_generated.data[40]
data[5][1] => mux_4nc:auto_generated.data[41]
data[5][2] => mux_4nc:auto_generated.data[42]
data[5][3] => mux_4nc:auto_generated.data[43]
data[5][4] => mux_4nc:auto_generated.data[44]
data[5][5] => mux_4nc:auto_generated.data[45]
data[5][6] => mux_4nc:auto_generated.data[46]
data[5][7] => mux_4nc:auto_generated.data[47]
data[6][0] => mux_4nc:auto_generated.data[48]
data[6][1] => mux_4nc:auto_generated.data[49]
data[6][2] => mux_4nc:auto_generated.data[50]
data[6][3] => mux_4nc:auto_generated.data[51]
data[6][4] => mux_4nc:auto_generated.data[52]
data[6][5] => mux_4nc:auto_generated.data[53]
data[6][6] => mux_4nc:auto_generated.data[54]
data[6][7] => mux_4nc:auto_generated.data[55]
data[7][0] => mux_4nc:auto_generated.data[56]
data[7][1] => mux_4nc:auto_generated.data[57]
data[7][2] => mux_4nc:auto_generated.data[58]
data[7][3] => mux_4nc:auto_generated.data[59]
data[7][4] => mux_4nc:auto_generated.data[60]
data[7][5] => mux_4nc:auto_generated.data[61]
data[7][6] => mux_4nc:auto_generated.data[62]
data[7][7] => mux_4nc:auto_generated.data[63]
sel[0] => mux_4nc:auto_generated.sel[0]
sel[1] => mux_4nc:auto_generated.sel[1]
sel[2] => mux_4nc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4nc:auto_generated.result[0]
result[1] <= mux_4nc:auto_generated.result[1]
result[2] <= mux_4nc:auto_generated.result[2]
result[3] <= mux_4nc:auto_generated.result[3]
result[4] <= mux_4nc:auto_generated.result[4]
result[5] <= mux_4nc:auto_generated.result[5]
result[6] <= mux_4nc:auto_generated.result[6]
result[7] <= mux_4nc:auto_generated.result[7]


|systemB|IO_PORT:inst5|lpm_mux8_1:inst33|lpm_mux:lpm_mux_component|mux_4nc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|systemB|IO_PORT:inst5|lpm_bustri0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_decode3_8:inst15
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
enable => lpm_decode:lpm_decode_component.enable
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]


|systemB|IO_PORT:inst5|lpm_decode3_8:inst15|lpm_decode:lpm_decode_component
data[0] => decode_3rf:auto_generated.data[0]
data[1] => decode_3rf:auto_generated.data[1]
data[2] => decode_3rf:auto_generated.data[2]
enable => decode_3rf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_3rf:auto_generated.eq[0]
eq[1] <= decode_3rf:auto_generated.eq[1]
eq[2] <= decode_3rf:auto_generated.eq[2]
eq[3] <= decode_3rf:auto_generated.eq[3]
eq[4] <= decode_3rf:auto_generated.eq[4]
eq[5] <= decode_3rf:auto_generated.eq[5]
eq[6] <= decode_3rf:auto_generated.eq[6]
eq[7] <= decode_3rf:auto_generated.eq[7]


|systemB|IO_PORT:inst5|lpm_decode3_8:inst15|lpm_decode:lpm_decode_component|decode_3rf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode28w[1].IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1].IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1].IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2].IN0
data[1] => w_anode58w[2].IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode28w[3].IN0
data[2] => w_anode38w[3].IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst2
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst4
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst5
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst6
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst6|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_PORT:inst5|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
enabletr => lpm_bustri:lpm_bustri_component.enabletr
result[0] <= lpm_bustri:lpm_bustri_component.result[0]
result[1] <= lpm_bustri:lpm_bustri_component.result[1]
result[2] <= lpm_bustri:lpm_bustri_component.result[2]
result[3] <= lpm_bustri:lpm_bustri_component.result[3]
result[4] <= lpm_bustri:lpm_bustri_component.result[4]
result[5] <= lpm_bustri:lpm_bustri_component.result[5]
result[6] <= lpm_bustri:lpm_bustri_component.result[6]
result[7] <= lpm_bustri:lpm_bustri_component.result[7]
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|systemB|IO_PORT:inst5|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE


|systemB|myram_256_8:inst16
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|systemB|myram_256_8:inst16|altsyncram:altsyncram_component
wren_a => altsyncram_r4a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r4a1:auto_generated.data_a[0]
data_a[1] => altsyncram_r4a1:auto_generated.data_a[1]
data_a[2] => altsyncram_r4a1:auto_generated.data_a[2]
data_a[3] => altsyncram_r4a1:auto_generated.data_a[3]
data_a[4] => altsyncram_r4a1:auto_generated.data_a[4]
data_a[5] => altsyncram_r4a1:auto_generated.data_a[5]
data_a[6] => altsyncram_r4a1:auto_generated.data_a[6]
data_a[7] => altsyncram_r4a1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r4a1:auto_generated.address_a[0]
address_a[1] => altsyncram_r4a1:auto_generated.address_a[1]
address_a[2] => altsyncram_r4a1:auto_generated.address_a[2]
address_a[3] => altsyncram_r4a1:auto_generated.address_a[3]
address_a[4] => altsyncram_r4a1:auto_generated.address_a[4]
address_a[5] => altsyncram_r4a1:auto_generated.address_a[5]
address_a[6] => altsyncram_r4a1:auto_generated.address_a[6]
address_a[7] => altsyncram_r4a1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r4a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r4a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_r4a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_r4a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_r4a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_r4a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_r4a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_r4a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_r4a1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|systemB|myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|systemB|lpm_rom_256_16:inst18
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|systemB|lpm_rom_256_16:inst18|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p641:auto_generated.address_a[0]
address_a[1] => altsyncram_p641:auto_generated.address_a[1]
address_a[2] => altsyncram_p641:auto_generated.address_a[2]
address_a[3] => altsyncram_p641:auto_generated.address_a[3]
address_a[4] => altsyncram_p641:auto_generated.address_a[4]
address_a[5] => altsyncram_p641:auto_generated.address_a[5]
address_a[6] => altsyncram_p641:auto_generated.address_a[6]
address_a[7] => altsyncram_p641:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p641:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p641:auto_generated.q_a[0]
q_a[1] <= altsyncram_p641:auto_generated.q_a[1]
q_a[2] <= altsyncram_p641:auto_generated.q_a[2]
q_a[3] <= altsyncram_p641:auto_generated.q_a[3]
q_a[4] <= altsyncram_p641:auto_generated.q_a[4]
q_a[5] <= altsyncram_p641:auto_generated.q_a[5]
q_a[6] <= altsyncram_p641:auto_generated.q_a[6]
q_a[7] <= altsyncram_p641:auto_generated.q_a[7]
q_a[8] <= altsyncram_p641:auto_generated.q_a[8]
q_a[9] <= altsyncram_p641:auto_generated.q_a[9]
q_a[10] <= altsyncram_p641:auto_generated.q_a[10]
q_a[11] <= altsyncram_p641:auto_generated.q_a[11]
q_a[12] <= altsyncram_p641:auto_generated.q_a[12]
q_a[13] <= altsyncram_p641:auto_generated.q_a[13]
q_a[14] <= altsyncram_p641:auto_generated.q_a[14]
q_a[15] <= altsyncram_p641:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|systemB|lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|systemB|instrconunit:inst1
branch => always0.IN0
branch => always0.IN0
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => PC.OUTPUTSELECT
jump => always0.IN1
jump => always0.IN1
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
imm[0] => Add1.IN8
imm[0] => PC.DATAB
imm[1] => Add1.IN7
imm[1] => PC.DATAB
imm[2] => Add1.IN6
imm[2] => PC.DATAB
imm[3] => Add1.IN5
imm[3] => PC.DATAB
imm[4] => Add1.IN4
imm[4] => PC.DATAB
imm[5] => Add1.IN3
imm[5] => PC.DATAB
imm[6] => Add1.IN2
imm[6] => PC.DATAB
imm[7] => Add1.IN1
imm[7] => PC.DATAB
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB|waitAclock:inst22
memtoreg => always0.IN1
memtoreg => clk_out.IN1
clk_in => clk_out$latch.DATAIN
clk_in => setOne.CLK
clk_in => pass.CLK
clk_in => setTwo.CLK
clk_in => setZero.CLK
clk_in => counter[0].CLK
clk_in => counter[1].CLK
clk_out <= clk_out$latch.DB_MAX_OUTPUT_PORT_TYPE


|systemB|lpm_mux2:inst20
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data1x[0] => sub_wire2[2].IN1
data1x[1] => sub_wire2[3].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result


|systemB|lpm_mux2:inst20|lpm_mux:LPM_MUX_component
data[0][0] => mux_mmc:auto_generated.data[0]
data[0][1] => mux_mmc:auto_generated.data[1]
data[1][0] => mux_mmc:auto_generated.data[2]
data[1][1] => mux_mmc:auto_generated.data[3]
sel[0] => mux_mmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_mmc:auto_generated.result[0]
result[1] <= mux_mmc:auto_generated.result[1]


|systemB|lpm_mux2:inst20|lpm_mux:LPM_MUX_component|mux_mmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|systemB|lpm_mux1:inst10
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result


|systemB|lpm_mux1:inst10|lpm_mux:LPM_MUX_component
data[0][0] => mux_smc:auto_generated.data[0]
data[0][1] => mux_smc:auto_generated.data[1]
data[0][2] => mux_smc:auto_generated.data[2]
data[0][3] => mux_smc:auto_generated.data[3]
data[0][4] => mux_smc:auto_generated.data[4]
data[0][5] => mux_smc:auto_generated.data[5]
data[0][6] => mux_smc:auto_generated.data[6]
data[0][7] => mux_smc:auto_generated.data[7]
data[1][0] => mux_smc:auto_generated.data[8]
data[1][1] => mux_smc:auto_generated.data[9]
data[1][2] => mux_smc:auto_generated.data[10]
data[1][3] => mux_smc:auto_generated.data[11]
data[1][4] => mux_smc:auto_generated.data[12]
data[1][5] => mux_smc:auto_generated.data[13]
data[1][6] => mux_smc:auto_generated.data[14]
data[1][7] => mux_smc:auto_generated.data[15]
sel[0] => mux_smc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_smc:auto_generated.result[0]
result[1] <= mux_smc:auto_generated.result[1]
result[2] <= mux_smc:auto_generated.result[2]
result[3] <= mux_smc:auto_generated.result[3]
result[4] <= mux_smc:auto_generated.result[4]
result[5] <= mux_smc:auto_generated.result[5]
result[6] <= mux_smc:auto_generated.result[6]
result[7] <= mux_smc:auto_generated.result[7]


|systemB|lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_smc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|systemB|Decoder:inst2
data_inH[0] => data_buf[8].DATAA
data_inH[0] => Add0.IN8
data_inH[1] => data_buf[9].DATAA
data_inH[1] => Add0.IN7
data_inH[2] => data_buf[10].DATAA
data_inH[2] => Add0.IN6
data_inH[3] => data_buf[11].DATAA
data_inH[3] => Add0.IN5
data_inH[4] => data_buf[12].DATAA
data_inH[4] => Equal0.IN3
data_inH[4] => Add0.IN4
data_inH[5] => data_buf[13].DATAA
data_inH[5] => Equal0.IN2
data_inH[5] => Add0.IN3
data_inH[6] => data_buf[14].DATAA
data_inH[6] => Equal0.IN1
data_inH[6] => Add0.IN2
data_inH[7] => data_buf[15].DATAA
data_inH[7] => Equal0.IN0
data_inH[7] => Add0.IN1
data_inL[0] => data_buf[0].DATAA
data_inL[0] => Add1.IN32
data_inL[1] => data_buf[1].DATAA
data_inL[1] => Add1.IN31
data_inL[2] => data_buf[2].DATAA
data_inL[2] => Add1.IN30
data_inL[3] => data_buf[3].DATAA
data_inL[3] => Add1.IN29
data_inL[4] => data_buf[4].DATAA
data_inL[4] => Add1.IN28
data_inL[5] => data_buf[5].DATAA
data_inL[5] => Add1.IN27
data_inL[6] => data_buf[6].DATAA
data_inL[6] => Add1.IN26
data_inL[7] => data_buf[7].DATAA
data_inL[7] => Add1.IN25
num_C3[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C3[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
num_C2[0] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[1] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[2] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C2[3] <= Div1.DB_MAX_OUTPUT_PORT_TYPE
num_C1[0] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[1] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[2] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C1[3] <= Div2.DB_MAX_OUTPUT_PORT_TYPE
num_C0[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
num_C0[1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
num_C0[2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
num_C0[3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
sign <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|systemB|IO_hold:inst19
IO0[0] => data_inL.DATAB
IO0[1] => data_inL.DATAB
IO0[2] => data_inL.DATAB
IO0[3] => data_inL.DATAB
IO0[4] => data_inL.DATAB
IO0[5] => data_inL.DATAB
IO0[6] => data_inL.DATAB
IO0[7] => data_inL.DATAB
IO1[0] => data_inH.DATAB
IO1[1] => data_inH.DATAB
IO1[2] => data_inH.DATAB
IO1[3] => data_inH.DATAB
IO1[4] => data_inH.DATAB
IO1[5] => data_inH.DATAB
IO1[6] => data_inH.DATAB
IO1[7] => data_inH.DATAB
address[0] => Equal0.IN7
address[0] => Equal1.IN0
address[1] => Equal0.IN6
address[1] => Equal1.IN7
address[2] => Equal0.IN5
address[2] => Equal1.IN6
address[3] => Equal0.IN4
address[3] => Equal1.IN5
address[4] => Equal0.IN3
address[4] => Equal1.IN4
address[5] => Equal0.IN2
address[5] => Equal1.IN3
address[6] => Equal0.IN1
address[6] => Equal1.IN2
address[7] => Equal0.IN0
address[7] => Equal1.IN1
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inL.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
reset => data_inH.OUTPUTSELECT
writemem => always0.IN1
writemem => always0.IN1
data_inH[0] <= data_inH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[1] <= data_inH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[2] <= data_inH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[3] <= data_inH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[4] <= data_inH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[5] <= data_inH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[6] <= data_inH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inH[7] <= data_inH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[0] <= data_inL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[1] <= data_inL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[2] <= data_inL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[3] <= data_inL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[4] <= data_inL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[5] <= data_inL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[6] <= data_inL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_inL[7] <= data_inL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => data_inH[0]~reg0.CLK
clk => data_inH[1]~reg0.CLK
clk => data_inH[2]~reg0.CLK
clk => data_inH[3]~reg0.CLK
clk => data_inH[4]~reg0.CLK
clk => data_inH[5]~reg0.CLK
clk => data_inH[6]~reg0.CLK
clk => data_inH[7]~reg0.CLK
clk => data_inL[0]~reg0.CLK
clk => data_inL[1]~reg0.CLK
clk => data_inL[2]~reg0.CLK
clk => data_inL[3]~reg0.CLK
clk => data_inL[4]~reg0.CLK
clk => data_inL[5]~reg0.CLK
clk => data_inL[6]~reg0.CLK
clk => data_inL[7]~reg0.CLK


|systemB|Translator:inst13
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
num[0] => Equal0.IN3
num[0] => Equal1.IN0
num[0] => Equal2.IN3
num[0] => Equal3.IN1
num[0] => Equal4.IN3
num[0] => Equal5.IN1
num[0] => Equal6.IN3
num[0] => Equal7.IN2
num[0] => Equal8.IN3
num[0] => Equal9.IN1
num[1] => Equal0.IN2
num[1] => Equal1.IN3
num[1] => Equal2.IN0
num[1] => Equal3.IN0
num[1] => Equal4.IN2
num[1] => Equal5.IN3
num[1] => Equal6.IN1
num[1] => Equal7.IN1
num[1] => Equal8.IN2
num[1] => Equal9.IN3
num[2] => Equal0.IN1
num[2] => Equal1.IN2
num[2] => Equal2.IN2
num[2] => Equal3.IN3
num[2] => Equal4.IN0
num[2] => Equal5.IN0
num[2] => Equal6.IN0
num[2] => Equal7.IN0
num[2] => Equal8.IN1
num[2] => Equal9.IN2
num[3] => Equal0.IN0
num[3] => Equal1.IN1
num[3] => Equal2.IN1
num[3] => Equal3.IN2
num[3] => Equal4.IN1
num[3] => Equal5.IN2
num[3] => Equal6.IN2
num[3] => Equal7.IN3
num[3] => Equal8.IN0
num[3] => Equal9.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|systemB|NixieScan:inst8
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => seg_sel[0]~reg0.CLK
clk => seg_sel[1]~reg0.CLK
clk => seg_sel[2]~reg0.CLK
clk => seg_sel[3]~reg0.CLK
clk => state~1.DATAIN
num_C3[0] => Selector3.IN0
num_C3[1] => Selector2.IN0
num_C3[2] => Selector1.IN0
num_C3[3] => Selector0.IN0
num_C2[0] => Selector3.IN1
num_C2[1] => Selector2.IN1
num_C2[2] => Selector1.IN1
num_C2[3] => Selector0.IN1
num_C1[0] => Selector3.IN2
num_C1[1] => Selector2.IN2
num_C1[2] => Selector1.IN2
num_C1[3] => Selector0.IN2
num_C0[0] => Selector3.IN3
num_C0[1] => Selector2.IN3
num_C0[2] => Selector1.IN3
num_C0[3] => Selector0.IN3
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[0] <= seg_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[1] <= seg_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[2] <= seg_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_sel[3] <= seg_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


