

================================================================
== Vitis HLS Report for 'rsa'
================================================================
* Date:           Thu Dec 12 17:19:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   214274|   427778|  2.143 ms|  4.278 ms|  214275|  427779|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+
        |grp_mod_exp_fu_67  |mod_exp  |   214273|   427777|  2.143 ms|  4.278 ms|  214273|  427777|       no|
        +-------------------+---------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|   18120|   8253|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     771|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   18891|   8267|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      17|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+-------+------+-----+
    |      Instance     |     Module    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------+---------------+---------+----+-------+------+-----+
    |control_s_axi_U    |control_s_axi  |        0|   0|   1084|  2088|    0|
    |grp_mod_exp_fu_67  |mod_exp        |        0|   0|  17036|  6165|    0|
    +-------------------+---------------+---------+----+-------+------+-----+
    |Total              |               |        0|   0|  18120|  8253|    0|
    +-------------------+---------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |N_read_reg_83                   |  256|   0|  256|          0|
    |ap_CS_fsm                       |    2|   0|    2|          0|
    |d_read_reg_88                   |  256|   0|  256|          0|
    |grp_mod_exp_fu_67_ap_start_reg  |    1|   0|    1|          0|
    |y_read_reg_78                   |  256|   0|  256|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  771|   0|  771|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           rsa|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           rsa|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

