Time resolution is 1 ps
XilinxAXIVIP: Found at Path: rhs_axi_tb_wrapper_tb.DUT.rhs_axi_tb_i.axi_vip_0.inst
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
ERROR: 205367.0 ps rhs_axi_tb_wrapper_tb.DUT.rhs_axi_tb_i.axi_vip_0.inst.IF  : XILINX_RESET_PULSE_WIDTH: Holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP. --UG1037. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_reset_check_to_warn(), or filter using clr_xilinx_reset_check().
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000080ff80ff actual   = 0x0000000000000000000000000000000000000000000000000000000080ff80ff
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000004 actual   = 0x0000000000000000000000000000000000000000000000000000000000000004
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000304 actual   = 0x0000000000000000000000000000000000000000000000000000000000000304
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000251 actual   = 0x0000000000000000000000000000000000000000000000000000000000000251
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000001 actual   = 0x0000000000000000000000000000000000000000000000000000000000000001
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000010 actual   = 0x0000000000000000000000000000000000000000000000000000000000000010
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000001 actual   = 0x0000000000000000000000000000000000000000000000000000000000000001
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000003 actual   = 0x0000000000000000000000000000000000000000000000000000000000000003
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000005 actual   = 0x0000000000000000000000000000000000000000000000000000000000000005
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000009 actual   = 0x0000000000000000000000000000000000000000000000000000000000000009
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000009 actual   = 0x0000000000000000000000000000000000000000000000000000000000000009
Stim is done!
TESTBENCH Passed! Data expected is equal to actual. expected = 0x0000000000000000000000000000000000000000000000000000000000000000 actual   = 0x0000000000000000000000000000000000000000000000000000000000000000
Executing Axi4 End Of Simulation checks
$finish called at time : 3820078999 ps : File "C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_wrapper_tb.sv" Line 224
INFO: xsimkernel Simulation Memory Usage: 25476 KB (Peak: 25476 KB), Simulation CPU Usage: 12593 ms
