EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.1.0 Build 625 09/12/2018 SJ Lite Edition
PROJECT,"DE10_Nano_Computer"
REVISION,"DE1_SoC_Computer"
PROJECT_FILE,"/home/robert/projects/XORFixed16/DE10_Nano_Computer.qpf"
TIME,"Wed Feb 19 02:07:37 2020"
TIME_SECONDS,"1582106857"
FAMILY,"Cyclone V"
DEVICE,"5CSEBA6"
PACKAGE,"UFBGA"
PART,"5CSEBA6U23I7"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
POWER_HPS_PROC_FREQ,"0.0"
MIN_JUNCTION_TEMPERATURE,"-40"
MAX_JUNCTION_TEMPERATURE,"100"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"2.60"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"3.50"
POWER_OJB_VALUE,"-1.00"
VCCIO,,B2L,0.00,B1L,0.00,B0L,0.00,3A,3.30,3B,3.30,4A,3.30,5A,3.30,5B,3.30,6B,1.50,6A,1.50,7A,3.30,7B,3.30,7C,3.30,7D,3.30,8A,3.30,9A,0.00,
VCCPD,,B2L,0.00,B1L,0.00,B0L,0.00,3A,3.30,3B,3.30,4A,3.30,5A,3.30,5B,3.30,6B,2.50,6A,2.50,7A,3.30,7B,3.30,7C,3.30,7D,3.30,8A,3.30,9A,0.00,
VCCIO_HPS,,B2L,0.00,B1L,0.00,B0L,0.00,3A,0.00,3B,0.00,4A,0.00,5A,0.00,5B,0.00,6B,0.00,6A,0.00,7A,0.00,7B,0.00,7C,0.00,7D,0.00,8A,0.00,9A,0.00,
VCCPD_HPS,,B2L,0.00,B1L,0.00,B0L,0.00,3A,0.00,3B,0.00,4A,0.00,5A,0.00,5B,0.00,6B,0.00,6A,0.00,7A,0.00,7B,0.00,7C,0.00,7D,0.00,8A,0.00,9A,0.00,
RAIL_VOLTAGES,,VCC,1.100,VCCA_FPLL,2.500,VCCPGM,1.800,VCCBAT,1.200,VCCE_GXB,1.100,VCCL_GXB,1.100,VCCH_GXB,2.500,VCCAUX,2.500,VCC_HPS,1.100,VCCRSTCLK_HPS,1.800,VCCPLL_HPS,2.500,VCCAUX_SHARED,2.500,


BLOCK,DSP block,count,12,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.500000",fmax,"0",dsp_mode,"18X18",input_reg_used,"0",output_reg_used,"0",coef_used,"0",preadder_used,"0",chainout_used,"0"
BLOCK,DSP block,count,6,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",dsp_mode,"18X18 Sum-of-2",input_reg_used,"0",output_reg_used,"0",coef_used,"0",preadder_used,"0",chainout_used,"0"
BLOCK,DSP block,count,6,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",dsp_mode,"27X27",input_reg_used,"0",output_reg_used,"0",coef_used,"0",preadder_used,"0",chainout_used,"0"
BLOCK,Combinational cell,count,2758,avg_toggle_rate,"0.996207",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.735678",fmax,"0"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1224.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1224",num_lc_comb_fanout,"0",num_lc_ff_fanout,"1221",sum_lc_ff_clkena_static_prob,"787",avg_lc_ff_clk_ena_static_prob,"0.644554",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"3"
BLOCK,Clock enable block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"166.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"166",num_lc_comb_fanout,"0",num_lc_ff_fanout,"166",sum_lc_ff_clkena_static_prob,"99.5",avg_lc_ff_clk_ena_static_prob,"0.599398",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Register cell,count,1387,avg_toggle_rate,"0.997837",avg_toggle_rate_ratio,"0.000000",avg_fanout,"3.501802",fmax,"0"
BLOCK,I/O pad,count,10,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,17,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"16MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,33,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"LVTTL",drive_strength,"16MA",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"1"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
BLOCK,Fractional PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"100",pll_nominal_vco_freq,"300.03"
