{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729057608829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729057608830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 23:46:48 2024 " "Processing started: Tue Oct 15 23:46:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729057608830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729057608830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fetch -c Fetch --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fetch -c Fetch --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729057608830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729057609246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729057609246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729057616163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729057616163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrROM.v 1 1 " "Found 1 design units, including 1 entities, in source file instrROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrROM " "Found entity 1: instrROM" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729057616164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729057616164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_tb " "Found entity 1: Fetch_tb" {  } { { "Fetch_tb.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729057616165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729057616165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fetch " "Elaborating entity \"Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729057616203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Fetch.sv(16) " "Verilog HDL assignment warning at Fetch.sv(16): truncated value with size 32 to match size of target (7)" {  } { { "Fetch.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1729057616203 "|Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrROM instrROM:IMEM " "Elaborating entity \"instrROM\" for hierarchy \"instrROM:IMEM\"" {  } { { "Fetch.sv" "IMEM" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/Fetch.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrROM:IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrROM:IMEM\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "altsyncram_component" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrROM:IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrROM:IMEM\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729057616268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrROM:IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrROM:IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrMEM.mif " "Parameter \"init_file\" = \"instrMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 112 " "Parameter \"numwords_a\" = \"112\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616269 ""}  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/instrROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729057616269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nf1 " "Found entity 1: altsyncram_6nf1" {  } { { "db/altsyncram_6nf1.tdf" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/db/altsyncram_6nf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729057616307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729057616307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nf1 instrROM:IMEM\|altsyncram:altsyncram_component\|altsyncram_6nf1:auto_generated " "Elaborating entity \"altsyncram_6nf1\" for hierarchy \"instrROM:IMEM\|altsyncram:altsyncram_component\|altsyncram_6nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dylanggf/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729057616307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729057616361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 23:46:56 2024 " "Processing ended: Tue Oct 15 23:46:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729057616361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729057616361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729057616361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729057616361 ""}
