/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [3:0] _01_;
  wire [19:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [4:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  reg [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [34:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_10z[11] & celloutsig_0_9z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_2z[1] & celloutsig_0_20z);
  assign celloutsig_1_3z = !(celloutsig_1_2z[0] ? celloutsig_1_2z[3] : celloutsig_1_0z[1]);
  assign celloutsig_0_28z = !(celloutsig_0_16z[2] ? celloutsig_0_3z : celloutsig_0_6z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[4] | celloutsig_0_0z[2]) & celloutsig_0_1z[4]);
  assign celloutsig_0_32z = ~((celloutsig_0_10z[5] | celloutsig_0_19z[4]) & celloutsig_0_4z);
  assign celloutsig_0_34z = celloutsig_0_30z | ~(celloutsig_0_4z);
  assign celloutsig_0_5z = in_data[27] | ~(in_data[91]);
  assign celloutsig_0_20z = celloutsig_0_1z[20] | ~(celloutsig_0_11z);
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } + { celloutsig_1_1z[2:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_7z[32], celloutsig_1_11z, celloutsig_1_1z } + { in_data[120:105], celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { in_data[169:162], celloutsig_1_0z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_2z[0], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[173:167] & in_data[130:124];
  assign celloutsig_0_30z = { celloutsig_0_26z[8:5], 3'h7 } <= { 2'h3, celloutsig_0_27z, celloutsig_0_3z };
  assign celloutsig_1_16z = { celloutsig_1_2z[9], celloutsig_1_5z } && { celloutsig_1_2z[14:8], celloutsig_1_10z };
  assign celloutsig_0_4z = celloutsig_0_0z[17:0] < { in_data[21:9], celloutsig_0_2z };
  assign celloutsig_0_7z = { in_data[49:45], celloutsig_0_4z } < celloutsig_0_1z[13:8];
  assign celloutsig_1_10z = { celloutsig_1_2z[10:4], celloutsig_1_0z } < { celloutsig_1_9z[6:0], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_6z } < { celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_0_18z = celloutsig_0_14z[10:8] < { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_0_36z = celloutsig_0_9z[0] & ~(celloutsig_0_2z[2]);
  assign celloutsig_0_38z = { celloutsig_0_10z[12:9], celloutsig_0_28z, celloutsig_0_32z } * { celloutsig_0_22z[3:1], celloutsig_0_3z, celloutsig_0_36z, celloutsig_0_32z };
  assign celloutsig_0_45z = { celloutsig_0_29z[2], celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_11z } * { celloutsig_0_26z[8:5], 4'hf };
  assign celloutsig_1_9z = celloutsig_1_3z ? celloutsig_1_2z[12:2] : { celloutsig_1_8z[9:3], celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_12z ? celloutsig_0_10z[13:6] : { in_data[47:42], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_61z = - celloutsig_0_45z[7:2];
  assign celloutsig_0_10z = - { celloutsig_0_0z[10], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_2z = - in_data[35:31];
  assign celloutsig_0_6z = ~ celloutsig_0_2z;
  assign celloutsig_1_11z = ~ { celloutsig_1_9z[10:3], celloutsig_1_10z };
  assign celloutsig_0_19z = ~ celloutsig_0_14z[13:5];
  assign celloutsig_0_60z = { celloutsig_0_38z[4:3], celloutsig_0_34z } | celloutsig_0_9z[4:2];
  assign celloutsig_1_7z = { in_data[175:156], celloutsig_1_5z, celloutsig_1_6z } | { _00_, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_1z = { celloutsig_0_0z[15:11], celloutsig_0_0z } | in_data[46:22];
  assign celloutsig_0_29z = { celloutsig_0_14z[8:4], celloutsig_0_12z } | { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_3z = | in_data[57:51];
  assign celloutsig_0_15z = ~^ celloutsig_0_10z[11:7];
  assign celloutsig_0_0z = in_data[33:14] >> in_data[79:60];
  assign celloutsig_0_37z = { celloutsig_0_20z, celloutsig_0_22z } >> { celloutsig_0_9z[3:0], celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[135:132] >> in_data[163:160];
  assign celloutsig_1_6z = { celloutsig_1_2z[11], celloutsig_1_5z } >> _00_[11:4];
  assign celloutsig_0_9z = { in_data[63:61], celloutsig_0_7z, celloutsig_0_4z } >> celloutsig_0_1z[11:7];
  assign celloutsig_0_14z = { celloutsig_0_1z[19:12], celloutsig_0_4z, celloutsig_0_6z } >>> { celloutsig_0_0z[13:1], celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_6z[3:2], celloutsig_0_12z, celloutsig_0_15z } >>> { celloutsig_0_2z[3], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_0_27z = celloutsig_0_19z[3:0] ~^ { celloutsig_0_2z[0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_1_8z = { celloutsig_1_7z[24:17], celloutsig_1_6z } ^ { celloutsig_1_1z[5], celloutsig_1_6z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 15'h0000;
    else if (!clkin_data[96]) celloutsig_1_2z = { in_data[152:145], celloutsig_1_1z };
  assign { celloutsig_0_26z[9:5], celloutsig_0_26z[14:10], celloutsig_0_26z[15] } = { celloutsig_0_18z, _01_, celloutsig_0_2z, celloutsig_0_1z[0] } ~^ { celloutsig_0_19z[1], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_19z[6:2], celloutsig_0_19z[7] };
  assign celloutsig_0_26z[4:0] = 5'h1f;
  assign { out_data[144:128], out_data[96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
