
Battery_analyzer_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e84  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005f94  08005f94  00006f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800604c  0800604c  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800604c  0800604c  0000704c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006054  08006054  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006054  08006054  00007054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006058  08006058  00007058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800605c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b4  20000068  080060c4  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000304  2000041c  080060c4  0000841c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bec6  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000269f  00000000  00000000  00013f57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca8  00000000  00000000  000165f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009af  00000000  00000000  000172a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c54  00000000  00000000  00017c4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000100b7  00000000  00000000  000308a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008db68  00000000  00000000  0004095a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ce4c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000395c  00000000  00000000  000ce508  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000d1e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08005f7c 	.word	0x08005f7c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08005f7c 	.word	0x08005f7c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__aeabi_d2f>:
 8000a64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a68:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a6c:	bf24      	itt	cs
 8000a6e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a72:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a76:	d90d      	bls.n	8000a94 <__aeabi_d2f+0x30>
 8000a78:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a7c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a80:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a84:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a88:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a8c:	bf08      	it	eq
 8000a8e:	f020 0001 	biceq.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a98:	d121      	bne.n	8000ade <__aeabi_d2f+0x7a>
 8000a9a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a9e:	bfbc      	itt	lt
 8000aa0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aa4:	4770      	bxlt	lr
 8000aa6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aaa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aae:	f1c2 0218 	rsb	r2, r2, #24
 8000ab2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ab6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aba:	fa20 f002 	lsr.w	r0, r0, r2
 8000abe:	bf18      	it	ne
 8000ac0:	f040 0001 	orrne.w	r0, r0, #1
 8000ac4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000acc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad0:	ea40 000c 	orr.w	r0, r0, ip
 8000ad4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000adc:	e7cc      	b.n	8000a78 <__aeabi_d2f+0x14>
 8000ade:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae2:	d107      	bne.n	8000af4 <__aeabi_d2f+0x90>
 8000ae4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae8:	bf1e      	ittt	ne
 8000aea:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aee:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000af2:	4770      	bxne	lr
 8000af4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000afc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_frsub>:
 8000b04:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b08:	e002      	b.n	8000b10 <__addsf3>
 8000b0a:	bf00      	nop

08000b0c <__aeabi_fsub>:
 8000b0c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b10 <__addsf3>:
 8000b10:	0042      	lsls	r2, r0, #1
 8000b12:	bf1f      	itttt	ne
 8000b14:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b18:	ea92 0f03 	teqne	r2, r3
 8000b1c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b20:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b24:	d06a      	beq.n	8000bfc <__addsf3+0xec>
 8000b26:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b2a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b2e:	bfc1      	itttt	gt
 8000b30:	18d2      	addgt	r2, r2, r3
 8000b32:	4041      	eorgt	r1, r0
 8000b34:	4048      	eorgt	r0, r1
 8000b36:	4041      	eorgt	r1, r0
 8000b38:	bfb8      	it	lt
 8000b3a:	425b      	neglt	r3, r3
 8000b3c:	2b19      	cmp	r3, #25
 8000b3e:	bf88      	it	hi
 8000b40:	4770      	bxhi	lr
 8000b42:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b46:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b4a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b56:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b5a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b5e:	bf18      	it	ne
 8000b60:	4249      	negne	r1, r1
 8000b62:	ea92 0f03 	teq	r2, r3
 8000b66:	d03f      	beq.n	8000be8 <__addsf3+0xd8>
 8000b68:	f1a2 0201 	sub.w	r2, r2, #1
 8000b6c:	fa41 fc03 	asr.w	ip, r1, r3
 8000b70:	eb10 000c 	adds.w	r0, r0, ip
 8000b74:	f1c3 0320 	rsb	r3, r3, #32
 8000b78:	fa01 f103 	lsl.w	r1, r1, r3
 8000b7c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b80:	d502      	bpl.n	8000b88 <__addsf3+0x78>
 8000b82:	4249      	negs	r1, r1
 8000b84:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b88:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b8c:	d313      	bcc.n	8000bb6 <__addsf3+0xa6>
 8000b8e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b92:	d306      	bcc.n	8000ba2 <__addsf3+0x92>
 8000b94:	0840      	lsrs	r0, r0, #1
 8000b96:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b9a:	f102 0201 	add.w	r2, r2, #1
 8000b9e:	2afe      	cmp	r2, #254	@ 0xfe
 8000ba0:	d251      	bcs.n	8000c46 <__addsf3+0x136>
 8000ba2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ba6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000baa:	bf08      	it	eq
 8000bac:	f020 0001 	biceq.w	r0, r0, #1
 8000bb0:	ea40 0003 	orr.w	r0, r0, r3
 8000bb4:	4770      	bx	lr
 8000bb6:	0049      	lsls	r1, r1, #1
 8000bb8:	eb40 0000 	adc.w	r0, r0, r0
 8000bbc:	3a01      	subs	r2, #1
 8000bbe:	bf28      	it	cs
 8000bc0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bc4:	d2ed      	bcs.n	8000ba2 <__addsf3+0x92>
 8000bc6:	fab0 fc80 	clz	ip, r0
 8000bca:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bce:	ebb2 020c 	subs.w	r2, r2, ip
 8000bd2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bd6:	bfaa      	itet	ge
 8000bd8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bdc:	4252      	neglt	r2, r2
 8000bde:	4318      	orrge	r0, r3
 8000be0:	bfbc      	itt	lt
 8000be2:	40d0      	lsrlt	r0, r2
 8000be4:	4318      	orrlt	r0, r3
 8000be6:	4770      	bx	lr
 8000be8:	f092 0f00 	teq	r2, #0
 8000bec:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bf0:	bf06      	itte	eq
 8000bf2:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bf6:	3201      	addeq	r2, #1
 8000bf8:	3b01      	subne	r3, #1
 8000bfa:	e7b5      	b.n	8000b68 <__addsf3+0x58>
 8000bfc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c04:	bf18      	it	ne
 8000c06:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c0a:	d021      	beq.n	8000c50 <__addsf3+0x140>
 8000c0c:	ea92 0f03 	teq	r2, r3
 8000c10:	d004      	beq.n	8000c1c <__addsf3+0x10c>
 8000c12:	f092 0f00 	teq	r2, #0
 8000c16:	bf08      	it	eq
 8000c18:	4608      	moveq	r0, r1
 8000c1a:	4770      	bx	lr
 8000c1c:	ea90 0f01 	teq	r0, r1
 8000c20:	bf1c      	itt	ne
 8000c22:	2000      	movne	r0, #0
 8000c24:	4770      	bxne	lr
 8000c26:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c2a:	d104      	bne.n	8000c36 <__addsf3+0x126>
 8000c2c:	0040      	lsls	r0, r0, #1
 8000c2e:	bf28      	it	cs
 8000c30:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c34:	4770      	bx	lr
 8000c36:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c3a:	bf3c      	itt	cc
 8000c3c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c40:	4770      	bxcc	lr
 8000c42:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c46:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c4a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4e:	4770      	bx	lr
 8000c50:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c54:	bf16      	itet	ne
 8000c56:	4608      	movne	r0, r1
 8000c58:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c5c:	4601      	movne	r1, r0
 8000c5e:	0242      	lsls	r2, r0, #9
 8000c60:	bf06      	itte	eq
 8000c62:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c66:	ea90 0f01 	teqeq	r0, r1
 8000c6a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c6e:	4770      	bx	lr

08000c70 <__aeabi_ui2f>:
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	e004      	b.n	8000c80 <__aeabi_i2f+0x8>
 8000c76:	bf00      	nop

08000c78 <__aeabi_i2f>:
 8000c78:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c7c:	bf48      	it	mi
 8000c7e:	4240      	negmi	r0, r0
 8000c80:	ea5f 0c00 	movs.w	ip, r0
 8000c84:	bf08      	it	eq
 8000c86:	4770      	bxeq	lr
 8000c88:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c8c:	4601      	mov	r1, r0
 8000c8e:	f04f 0000 	mov.w	r0, #0
 8000c92:	e01c      	b.n	8000cce <__aeabi_l2f+0x2a>

08000c94 <__aeabi_ul2f>:
 8000c94:	ea50 0201 	orrs.w	r2, r0, r1
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f04f 0300 	mov.w	r3, #0
 8000ca0:	e00a      	b.n	8000cb8 <__aeabi_l2f+0x14>
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_l2f>:
 8000ca4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cb0:	d502      	bpl.n	8000cb8 <__aeabi_l2f+0x14>
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	ea5f 0c01 	movs.w	ip, r1
 8000cbc:	bf02      	ittt	eq
 8000cbe:	4684      	moveq	ip, r0
 8000cc0:	4601      	moveq	r1, r0
 8000cc2:	2000      	moveq	r0, #0
 8000cc4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cc8:	bf08      	it	eq
 8000cca:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cce:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cd2:	fabc f28c 	clz	r2, ip
 8000cd6:	3a08      	subs	r2, #8
 8000cd8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cdc:	db10      	blt.n	8000d00 <__aeabi_l2f+0x5c>
 8000cde:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ce2:	4463      	add	r3, ip
 8000ce4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ce8:	f1c2 0220 	rsb	r2, r2, #32
 8000cec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cf0:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf4:	eb43 0002 	adc.w	r0, r3, r2
 8000cf8:	bf08      	it	eq
 8000cfa:	f020 0001 	biceq.w	r0, r0, #1
 8000cfe:	4770      	bx	lr
 8000d00:	f102 0220 	add.w	r2, r2, #32
 8000d04:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d08:	f1c2 0220 	rsb	r2, r2, #32
 8000d0c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d10:	fa21 f202 	lsr.w	r2, r1, r2
 8000d14:	eb43 0002 	adc.w	r0, r3, r2
 8000d18:	bf08      	it	eq
 8000d1a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_f2iz>:
 8000d20:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d24:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d28:	d30f      	bcc.n	8000d4a <__aeabi_f2iz+0x2a>
 8000d2a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d2e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d32:	d90d      	bls.n	8000d50 <__aeabi_f2iz+0x30>
 8000d34:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d3c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d40:	fa23 f002 	lsr.w	r0, r3, r2
 8000d44:	bf18      	it	ne
 8000d46:	4240      	negne	r0, r0
 8000d48:	4770      	bx	lr
 8000d4a:	f04f 0000 	mov.w	r0, #0
 8000d4e:	4770      	bx	lr
 8000d50:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d54:	d101      	bne.n	8000d5a <__aeabi_f2iz+0x3a>
 8000d56:	0242      	lsls	r2, r0, #9
 8000d58:	d105      	bne.n	8000d66 <__aeabi_f2iz+0x46>
 8000d5a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000d5e:	bf08      	it	eq
 8000d60:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000d64:	4770      	bx	lr
 8000d66:	f04f 0000 	mov.w	r0, #0
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_f2uiz>:
 8000d6c:	0042      	lsls	r2, r0, #1
 8000d6e:	d20e      	bcs.n	8000d8e <__aeabi_f2uiz+0x22>
 8000d70:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d74:	d30b      	bcc.n	8000d8e <__aeabi_f2uiz+0x22>
 8000d76:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d7a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d7e:	d409      	bmi.n	8000d94 <__aeabi_f2uiz+0x28>
 8000d80:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d88:	fa23 f002 	lsr.w	r0, r3, r2
 8000d8c:	4770      	bx	lr
 8000d8e:	f04f 0000 	mov.w	r0, #0
 8000d92:	4770      	bx	lr
 8000d94:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d98:	d101      	bne.n	8000d9e <__aeabi_f2uiz+0x32>
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	d102      	bne.n	8000da4 <__aeabi_f2uiz+0x38>
 8000d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8000da2:	4770      	bx	lr
 8000da4:	f04f 0000 	mov.w	r0, #0
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop

08000dac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08a      	sub	sp, #40	@ 0x28
 8000db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000db2:	f107 031c 	add.w	r3, r7, #28
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
 8000dcc:	615a      	str	r2, [r3, #20]
 8000dce:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000dd2:	4a2f      	ldr	r2, [pc, #188]	@ (8000e90 <MX_ADC1_Init+0xe4>)
 8000dd4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000dd6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000dd8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ddc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dde:	4b2b      	ldr	r3, [pc, #172]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000de4:	4b29      	ldr	r3, [pc, #164]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000dea:	4b28      	ldr	r3, [pc, #160]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000dec:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000df0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000df2:	4b26      	ldr	r3, [pc, #152]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000df8:	4b24      	ldr	r3, [pc, #144]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dfe:	4823      	ldr	r0, [pc, #140]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000e00:	f001 f8cc 	bl	8001f9c <HAL_ADC_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000e0a:	f000 fdb9 	bl	8001980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e12:	2301      	movs	r3, #1
 8000e14:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000e16:	2303      	movs	r3, #3
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	4619      	mov	r1, r3
 8000e20:	481a      	ldr	r0, [pc, #104]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000e22:	f001 fb43 	bl	80024ac <HAL_ADC_ConfigChannel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 8000e2c:	f000 fda8 	bl	8001980 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e30:	2301      	movs	r3, #1
 8000e32:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e34:	2302      	movs	r3, #2
 8000e36:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e38:	f107 031c 	add.w	r3, r7, #28
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4813      	ldr	r0, [pc, #76]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000e40:	f001 fb34 	bl	80024ac <HAL_ADC_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8000e4a:	f000 fd99 	bl	8001980 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VREFINT;
 8000e4e:	2311      	movs	r3, #17
 8000e50:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e52:	2301      	movs	r3, #1
 8000e54:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000e5a:	2306      	movs	r3, #6
 8000e5c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e5e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000e62:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000e70:	463b      	mov	r3, r7
 8000e72:	4619      	mov	r1, r3
 8000e74:	4805      	ldr	r0, [pc, #20]	@ (8000e8c <MX_ADC1_Init+0xe0>)
 8000e76:	f001 ff77 	bl	8002d68 <HAL_ADCEx_InjectedConfigChannel>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000e80:	f000 fd7e 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	3728      	adds	r7, #40	@ 0x28
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20000084 	.word	0x20000084
 8000e90:	40012400 	.word	0x40012400

08000e94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b088      	sub	sp, #32
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e9c:	f107 0310 	add.w	r3, r7, #16
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a2c      	ldr	r2, [pc, #176]	@ (8000f60 <HAL_ADC_MspInit+0xcc>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d151      	bne.n	8000f58 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000eba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ebe:	6193      	str	r3, [r2, #24]
 8000ec0:	4b28      	ldr	r3, [pc, #160]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000ec2:	699b      	ldr	r3, [r3, #24]
 8000ec4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ecc:	4b25      	ldr	r3, [pc, #148]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000ece:	699b      	ldr	r3, [r3, #24]
 8000ed0:	4a24      	ldr	r2, [pc, #144]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000ed2:	f043 0304 	orr.w	r3, r3, #4
 8000ed6:	6193      	str	r3, [r2, #24]
 8000ed8:	4b22      	ldr	r3, [pc, #136]	@ (8000f64 <HAL_ADC_MspInit+0xd0>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	f003 0304 	and.w	r3, r3, #4
 8000ee0:	60bb      	str	r3, [r7, #8]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eec:	f107 0310 	add.w	r3, r7, #16
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481d      	ldr	r0, [pc, #116]	@ (8000f68 <HAL_ADC_MspInit+0xd4>)
 8000ef4:	f002 fbce 	bl	8003694 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000efa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f70 <HAL_ADC_MspInit+0xdc>)
 8000efc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efe:	4b1b      	ldr	r3, [pc, #108]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f04:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f0a:	4b18      	ldr	r3, [pc, #96]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f0c:	2280      	movs	r2, #128	@ 0x80
 8000f0e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f10:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f16:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f18:	4b14      	ldr	r3, [pc, #80]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f1a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f1e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f20:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f22:	2220      	movs	r2, #32
 8000f24:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f26:	4b11      	ldr	r3, [pc, #68]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f2c:	480f      	ldr	r0, [pc, #60]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f2e:	f002 f9c3 	bl	80032b8 <HAL_DMA_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000f38:	f000 fd22 	bl	8001980 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f40:	621a      	str	r2, [r3, #32]
 8000f42:	4a0a      	ldr	r2, [pc, #40]	@ (8000f6c <HAL_ADC_MspInit+0xd8>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2012      	movs	r0, #18
 8000f4e:	f002 f97c 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f52:	2012      	movs	r0, #18
 8000f54:	f002 f995 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f58:	bf00      	nop
 8000f5a:	3720      	adds	r7, #32
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	40012400 	.word	0x40012400
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40010800 	.word	0x40010800
 8000f6c:	200000b4 	.word	0x200000b4
 8000f70:	40020008 	.word	0x40020008

08000f74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fac <MX_DMA_Init+0x38>)
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000fac <MX_DMA_Init+0x38>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	6153      	str	r3, [r2, #20]
 8000f86:	4b09      	ldr	r3, [pc, #36]	@ (8000fac <MX_DMA_Init+0x38>)
 8000f88:	695b      	ldr	r3, [r3, #20]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	200b      	movs	r0, #11
 8000f98:	f002 f957 	bl	800324a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f9c:	200b      	movs	r0, #11
 8000f9e:	f002 f970 	bl	8003282 <HAL_NVIC_EnableIRQ>

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0310 	add.w	r3, r7, #16
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc4:	4b47      	ldr	r3, [pc, #284]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a46      	ldr	r2, [pc, #280]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fca:	f043 0310 	orr.w	r3, r3, #16
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b44      	ldr	r3, [pc, #272]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fdc:	4b41      	ldr	r3, [pc, #260]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a40      	ldr	r2, [pc, #256]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fe2:	f043 0320 	orr.w	r3, r3, #32
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0320 	and.w	r3, r3, #32
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	4a3a      	ldr	r2, [pc, #232]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8000ffa:	f043 0304 	orr.w	r3, r3, #4
 8000ffe:	6193      	str	r3, [r2, #24]
 8001000:	4b38      	ldr	r3, [pc, #224]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	607b      	str	r3, [r7, #4]
 800100a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800100c:	4b35      	ldr	r3, [pc, #212]	@ (80010e4 <MX_GPIO_Init+0x134>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	4a34      	ldr	r2, [pc, #208]	@ (80010e4 <MX_GPIO_Init+0x134>)
 8001012:	f043 0308 	orr.w	r3, r3, #8
 8001016:	6193      	str	r3, [r2, #24]
 8001018:	4b32      	ldr	r3, [pc, #200]	@ (80010e4 <MX_GPIO_Init+0x134>)
 800101a:	699b      	ldr	r3, [r3, #24]
 800101c:	f003 0308 	and.w	r3, r3, #8
 8001020:	603b      	str	r3, [r7, #0]
 8001022:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USER_LED_Pin|CHARGING_STATE_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800102a:	482f      	ldr	r0, [pc, #188]	@ (80010e8 <MX_GPIO_Init+0x138>)
 800102c:	f002 fcb6 	bl	800399c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RW_Pin|EN_Pin, GPIO_PIN_RESET);
 8001030:	2200      	movs	r2, #0
 8001032:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 8001036:	482d      	ldr	r0, [pc, #180]	@ (80010ec <MX_GPIO_Init+0x13c>)
 8001038:	f002 fcb0 	bl	800399c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001042:	482b      	ldr	r0, [pc, #172]	@ (80010f0 <MX_GPIO_Init+0x140>)
 8001044:	f002 fcaa 	bl	800399c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USER_LED_Pin CHARGING_STATE_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin|CHARGING_STATE_Pin;
 8001048:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800104c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104e:	2301      	movs	r3, #1
 8001050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2302      	movs	r3, #2
 8001058:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	4619      	mov	r1, r3
 8001060:	4821      	ldr	r0, [pc, #132]	@ (80010e8 <MX_GPIO_Init+0x138>)
 8001062:	f002 fb17 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_mode_Pin Button_add_Pin Button_sub_Pin */
  GPIO_InitStruct.Pin = Button_mode_Pin|Button_add_Pin|Button_sub_Pin;
 8001066:	f640 4302 	movw	r3, #3074	@ 0xc02
 800106a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800106c:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <MX_GPIO_Init+0x144>)
 800106e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001070:	2301      	movs	r3, #1
 8001072:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001074:	f107 0310 	add.w	r3, r7, #16
 8001078:	4619      	mov	r1, r3
 800107a:	481d      	ldr	r0, [pc, #116]	@ (80010f0 <MX_GPIO_Init+0x140>)
 800107c:	f002 fb0a 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin RW_Pin EN_Pin */
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin;
 8001080:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 8001084:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001086:	2301      	movs	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800108a:	2302      	movs	r3, #2
 800108c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800108e:	2303      	movs	r3, #3
 8001090:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001092:	f107 0310 	add.w	r3, r7, #16
 8001096:	4619      	mov	r1, r3
 8001098:	4814      	ldr	r0, [pc, #80]	@ (80010ec <MX_GPIO_Init+0x13c>)
 800109a:	f002 fafb 	bl	8003694 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800109e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80010a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4619      	mov	r1, r3
 80010b6:	480e      	ldr	r0, [pc, #56]	@ (80010f0 <MX_GPIO_Init+0x140>)
 80010b8:	f002 faec 	bl	8003694 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	2007      	movs	r0, #7
 80010c2:	f002 f8c2 	bl	800324a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80010c6:	2007      	movs	r0, #7
 80010c8:	f002 f8db 	bl	8003282 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010cc:	2200      	movs	r2, #0
 80010ce:	2100      	movs	r1, #0
 80010d0:	2028      	movs	r0, #40	@ 0x28
 80010d2:	f002 f8ba 	bl	800324a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010d6:	2028      	movs	r0, #40	@ 0x28
 80010d8:	f002 f8d3 	bl	8003282 <HAL_NVIC_EnableIRQ>

}
 80010dc:	bf00      	nop
 80010de:	3720      	adds	r7, #32
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40011000 	.word	0x40011000
 80010ec:	40010800 	.word	0x40010800
 80010f0:	40010c00 	.word	0x40010c00
 80010f4:	10110000 	.word	0x10110000

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fec7 	bl	8001e90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f8c7 	bl	8001294 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f7ff ff53 	bl	8000fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 800110a:	f7ff ff33 	bl	8000f74 <MX_DMA_Init>
  MX_TIM4_Init();
 800110e:	f000 fda3 	bl	8001c58 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001112:	f000 fd53 	bl	8001bbc <MX_TIM3_Init>
  MX_ADC1_Init();
 8001116:	f7ff fe49 	bl	8000dac <MX_ADC1_Init>
  MX_TIM2_Init();
 800111a:	f000 fd03 	bl	8001b24 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	if(HAL_ADCEx_Calibration_Start(&hadc1) !=HAL_OK)
 800111e:	4851      	ldr	r0, [pc, #324]	@ (8001264 <main+0x16c>)
 8001120:	f001 fbbe 	bl	80028a0 <HAL_ADCEx_Calibration_Start>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d007      	beq.n	800113a <main+0x42>
	{
		HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001130:	484d      	ldr	r0, [pc, #308]	@ (8001268 <main+0x170>)
 8001132:	f002 fc33 	bl	800399c <HAL_GPIO_WritePin>
		Error_Handler();
 8001136:	f000 fc23 	bl	8001980 <Error_Handler>
	}

	if(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK)//TIM2 for DELAY_US
 800113a:	484c      	ldr	r0, [pc, #304]	@ (800126c <main+0x174>)
 800113c:	f003 fa16 	bl	800456c <HAL_TIM_Base_Start_IT>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d007      	beq.n	8001156 <main+0x5e>
	{
		HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800114c:	4846      	ldr	r0, [pc, #280]	@ (8001268 <main+0x170>)
 800114e:	f002 fc25 	bl	800399c <HAL_GPIO_WritePin>
		Error_Handler();
 8001152:	f000 fc15 	bl	8001980 <Error_Handler>
	}

	HAL_Delay(500);// wait for DC point
 8001156:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800115a:	f000 fefb 	bl	8001f54 <HAL_Delay>

	//Read internal reference for VDDA
	HAL_ADCEx_InjectedStart(&hadc1);
 800115e:	4841      	ldr	r0, [pc, #260]	@ (8001264 <main+0x16c>)
 8001160:	f001 fc4c 	bl	80029fc <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(&hadc1, 500);
 8001164:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001168:	483e      	ldr	r0, [pc, #248]	@ (8001264 <main+0x16c>)
 800116a:	f001 fccd 	bl	8002b08 <HAL_ADCEx_InjectedPollForConversion>
	uint16_t Vadc = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800116e:	2101      	movs	r1, #1
 8001170:	483c      	ldr	r0, [pc, #240]	@ (8001264 <main+0x16c>)
 8001172:	f001 fdc1 	bl	8002cf8 <HAL_ADCEx_InjectedGetValue>
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]
	Vdda = 1.0*ADC_steps/Vadc*Vrefint;
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f9f5 	bl	800056c <__aeabi_i2d>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4939      	ldr	r1, [pc, #228]	@ (8001270 <main+0x178>)
 800118c:	f7ff fb82 	bl	8000894 <__aeabi_ddiv>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4610      	mov	r0, r2
 8001196:	4619      	mov	r1, r3
 8001198:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 800119c:	4b35      	ldr	r3, [pc, #212]	@ (8001274 <main+0x17c>)
 800119e:	f7ff fa4f 	bl	8000640 <__aeabi_dmul>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f7ff fc5b 	bl	8000a64 <__aeabi_d2f>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4a31      	ldr	r2, [pc, #196]	@ (8001278 <main+0x180>)
 80011b2:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if(updateScreenRequest)//only perfrom LCD switch states on gpio change
 80011b4:	4b31      	ldr	r3, [pc, #196]	@ (800127c <main+0x184>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <main+0xca>
		{
			updateScreen();
 80011be:	f000 f8e7 	bl	8001390 <updateScreen>
		}

		switch(STATE_MCU_CURRENT)
 80011c2:	4b2f      	ldr	r3, [pc, #188]	@ (8001280 <main+0x188>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	3b01      	subs	r3, #1
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	d845      	bhi.n	800125a <main+0x162>
 80011ce:	a201      	add	r2, pc, #4	@ (adr r2, 80011d4 <main+0xdc>)
 80011d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d4:	0800125b 	.word	0x0800125b
 80011d8:	080011e5 	.word	0x080011e5
 80011dc:	0800125b 	.word	0x0800125b
 80011e0:	0800125b 	.word	0x0800125b
		{
			break;
		}
		case  DISCHARGE:
		{
			if(STATE_MCU_CURRENT != STATE_MCU_PREVIOUS)
 80011e4:	4b26      	ldr	r3, [pc, #152]	@ (8001280 <main+0x188>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	4b26      	ldr	r3, [pc, #152]	@ (8001284 <main+0x18c>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d034      	beq.n	800125e <main+0x166>
			{
				if(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK)//TIM3 for SAMPLING
 80011f4:	4824      	ldr	r0, [pc, #144]	@ (8001288 <main+0x190>)
 80011f6:	f003 f9b9 	bl	800456c <HAL_TIM_Base_Start_IT>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d007      	beq.n	8001210 <main+0x118>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8001200:	2201      	movs	r2, #1
 8001202:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001206:	4818      	ldr	r0, [pc, #96]	@ (8001268 <main+0x170>)
 8001208:	f002 fbc8 	bl	800399c <HAL_GPIO_WritePin>
					Error_Handler();
 800120c:	f000 fbb8 	bl	8001980 <Error_Handler>
				}
				if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Values, ADC_DMA_SIZE)!=HAL_OK)//ADC SAMPLING DMA
 8001210:	2264      	movs	r2, #100	@ 0x64
 8001212:	491e      	ldr	r1, [pc, #120]	@ (800128c <main+0x194>)
 8001214:	4813      	ldr	r0, [pc, #76]	@ (8001264 <main+0x16c>)
 8001216:	f000 ff99 	bl	800214c <HAL_ADC_Start_DMA>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d007      	beq.n	8001230 <main+0x138>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8001220:	2201      	movs	r2, #1
 8001222:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001226:	4810      	ldr	r0, [pc, #64]	@ (8001268 <main+0x170>)
 8001228:	f002 fbb8 	bl	800399c <HAL_GPIO_WritePin>
					Error_Handler();
 800122c:	f000 fba8 	bl	8001980 <Error_Handler>
				}
				if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1)!=HAL_OK)//TIM4 for MOSFET PWM
 8001230:	2100      	movs	r1, #0
 8001232:	4817      	ldr	r0, [pc, #92]	@ (8001290 <main+0x198>)
 8001234:	f003 fa44 	bl	80046c0 <HAL_TIM_PWM_Start>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d007      	beq.n	800124e <main+0x156>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 800123e:	2201      	movs	r2, #1
 8001240:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001244:	4808      	ldr	r0, [pc, #32]	@ (8001268 <main+0x170>)
 8001246:	f002 fba9 	bl	800399c <HAL_GPIO_WritePin>
					Error_Handler();
 800124a:	f000 fb99 	bl	8001980 <Error_Handler>
				}
				STATE_MCU_PREVIOUS = STATE_MCU_CURRENT;
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <main+0x188>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <main+0x18c>)
 8001256:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001258:	e001      	b.n	800125e <main+0x166>
			break;
		}
		default:
		{

			break;
 800125a:	bf00      	nop
 800125c:	e7aa      	b.n	80011b4 <main+0xbc>
			break;
 800125e:	bf00      	nop
		if(updateScreenRequest)//only perfrom LCD switch states on gpio change
 8001260:	e7a8      	b.n	80011b4 <main+0xbc>
 8001262:	bf00      	nop
 8001264:	20000084 	.word	0x20000084
 8001268:	40011000 	.word	0x40011000
 800126c:	200001f4 	.word	0x200001f4
 8001270:	40b00000 	.word	0x40b00000
 8001274:	3ff33333 	.word	0x3ff33333
 8001278:	20000000 	.word	0x20000000
 800127c:	20000004 	.word	0x20000004
 8001280:	200000f8 	.word	0x200000f8
 8001284:	200000f9 	.word	0x200000f9
 8001288:	2000023c 	.word	0x2000023c
 800128c:	2000011c 	.word	0x2000011c
 8001290:	20000284 	.word	0x20000284

08001294 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b094      	sub	sp, #80	@ 0x50
 8001298:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800129e:	2228      	movs	r2, #40	@ 0x28
 80012a0:	2100      	movs	r1, #0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f004 f9f6 	bl	8005694 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
 80012b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012c4:	2301      	movs	r3, #1
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 fb90 	bl	80039fc <HAL_RCC_OscConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0x52>
  {
    Error_Handler();
 80012e2:	f000 fb4d 	bl	8001980 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e6:	230f      	movs	r3, #15
 80012e8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f002 fdfd 	bl	8003f00 <HAL_RCC_ClockConfig>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800130c:	f000 fb38 	bl	8001980 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001310:	2302      	movs	r3, #2
 8001312:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	4618      	mov	r0, r3
 800131c:	f002 ff6a 	bl	80041f4 <HAL_RCCEx_PeriphCLKConfig>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001326:	f000 fb2b 	bl	8001980 <Error_Handler>
  }
}
 800132a:	bf00      	nop
 800132c:	3750      	adds	r7, #80	@ 0x50
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <DELAY_US>:

/* USER CODE BEGIN 4 */
void DELAY_US(uint16_t TIME_US)
{
 8001332:	b480      	push	{r7}
 8001334:	b085      	sub	sp, #20
 8001336:	af00      	add	r7, sp, #0
 8001338:	4603      	mov	r3, r0
 800133a:	80fb      	strh	r3, [r7, #6]
	uint32_t old_timer_value = TIM2->CNT;
 800133c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001342:	60fb      	str	r3, [r7, #12]
	uint32_t target_time = (old_timer_value + TIME_US) % (TIM2->ARR + 1);
 8001344:	88fa      	ldrh	r2, [r7, #6]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4413      	add	r3, r2
 800134a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800134e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001350:	3201      	adds	r2, #1
 8001352:	fbb3 f1f2 	udiv	r1, r3, r2
 8001356:	fb01 f202 	mul.w	r2, r1, r2
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	60bb      	str	r3, [r7, #8]

	if (target_time < old_timer_value)  // Handle timer overflow
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	429a      	cmp	r2, r3
 8001364:	d206      	bcs.n	8001374 <DELAY_US+0x42>
	{
		while (TIM2->CNT >= old_timer_value);  // Wait for overflow
 8001366:	bf00      	nop
 8001368:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800136c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800136e:	68fa      	ldr	r2, [r7, #12]
 8001370:	429a      	cmp	r2, r3
 8001372:	d9f9      	bls.n	8001368 <DELAY_US+0x36>
	}

	while (TIM2->CNT < target_time);  // Wait until target time is reached
 8001374:	bf00      	nop
 8001376:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800137a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137c:	68ba      	ldr	r2, [r7, #8]
 800137e:	429a      	cmp	r2, r3
 8001380:	d8f9      	bhi.n	8001376 <DELAY_US+0x44>
}
 8001382:	bf00      	nop
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
	...

08001390 <updateScreen>:
void updateScreen()
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
	updateScreenRequest = 0;
 8001396:	4b4d      	ldr	r3, [pc, #308]	@ (80014cc <updateScreen+0x13c>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
	switch(STATE_MCU_CURRENT)
 800139c:	4b4c      	ldr	r3, [pc, #304]	@ (80014d0 <updateScreen+0x140>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	f200 808d 	bhi.w	80014c2 <updateScreen+0x132>
 80013a8:	a201      	add	r2, pc, #4	@ (adr r2, 80013b0 <updateScreen+0x20>)
 80013aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ae:	bf00      	nop
 80013b0:	080013c5 	.word	0x080013c5
 80013b4:	08001401 	.word	0x08001401
 80013b8:	080014c3 	.word	0x080014c3
 80013bc:	080014c3 	.word	0x080014c3
 80013c0:	080014c3 	.word	0x080014c3
	{
	case  START:
	{
		LCD_Init();
 80013c4:	f004 f898 	bl	80054f8 <LCD_Init>

		sprintf(LCD_buffer,"Battery analyzer");
 80013c8:	4942      	ldr	r1, [pc, #264]	@ (80014d4 <updateScreen+0x144>)
 80013ca:	4843      	ldr	r0, [pc, #268]	@ (80014d8 <updateScreen+0x148>)
 80013cc:	f004 f926 	bl	800561c <siprintf>
		formatCharToLCD(LCD_buffer,0,0,ALIGN_LEFT);
 80013d0:	2301      	movs	r3, #1
 80013d2:	2200      	movs	r2, #0
 80013d4:	2100      	movs	r1, #0
 80013d6:	4840      	ldr	r0, [pc, #256]	@ (80014d8 <updateScreen+0x148>)
 80013d8:	f000 f892 	bl	8001500 <formatCharToLCD>

		sprintf(LCD_buffer,"BatLinux");
 80013dc:	493f      	ldr	r1, [pc, #252]	@ (80014dc <updateScreen+0x14c>)
 80013de:	483e      	ldr	r0, [pc, #248]	@ (80014d8 <updateScreen+0x148>)
 80013e0:	f004 f91c 	bl	800561c <siprintf>
		formatCharToLCD(LCD_buffer,0,1,ALIGN_CENTER);
 80013e4:	2303      	movs	r3, #3
 80013e6:	2201      	movs	r2, #1
 80013e8:	2100      	movs	r1, #0
 80013ea:	483b      	ldr	r0, [pc, #236]	@ (80014d8 <updateScreen+0x148>)
 80013ec:	f000 f888 	bl	8001500 <formatCharToLCD>

		HAL_Delay(1000);
 80013f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013f4:	f000 fdae 	bl	8001f54 <HAL_Delay>
		STATE_MCU_CURRENT = SETUP;
 80013f8:	4b35      	ldr	r3, [pc, #212]	@ (80014d0 <updateScreen+0x140>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	701a      	strb	r2, [r3, #0]
		break;
 80013fe:	e061      	b.n	80014c4 <updateScreen+0x134>
	}
	case  SETUP:
	{
		switch(SETUP_CONFIGURATION)
 8001400:	4b37      	ldr	r3, [pc, #220]	@ (80014e0 <updateScreen+0x150>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <updateScreen+0x80>
 800140a:	2b01      	cmp	r3, #1
 800140c:	d019      	beq.n	8001442 <updateScreen+0xb2>
 800140e:	e054      	b.n	80014ba <updateScreen+0x12a>
		{
		case(SETUP_PARAM_DISCHARGE_CURRENT):
					{
			sprintf(LCD_buffer,"Current, mA");
 8001410:	4934      	ldr	r1, [pc, #208]	@ (80014e4 <updateScreen+0x154>)
 8001412:	4831      	ldr	r0, [pc, #196]	@ (80014d8 <updateScreen+0x148>)
 8001414:	f004 f902 	bl	800561c <siprintf>
			formatCharToLCD(LCD_buffer,0,0,ALIGN_CENTER);
 8001418:	2303      	movs	r3, #3
 800141a:	2200      	movs	r2, #0
 800141c:	2100      	movs	r1, #0
 800141e:	482e      	ldr	r0, [pc, #184]	@ (80014d8 <updateScreen+0x148>)
 8001420:	f000 f86e 	bl	8001500 <formatCharToLCD>

			sprintf(LCD_buffer,"%d",Discharge_current);
 8001424:	4b30      	ldr	r3, [pc, #192]	@ (80014e8 <updateScreen+0x158>)
 8001426:	881b      	ldrh	r3, [r3, #0]
 8001428:	b29b      	uxth	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	492f      	ldr	r1, [pc, #188]	@ (80014ec <updateScreen+0x15c>)
 800142e:	482a      	ldr	r0, [pc, #168]	@ (80014d8 <updateScreen+0x148>)
 8001430:	f004 f8f4 	bl	800561c <siprintf>
			formatCharToLCD(LCD_buffer,0,1,ALIGN_CENTER);
 8001434:	2303      	movs	r3, #3
 8001436:	2201      	movs	r2, #1
 8001438:	2100      	movs	r1, #0
 800143a:	4827      	ldr	r0, [pc, #156]	@ (80014d8 <updateScreen+0x148>)
 800143c:	f000 f860 	bl	8001500 <formatCharToLCD>
			break;
 8001440:	e03e      	b.n	80014c0 <updateScreen+0x130>
					}
		case(SETUP_PARAM_CUTOFF_VOLTAGE):
					{
			sprintf(LCD_buffer,"Voltage, V");
 8001442:	492b      	ldr	r1, [pc, #172]	@ (80014f0 <updateScreen+0x160>)
 8001444:	4824      	ldr	r0, [pc, #144]	@ (80014d8 <updateScreen+0x148>)
 8001446:	f004 f8e9 	bl	800561c <siprintf>
			formatCharToLCD(LCD_buffer,0,0,ALIGN_CENTER);
 800144a:	2303      	movs	r3, #3
 800144c:	2200      	movs	r2, #0
 800144e:	2100      	movs	r1, #0
 8001450:	4821      	ldr	r0, [pc, #132]	@ (80014d8 <updateScreen+0x148>)
 8001452:	f000 f855 	bl	8001500 <formatCharToLCD>

			//no float support (+10 kB flash)
			uint8_t separator = 10*Cutoff_voltage-10*(int)Cutoff_voltage;
 8001456:	4b27      	ldr	r3, [pc, #156]	@ (80014f4 <updateScreen+0x164>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4927      	ldr	r1, [pc, #156]	@ (80014f8 <updateScreen+0x168>)
 800145c:	4618      	mov	r0, r3
 800145e:	f7fe fe7f 	bl	8000160 <__aeabi_fmul>
 8001462:	4603      	mov	r3, r0
 8001464:	461c      	mov	r4, r3
 8001466:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <updateScreen+0x164>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff fc58 	bl	8000d20 <__aeabi_f2iz>
 8001470:	4602      	mov	r2, r0
 8001472:	4613      	mov	r3, r2
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fbfc 	bl	8000c78 <__aeabi_i2f>
 8001480:	4603      	mov	r3, r0
 8001482:	4619      	mov	r1, r3
 8001484:	4620      	mov	r0, r4
 8001486:	f7ff fb41 	bl	8000b0c <__aeabi_fsub>
 800148a:	4603      	mov	r3, r0
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fc6d 	bl	8000d6c <__aeabi_f2uiz>
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
			sprintf(LCD_buffer,"%d.%d",(int)Cutoff_voltage,separator);
 8001496:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <updateScreen+0x164>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff fc40 	bl	8000d20 <__aeabi_f2iz>
 80014a0:	4602      	mov	r2, r0
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	4915      	ldr	r1, [pc, #84]	@ (80014fc <updateScreen+0x16c>)
 80014a6:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <updateScreen+0x148>)
 80014a8:	f004 f8b8 	bl	800561c <siprintf>
			formatCharToLCD(LCD_buffer,1,1,ALIGN_CENTER);
 80014ac:	2303      	movs	r3, #3
 80014ae:	2201      	movs	r2, #1
 80014b0:	2101      	movs	r1, #1
 80014b2:	4809      	ldr	r0, [pc, #36]	@ (80014d8 <updateScreen+0x148>)
 80014b4:	f000 f824 	bl	8001500 <formatCharToLCD>
			break;
 80014b8:	e002      	b.n	80014c0 <updateScreen+0x130>
					}
		default:
			LCD_CLEAR();
 80014ba:	f004 f815 	bl	80054e8 <LCD_CLEAR>
			break;
 80014be:	bf00      	nop
		}
		break;
 80014c0:	e000      	b.n	80014c4 <updateScreen+0x134>
		break;
	}
	default:
	{

		break;
 80014c2:	bf00      	nop
	}
	}
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd90      	pop	{r4, r7, pc}
 80014cc:	20000004 	.word	0x20000004
 80014d0:	200000f8 	.word	0x200000f8
 80014d4:	08005f94 	.word	0x08005f94
 80014d8:	200000fc 	.word	0x200000fc
 80014dc:	08005fa8 	.word	0x08005fa8
 80014e0:	200000fa 	.word	0x200000fa
 80014e4:	08005fb4 	.word	0x08005fb4
 80014e8:	20000006 	.word	0x20000006
 80014ec:	08005fc0 	.word	0x08005fc0
 80014f0:	08005fc4 	.word	0x08005fc4
 80014f4:	20000008 	.word	0x20000008
 80014f8:	41200000 	.word	0x41200000
 80014fc:	08005fd0 	.word	0x08005fd0

08001500 <formatCharToLCD>:
//Add padding for LCD display
//If padding is added, place is 0, level is dependant on LCD top(0) or bottom(1)
void formatCharToLCD(char* message, uint8_t place, uint8_t level, uint8_t Padding)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	4608      	mov	r0, r1
 800150a:	4611      	mov	r1, r2
 800150c:	461a      	mov	r2, r3
 800150e:	4603      	mov	r3, r0
 8001510:	70fb      	strb	r3, [r7, #3]
 8001512:	460b      	mov	r3, r1
 8001514:	70bb      	strb	r3, [r7, #2]
 8001516:	4613      	mov	r3, r2
 8001518:	707b      	strb	r3, [r7, #1]
	static uint8_t buffer_size;
	buffer_size = strlen(message);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7fe fe18 	bl	8000150 <strlen>
 8001520:	4603      	mov	r3, r0
 8001522:	b2da      	uxtb	r2, r3
 8001524:	4b25      	ldr	r3, [pc, #148]	@ (80015bc <formatCharToLCD+0xbc>)
 8001526:	701a      	strb	r2, [r3, #0]
	if(buffer_size != 0 && buffer_size <= LCD_COLS)
 8001528:	4b24      	ldr	r3, [pc, #144]	@ (80015bc <formatCharToLCD+0xbc>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d041      	beq.n	80015b4 <formatCharToLCD+0xb4>
 8001530:	4b22      	ldr	r3, [pc, #136]	@ (80015bc <formatCharToLCD+0xbc>)
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b10      	cmp	r3, #16
 8001536:	d83d      	bhi.n	80015b4 <formatCharToLCD+0xb4>
	{
		if(Padding==ALIGN_NO)
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d106      	bne.n	800154c <formatCharToLCD+0x4c>
		{
			LCD_SEND_STR(message,place, level);
 800153e:	78ba      	ldrb	r2, [r7, #2]
 8001540:	78fb      	ldrb	r3, [r7, #3]
 8001542:	4619      	mov	r1, r3
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f004 f82f 	bl	80055a8 <LCD_SEND_STR>
 800154a:	e033      	b.n	80015b4 <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_LEFT)
 800154c:	787b      	ldrb	r3, [r7, #1]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d10d      	bne.n	800156e <formatCharToLCD+0x6e>
		{
			charAddPadding(message, ALIGN_LEFT, buffer_size);
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <formatCharToLCD+0xbc>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	2101      	movs	r1, #1
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f000 f830 	bl	80015c0 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 8001560:	78bb      	ldrb	r3, [r7, #2]
 8001562:	461a      	mov	r2, r3
 8001564:	2100      	movs	r1, #0
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f004 f81e 	bl	80055a8 <LCD_SEND_STR>
 800156c:	e022      	b.n	80015b4 <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_RIGHT)
 800156e:	787b      	ldrb	r3, [r7, #1]
 8001570:	2b02      	cmp	r3, #2
 8001572:	d10d      	bne.n	8001590 <formatCharToLCD+0x90>
		{
			charAddPadding(message, ALIGN_RIGHT, buffer_size);
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <formatCharToLCD+0xbc>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	2102      	movs	r1, #2
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f000 f81f 	bl	80015c0 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 8001582:	78bb      	ldrb	r3, [r7, #2]
 8001584:	461a      	mov	r2, r3
 8001586:	2100      	movs	r1, #0
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f004 f80d 	bl	80055a8 <LCD_SEND_STR>
 800158e:	e011      	b.n	80015b4 <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_CENTER)
 8001590:	787b      	ldrb	r3, [r7, #1]
 8001592:	2b03      	cmp	r3, #3
 8001594:	d10d      	bne.n	80015b2 <formatCharToLCD+0xb2>
		{
			charAddPadding(message, ALIGN_CENTER, buffer_size);
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <formatCharToLCD+0xbc>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	461a      	mov	r2, r3
 800159c:	2103      	movs	r1, #3
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f80e 	bl	80015c0 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 80015a4:	78bb      	ldrb	r3, [r7, #2]
 80015a6:	461a      	mov	r2, r3
 80015a8:	2100      	movs	r1, #0
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f003 fffc 	bl	80055a8 <LCD_SEND_STR>
 80015b0:	e000      	b.n	80015b4 <formatCharToLCD+0xb4>
		}
		else return;
 80015b2:	bf00      	nop
	}
}
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	200001ec 	.word	0x200001ec

080015c0 <charAddPadding>:

void charAddPadding(char* buffer, uint8_t align,uint8_t size)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	70fb      	strb	r3, [r7, #3]
 80015cc:	4613      	mov	r3, r2
 80015ce:	70bb      	strb	r3, [r7, #2]
	if(align == ALIGN_LEFT)
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d10e      	bne.n	80015f4 <charAddPadding+0x34>
	{
		for(uint8_t i = size;i<LCD_COLS;i++)
 80015d6:	78bb      	ldrb	r3, [r7, #2]
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	e007      	b.n	80015ec <charAddPadding+0x2c>
		{
			buffer[i] = ' ';
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	2220      	movs	r2, #32
 80015e4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = size;i<LCD_COLS;i++)
 80015e6:	7bfb      	ldrb	r3, [r7, #15]
 80015e8:	3301      	adds	r3, #1
 80015ea:	73fb      	strb	r3, [r7, #15]
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	2b0f      	cmp	r3, #15
 80015f0:	d9f4      	bls.n	80015dc <charAddPadding+0x1c>
 80015f2:	e054      	b.n	800169e <charAddPadding+0xde>
		}
	}
	else if(align == ALIGN_RIGHT)
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d11c      	bne.n	8001634 <charAddPadding+0x74>
	{
		memmove(buffer+(LCD_COLS-size),buffer,size);// shift to the right
 80015fa:	78bb      	ldrb	r3, [r7, #2]
 80015fc:	f1c3 0310 	rsb	r3, r3, #16
 8001600:	461a      	mov	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	78ba      	ldrb	r2, [r7, #2]
 8001608:	6879      	ldr	r1, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f004 f828 	bl	8005660 <memmove>
		for(uint8_t i = 0;i<LCD_COLS-size;i++)
 8001610:	2300      	movs	r3, #0
 8001612:	73bb      	strb	r3, [r7, #14]
 8001614:	e007      	b.n	8001626 <charAddPadding+0x66>
		{
			buffer[i] = ' ';
 8001616:	7bbb      	ldrb	r3, [r7, #14]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	4413      	add	r3, r2
 800161c:	2220      	movs	r2, #32
 800161e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0;i<LCD_COLS-size;i++)
 8001620:	7bbb      	ldrb	r3, [r7, #14]
 8001622:	3301      	adds	r3, #1
 8001624:	73bb      	strb	r3, [r7, #14]
 8001626:	7bba      	ldrb	r2, [r7, #14]
 8001628:	78bb      	ldrb	r3, [r7, #2]
 800162a:	f1c3 0310 	rsb	r3, r3, #16
 800162e:	429a      	cmp	r2, r3
 8001630:	dbf1      	blt.n	8001616 <charAddPadding+0x56>
 8001632:	e034      	b.n	800169e <charAddPadding+0xde>
		}
	}
	else if(align == ALIGN_CENTER)
 8001634:	78fb      	ldrb	r3, [r7, #3]
 8001636:	2b03      	cmp	r3, #3
 8001638:	d130      	bne.n	800169c <charAddPadding+0xdc>
	{
		uint8_t start_place = (LCD_COLS - size)/2;//left side
 800163a:	78bb      	ldrb	r3, [r7, #2]
 800163c:	f1c3 0310 	rsb	r3, r3, #16
 8001640:	0fda      	lsrs	r2, r3, #31
 8001642:	4413      	add	r3, r2
 8001644:	105b      	asrs	r3, r3, #1
 8001646:	72fb      	strb	r3, [r7, #11]
		memmove(buffer+start_place,buffer,size);// shift to the right
 8001648:	7afb      	ldrb	r3, [r7, #11]
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	78ba      	ldrb	r2, [r7, #2]
 8001650:	6879      	ldr	r1, [r7, #4]
 8001652:	4618      	mov	r0, r3
 8001654:	f004 f804 	bl	8005660 <memmove>
		for(uint8_t i = 0;i<start_place;i++)
 8001658:	2300      	movs	r3, #0
 800165a:	737b      	strb	r3, [r7, #13]
 800165c:	e007      	b.n	800166e <charAddPadding+0xae>
		{
			buffer[i] = ' ';
 800165e:	7b7b      	ldrb	r3, [r7, #13]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	4413      	add	r3, r2
 8001664:	2220      	movs	r2, #32
 8001666:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0;i<start_place;i++)
 8001668:	7b7b      	ldrb	r3, [r7, #13]
 800166a:	3301      	adds	r3, #1
 800166c:	737b      	strb	r3, [r7, #13]
 800166e:	7b7a      	ldrb	r2, [r7, #13]
 8001670:	7afb      	ldrb	r3, [r7, #11]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3f3      	bcc.n	800165e <charAddPadding+0x9e>
		}
		start_place +=size;//right side
 8001676:	7afa      	ldrb	r2, [r7, #11]
 8001678:	78bb      	ldrb	r3, [r7, #2]
 800167a:	4413      	add	r3, r2
 800167c:	72fb      	strb	r3, [r7, #11]
		for(uint8_t i = start_place;i<LCD_COLS;i++)
 800167e:	7afb      	ldrb	r3, [r7, #11]
 8001680:	733b      	strb	r3, [r7, #12]
 8001682:	e007      	b.n	8001694 <charAddPadding+0xd4>
		{
			buffer[i] = ' ';
 8001684:	7b3b      	ldrb	r3, [r7, #12]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	4413      	add	r3, r2
 800168a:	2220      	movs	r2, #32
 800168c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = start_place;i<LCD_COLS;i++)
 800168e:	7b3b      	ldrb	r3, [r7, #12]
 8001690:	3301      	adds	r3, #1
 8001692:	733b      	strb	r3, [r7, #12]
 8001694:	7b3b      	ldrb	r3, [r7, #12]
 8001696:	2b0f      	cmp	r3, #15
 8001698:	d9f4      	bls.n	8001684 <charAddPadding+0xc4>
 800169a:	e000      	b.n	800169e <charAddPadding+0xde>
		}
	}
	else
	{
		return;
 800169c:	bf00      	nop
	}
}
 800169e:	3710      	adds	r7, #16
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	0000      	movs	r0, r0
	...

080016a8 <HAL_GPIO_EXTI_Callback>:

//INTERRUPT CALLBACKS

//EXTI
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	80fb      	strh	r3, [r7, #6]
	//test what button is pressed
	//IMPLEMENT THE STARTING PROCESS
	STATE_MCU_CURRENT = DISCHARGE;
 80016b2:	4b41      	ldr	r3, [pc, #260]	@ (80017b8 <HAL_GPIO_EXTI_Callback+0x110>)
 80016b4:	2202      	movs	r2, #2
 80016b6:	701a      	strb	r2, [r3, #0]
	STATE_MCU_PREVIOUS = SETUP;
 80016b8:	4b40      	ldr	r3, [pc, #256]	@ (80017bc <HAL_GPIO_EXTI_Callback+0x114>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
	if(STATE_MCU_CURRENT != SETUP)
 80016be:	4b3e      	ldr	r3, [pc, #248]	@ (80017b8 <HAL_GPIO_EXTI_Callback+0x110>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d168      	bne.n	800179a <HAL_GPIO_EXTI_Callback+0xf2>
	{
		return;
	}
	updateScreenRequest = 1;
 80016c8:	4b3d      	ldr	r3, [pc, #244]	@ (80017c0 <HAL_GPIO_EXTI_Callback+0x118>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	701a      	strb	r2, [r3, #0]
	switch(GPIO_Pin)
 80016ce:	88fb      	ldrh	r3, [r7, #6]
 80016d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016d4:	d03b      	beq.n	800174e <HAL_GPIO_EXTI_Callback+0xa6>
 80016d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016da:	dc60      	bgt.n	800179e <HAL_GPIO_EXTI_Callback+0xf6>
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d003      	beq.n	80016e8 <HAL_GPIO_EXTI_Callback+0x40>
 80016e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016e4:	d00d      	beq.n	8001702 <HAL_GPIO_EXTI_Callback+0x5a>
		break;
			}
	default:
	{

		break;
 80016e6:	e05a      	b.n	800179e <HAL_GPIO_EXTI_Callback+0xf6>
		SETUP_CONFIGURATION = 	(SETUP_CONFIGURATION+1)%SETUP_PARAM_COUNT;
 80016e8:	4b36      	ldr	r3, [pc, #216]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	bfb8      	it	lt
 80016f8:	425b      	neglt	r3, r3
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b31      	ldr	r3, [pc, #196]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 80016fe:	701a      	strb	r2, [r3, #0]
		break;
 8001700:	e052      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x100>
		if(SETUP_CONFIGURATION == SETUP_PARAM_CUTOFF_VOLTAGE)
 8001702:	4b30      	ldr	r3, [pc, #192]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	b2db      	uxtb	r3, r3
 8001708:	2b01      	cmp	r3, #1
 800170a:	d113      	bne.n	8001734 <HAL_GPIO_EXTI_Callback+0x8c>
			Cutoff_voltage += 0.05;// 50 mV step
 800170c:	4b2e      	ldr	r3, [pc, #184]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x120>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe ff3d 	bl	8000590 <__aeabi_f2d>
 8001716:	a326      	add	r3, pc, #152	@ (adr r3, 80017b0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7fe fdda 	bl	80002d4 <__adddf3>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4610      	mov	r0, r2
 8001726:	4619      	mov	r1, r3
 8001728:	f7ff f99c 	bl	8000a64 <__aeabi_d2f>
 800172c:	4603      	mov	r3, r0
 800172e:	4a26      	ldr	r2, [pc, #152]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x120>)
 8001730:	6013      	str	r3, [r2, #0]
		break;
 8001732:	e036      	b.n	80017a2 <HAL_GPIO_EXTI_Callback+0xfa>
		else if(SETUP_CONFIGURATION == SETUP_PARAM_DISCHARGE_CURRENT)
 8001734:	4b23      	ldr	r3, [pc, #140]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d131      	bne.n	80017a2 <HAL_GPIO_EXTI_Callback+0xfa>
			Discharge_current+=10;// 10 mA step
 800173e:	4b23      	ldr	r3, [pc, #140]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x124>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	b29b      	uxth	r3, r3
 8001744:	330a      	adds	r3, #10
 8001746:	b29a      	uxth	r2, r3
 8001748:	4b20      	ldr	r3, [pc, #128]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x124>)
 800174a:	801a      	strh	r2, [r3, #0]
		break;
 800174c:	e029      	b.n	80017a2 <HAL_GPIO_EXTI_Callback+0xfa>
		if(SETUP_CONFIGURATION == SETUP_PARAM_CUTOFF_VOLTAGE)
 800174e:	4b1d      	ldr	r3, [pc, #116]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b01      	cmp	r3, #1
 8001756:	d113      	bne.n	8001780 <HAL_GPIO_EXTI_Callback+0xd8>
			Cutoff_voltage -= 0.05;// 50 mV step
 8001758:	4b1b      	ldr	r3, [pc, #108]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x120>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe ff17 	bl	8000590 <__aeabi_f2d>
 8001762:	a313      	add	r3, pc, #76	@ (adr r3, 80017b0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	f7fe fdb2 	bl	80002d0 <__aeabi_dsub>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	4610      	mov	r0, r2
 8001772:	4619      	mov	r1, r3
 8001774:	f7ff f976 	bl	8000a64 <__aeabi_d2f>
 8001778:	4603      	mov	r3, r0
 800177a:	4a13      	ldr	r2, [pc, #76]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x120>)
 800177c:	6013      	str	r3, [r2, #0]
		break;
 800177e:	e012      	b.n	80017a6 <HAL_GPIO_EXTI_Callback+0xfe>
		else if(SETUP_CONFIGURATION == SETUP_PARAM_DISCHARGE_CURRENT)
 8001780:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10d      	bne.n	80017a6 <HAL_GPIO_EXTI_Callback+0xfe>
			Discharge_current-=10;// 10 mA step
 800178a:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x124>)
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	b29b      	uxth	r3, r3
 8001790:	3b0a      	subs	r3, #10
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b0d      	ldr	r3, [pc, #52]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x124>)
 8001796:	801a      	strh	r2, [r3, #0]
		break;
 8001798:	e005      	b.n	80017a6 <HAL_GPIO_EXTI_Callback+0xfe>
		return;
 800179a:	bf00      	nop
 800179c:	e004      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x100>
		break;
 800179e:	bf00      	nop
 80017a0:	e002      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x100>
		break;
 80017a2:	bf00      	nop
 80017a4:	e000      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x100>
		break;
 80017a6:	bf00      	nop
	}
	}
}
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	9999999a 	.word	0x9999999a
 80017b4:	3fa99999 	.word	0x3fa99999
 80017b8:	200000f8 	.word	0x200000f8
 80017bc:	200000f9 	.word	0x200000f9
 80017c0:	20000004 	.word	0x20000004
 80017c4:	200000fa 	.word	0x200000fa
 80017c8:	20000008 	.word	0x20000008
 80017cc:	20000006 	.word	0x20000006

080017d0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	uint32_t adc_sum[2] = {0};
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]

	for(uint16_t i = 0; i < (ADC_DMA_SIZE/2)-1; i=i+2)
 80017e2:	2300      	movs	r3, #0
 80017e4:	82fb      	strh	r3, [r7, #22]
 80017e6:	e011      	b.n	800180c <HAL_ADC_ConvHalfCpltCallback+0x3c>
	{
		adc_sum[0] += ADC_Values[i];//first channel
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	8afa      	ldrh	r2, [r7, #22]
 80017ec:	492a      	ldr	r1, [pc, #168]	@ (8001898 <HAL_ADC_ConvHalfCpltCallback+0xc8>)
 80017ee:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80017f2:	4413      	add	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]
		adc_sum[1] += ADC_Values[i+1];//second channel
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	8afa      	ldrh	r2, [r7, #22]
 80017fa:	3201      	adds	r2, #1
 80017fc:	4926      	ldr	r1, [pc, #152]	@ (8001898 <HAL_ADC_ConvHalfCpltCallback+0xc8>)
 80017fe:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001802:	4413      	add	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
	for(uint16_t i = 0; i < (ADC_DMA_SIZE/2)-1; i=i+2)
 8001806:	8afb      	ldrh	r3, [r7, #22]
 8001808:	3302      	adds	r3, #2
 800180a:	82fb      	strh	r3, [r7, #22]
 800180c:	8afb      	ldrh	r3, [r7, #22]
 800180e:	2b30      	cmp	r3, #48	@ 0x30
 8001810:	d9ea      	bls.n	80017e8 <HAL_ADC_ConvHalfCpltCallback+0x18>
	}

	ADC_VOLTAGES_MEAN[0] = 4.0*(float)adc_sum[0]/ADC_DMA_SIZE;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fa2b 	bl	8000c70 <__aeabi_ui2f>
 800181a:	4603      	mov	r3, r0
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe feb7 	bl	8000590 <__aeabi_f2d>
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b1d      	ldr	r3, [pc, #116]	@ (800189c <HAL_ADC_ConvHalfCpltCallback+0xcc>)
 8001828:	f7fe ff0a 	bl	8000640 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <HAL_ADC_ConvHalfCpltCallback+0xd0>)
 800183a:	f7ff f82b 	bl	8000894 <__aeabi_ddiv>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4610      	mov	r0, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff f90d 	bl	8000a64 <__aeabi_d2f>
 800184a:	4603      	mov	r3, r0
 800184c:	4a15      	ldr	r2, [pc, #84]	@ (80018a4 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 800184e:	6013      	str	r3, [r2, #0]
	ADC_VOLTAGES_MEAN[1] = 4.0*(float)adc_sum[1]/(ADC_DMA_SIZE);
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fa0c 	bl	8000c70 <__aeabi_ui2f>
 8001858:	4603      	mov	r3, r0
 800185a:	4618      	mov	r0, r3
 800185c:	f7fe fe98 	bl	8000590 <__aeabi_f2d>
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	4b0d      	ldr	r3, [pc, #52]	@ (800189c <HAL_ADC_ConvHalfCpltCallback+0xcc>)
 8001866:	f7fe feeb 	bl	8000640 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <HAL_ADC_ConvHalfCpltCallback+0xd0>)
 8001878:	f7ff f80c 	bl	8000894 <__aeabi_ddiv>
 800187c:	4602      	mov	r2, r0
 800187e:	460b      	mov	r3, r1
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	f7ff f8ee 	bl	8000a64 <__aeabi_d2f>
 8001888:	4603      	mov	r3, r0
 800188a:	4a06      	ldr	r2, [pc, #24]	@ (80018a4 <HAL_ADC_ConvHalfCpltCallback+0xd4>)
 800188c:	6053      	str	r3, [r2, #4]
}
 800188e:	bf00      	nop
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	2000011c 	.word	0x2000011c
 800189c:	40100000 	.word	0x40100000
 80018a0:	40590000 	.word	0x40590000
 80018a4:	200001e4 	.word	0x200001e4

080018a8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
	uint32_t adc_sum[2] = {0};
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]

	for(uint16_t i = (ADC_DMA_SIZE/2); i < ADC_DMA_SIZE; i=i+2)
 80018ba:	2332      	movs	r3, #50	@ 0x32
 80018bc:	82fb      	strh	r3, [r7, #22]
 80018be:	e011      	b.n	80018e4 <HAL_ADC_ConvCpltCallback+0x3c>
	{
		adc_sum[0] += ADC_Values[i];//first channel
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	8afa      	ldrh	r2, [r7, #22]
 80018c4:	492a      	ldr	r1, [pc, #168]	@ (8001970 <HAL_ADC_ConvCpltCallback+0xc8>)
 80018c6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80018ca:	4413      	add	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
		adc_sum[1] += ADC_Values[i+1];//second channel
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	8afa      	ldrh	r2, [r7, #22]
 80018d2:	3201      	adds	r2, #1
 80018d4:	4926      	ldr	r1, [pc, #152]	@ (8001970 <HAL_ADC_ConvCpltCallback+0xc8>)
 80018d6:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80018da:	4413      	add	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
	for(uint16_t i = (ADC_DMA_SIZE/2); i < ADC_DMA_SIZE; i=i+2)
 80018de:	8afb      	ldrh	r3, [r7, #22]
 80018e0:	3302      	adds	r3, #2
 80018e2:	82fb      	strh	r3, [r7, #22]
 80018e4:	8afb      	ldrh	r3, [r7, #22]
 80018e6:	2b63      	cmp	r3, #99	@ 0x63
 80018e8:	d9ea      	bls.n	80018c0 <HAL_ADC_ConvCpltCallback+0x18>
	}
	ADC_VOLTAGES_MEAN[0] = 4.0*(float)adc_sum[0]/ADC_DMA_SIZE;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff f9bf 	bl	8000c70 <__aeabi_ui2f>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fe4b 	bl	8000590 <__aeabi_f2d>
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <HAL_ADC_ConvCpltCallback+0xcc>)
 8001900:	f7fe fe9e 	bl	8000640 <__aeabi_dmul>
 8001904:	4602      	mov	r2, r0
 8001906:	460b      	mov	r3, r1
 8001908:	4610      	mov	r0, r2
 800190a:	4619      	mov	r1, r3
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001912:	f7fe ffbf 	bl	8000894 <__aeabi_ddiv>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4610      	mov	r0, r2
 800191c:	4619      	mov	r1, r3
 800191e:	f7ff f8a1 	bl	8000a64 <__aeabi_d2f>
 8001922:	4603      	mov	r3, r0
 8001924:	4a15      	ldr	r2, [pc, #84]	@ (800197c <HAL_ADC_ConvCpltCallback+0xd4>)
 8001926:	6013      	str	r3, [r2, #0]
	ADC_VOLTAGES_MEAN[1] = 4.0*(float)adc_sum[1]/(ADC_DMA_SIZE);
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff f9a0 	bl	8000c70 <__aeabi_ui2f>
 8001930:	4603      	mov	r3, r0
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fe2c 	bl	8000590 <__aeabi_f2d>
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	4b0d      	ldr	r3, [pc, #52]	@ (8001974 <HAL_ADC_ConvCpltCallback+0xcc>)
 800193e:	f7fe fe7f 	bl	8000640 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f04f 0200 	mov.w	r2, #0
 800194e:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <HAL_ADC_ConvCpltCallback+0xd0>)
 8001950:	f7fe ffa0 	bl	8000894 <__aeabi_ddiv>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	f7ff f882 	bl	8000a64 <__aeabi_d2f>
 8001960:	4603      	mov	r3, r0
 8001962:	4a06      	ldr	r2, [pc, #24]	@ (800197c <HAL_ADC_ConvCpltCallback+0xd4>)
 8001964:	6053      	str	r3, [r2, #4]
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000011c 	.word	0x2000011c
 8001974:	40100000 	.word	0x40100000
 8001978:	40590000 	.word	0x40590000
 800197c:	200001e4 	.word	0x200001e4

08001980 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001984:	b672      	cpsid	i
}
 8001986:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <Error_Handler+0x8>

0800198c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001992:	4b15      	ldr	r3, [pc, #84]	@ (80019e8 <HAL_MspInit+0x5c>)
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	4a14      	ldr	r2, [pc, #80]	@ (80019e8 <HAL_MspInit+0x5c>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6193      	str	r3, [r2, #24]
 800199e:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <HAL_MspInit+0x5c>)
 80019a0:	699b      	ldr	r3, [r3, #24]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <HAL_MspInit+0x5c>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	4a0e      	ldr	r2, [pc, #56]	@ (80019e8 <HAL_MspInit+0x5c>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	61d3      	str	r3, [r2, #28]
 80019b6:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <HAL_MspInit+0x5c>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019c2:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <HAL_MspInit+0x60>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	4a04      	ldr	r2, [pc, #16]	@ (80019ec <HAL_MspInit+0x60>)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr
 80019e8:	40021000 	.word	0x40021000
 80019ec:	40010000 	.word	0x40010000

080019f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <NMI_Handler+0x4>

080019f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <HardFault_Handler+0x4>

08001a00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <MemManage_Handler+0x4>

08001a08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <BusFault_Handler+0x4>

08001a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <UsageFault_Handler+0x4>

08001a18 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr

08001a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr

08001a30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr

08001a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a40:	f000 fa6c 	bl	8001f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_mode_Pin);
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	f001 ffbd 	bl	80039cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <DMA1_Channel1_IRQHandler+0x10>)
 8001a5e:	f001 fce5 	bl	800342c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200000b4 	.word	0x200000b4

08001a6c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <ADC1_2_IRQHandler+0x10>)
 8001a72:	f000 fc49 	bl	8002308 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000084 	.word	0x20000084

08001a80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <TIM3_IRQHandler+0x10>)
 8001a86:	f002 febd 	bl	8004804 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000023c 	.word	0x2000023c

08001a94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_add_Pin);
 8001a98:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001a9c:	f001 ff96 	bl	80039cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Button_sub_Pin);
 8001aa0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001aa4:	f001 ff92 	bl	80039cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab4:	4a14      	ldr	r2, [pc, #80]	@ (8001b08 <_sbrk+0x5c>)
 8001ab6:	4b15      	ldr	r3, [pc, #84]	@ (8001b0c <_sbrk+0x60>)
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac0:	4b13      	ldr	r3, [pc, #76]	@ (8001b10 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d102      	bne.n	8001ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <_sbrk+0x64>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	@ (8001b14 <_sbrk+0x68>)
 8001acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d207      	bcs.n	8001aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001adc:	f003 fde2 	bl	80056a4 <__errno>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	e009      	b.n	8001b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001af2:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <_sbrk+0x64>)
 8001afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001afe:	68fb      	ldr	r3, [r7, #12]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20005000 	.word	0x20005000
 8001b0c:	00000200 	.word	0x00000200
 8001b10:	200001f0 	.word	0x200001f0
 8001b14:	20000420 	.word	0x20000420

08001b18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2a:	f107 0308 	add.w	r3, r7, #8
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b38:	463b      	mov	r3, r7
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b40:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b46:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b4a:	2207      	movs	r2, #7
 8001b4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 8001b54:	4b18      	ldr	r3, [pc, #96]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b56:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001b5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5c:	4b16      	ldr	r3, [pc, #88]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b62:	4b15      	ldr	r3, [pc, #84]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b68:	4813      	ldr	r0, [pc, #76]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b6a:	f002 fcaf 	bl	80044cc <HAL_TIM_Base_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b74:	f7ff ff04 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	4619      	mov	r1, r3
 8001b84:	480c      	ldr	r0, [pc, #48]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001b86:	f002 ffef 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001b90:	f7ff fef6 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b94:	2300      	movs	r3, #0
 8001b96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b9c:	463b      	mov	r3, r7
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4805      	ldr	r0, [pc, #20]	@ (8001bb8 <MX_TIM2_Init+0x94>)
 8001ba2:	f003 fb85 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001bac:	f7ff fee8 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bb0:	bf00      	nop
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	200001f4 	.word	0x200001f4

08001bbc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bc2:	f107 0308 	add.w	r3, r7, #8
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	463b      	mov	r3, r7
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001bda:	4a1e      	ldr	r2, [pc, #120]	@ (8001c54 <MX_TIM3_Init+0x98>)
 8001bdc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 8001bde:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001be0:	2207      	movs	r2, #7
 8001be2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001be4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 8001bea:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001bec:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001bf0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf2:	4b17      	ldr	r3, [pc, #92]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf8:	4b15      	ldr	r3, [pc, #84]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001bfe:	4814      	ldr	r0, [pc, #80]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001c00:	f002 fc64 	bl	80044cc <HAL_TIM_Base_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001c0a:	f7ff feb9 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c14:	f107 0308 	add.w	r3, r7, #8
 8001c18:	4619      	mov	r1, r3
 8001c1a:	480d      	ldr	r0, [pc, #52]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001c1c:	f002 ffa4 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001c26:	f7ff feab 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c2a:	2320      	movs	r3, #32
 8001c2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c32:	463b      	mov	r3, r7
 8001c34:	4619      	mov	r1, r3
 8001c36:	4806      	ldr	r0, [pc, #24]	@ (8001c50 <MX_TIM3_Init+0x94>)
 8001c38:	f003 fb3a 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001c42:	f7ff fe9d 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	3718      	adds	r7, #24
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	2000023c 	.word	0x2000023c
 8001c54:	40000400 	.word	0x40000400

08001c58 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08e      	sub	sp, #56	@ 0x38
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c6c:	f107 0320 	add.w	r3, r7, #32
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
 8001c84:	615a      	str	r2, [r3, #20]
 8001c86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c88:	4b2c      	ldr	r3, [pc, #176]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d40 <MX_TIM4_Init+0xe8>)
 8001c8c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c94:	4b29      	ldr	r3, [pc, #164]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 8001c9a:	4b28      	ldr	r3, [pc, #160]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001c9c:	22c7      	movs	r2, #199	@ 0xc7
 8001c9e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca0:	4b26      	ldr	r3, [pc, #152]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca6:	4b25      	ldr	r3, [pc, #148]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001cac:	4823      	ldr	r0, [pc, #140]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001cae:	f002 fc0d 	bl	80044cc <HAL_TIM_Base_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001cb8:	f7ff fe62 	bl	8001980 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001cc2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	481c      	ldr	r0, [pc, #112]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001cca:	f002 ff4d 	bl	8004b68 <HAL_TIM_ConfigClockSource>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001cd4:	f7ff fe54 	bl	8001980 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001cd8:	4818      	ldr	r0, [pc, #96]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001cda:	f002 fc99 	bl	8004610 <HAL_TIM_PWM_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001ce4:	f7ff fe4c 	bl	8001980 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cf0:	f107 0320 	add.w	r3, r7, #32
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4811      	ldr	r0, [pc, #68]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001cf8:	f003 fada 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001d02:	f7ff fe3d 	bl	8001980 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d06:	2360      	movs	r3, #96	@ 0x60
 8001d08:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	220c      	movs	r2, #12
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4807      	ldr	r0, [pc, #28]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001d1e:	f002 fe61 	bl	80049e4 <HAL_TIM_PWM_ConfigChannel>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001d28:	f7ff fe2a 	bl	8001980 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001d2c:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <MX_TIM4_Init+0xe4>)
 8001d2e:	f000 f855 	bl	8001ddc <HAL_TIM_MspPostInit>

}
 8001d32:	bf00      	nop
 8001d34:	3738      	adds	r7, #56	@ 0x38
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000284 	.word	0x20000284
 8001d40:	40000800 	.word	0x40000800

08001d44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d54:	d10c      	bne.n	8001d70 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d56:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d58:	69db      	ldr	r3, [r3, #28]
 8001d5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d5c:	f043 0301 	orr.w	r3, r3, #1
 8001d60:	61d3      	str	r3, [r2, #28]
 8001d62:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d64:	69db      	ldr	r3, [r3, #28]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d6e:	e02a      	b.n	8001dc6 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a17      	ldr	r2, [pc, #92]	@ (8001dd4 <HAL_TIM_Base_MspInit+0x90>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d114      	bne.n	8001da4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	4a14      	ldr	r2, [pc, #80]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	61d3      	str	r3, [r2, #28]
 8001d86:	4b12      	ldr	r3, [pc, #72]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d92:	2200      	movs	r2, #0
 8001d94:	2100      	movs	r1, #0
 8001d96:	201d      	movs	r0, #29
 8001d98:	f001 fa57 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d9c:	201d      	movs	r0, #29
 8001d9e:	f001 fa70 	bl	8003282 <HAL_NVIC_EnableIRQ>
}
 8001da2:	e010      	b.n	8001dc6 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd8 <HAL_TIM_Base_MspInit+0x94>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d10b      	bne.n	8001dc6 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001dae:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a07      	ldr	r2, [pc, #28]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001db4:	f043 0304 	orr.w	r3, r3, #4
 8001db8:	61d3      	str	r3, [r2, #28]
 8001dba:	4b05      	ldr	r3, [pc, #20]	@ (8001dd0 <HAL_TIM_Base_MspInit+0x8c>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
}
 8001dc6:	bf00      	nop
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40000400 	.word	0x40000400
 8001dd8:	40000800 	.word	0x40000800

08001ddc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a10      	ldr	r2, [pc, #64]	@ (8001e38 <HAL_TIM_MspPostInit+0x5c>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d118      	bne.n	8001e2e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_TIM_MspPostInit+0x60>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	4a0e      	ldr	r2, [pc, #56]	@ (8001e3c <HAL_TIM_MspPostInit+0x60>)
 8001e02:	f043 0308 	orr.w	r3, r3, #8
 8001e06:	6193      	str	r3, [r2, #24]
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_TIM_MspPostInit+0x60>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	60fb      	str	r3, [r7, #12]
 8001e12:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_MOSFET_Pin;
 8001e14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_MOSFET_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	4619      	mov	r1, r3
 8001e28:	4805      	ldr	r0, [pc, #20]	@ (8001e40 <HAL_TIM_MspPostInit+0x64>)
 8001e2a:	f001 fc33 	bl	8003694 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001e2e:	bf00      	nop
 8001e30:	3720      	adds	r7, #32
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40000800 	.word	0x40000800
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40010c00 	.word	0x40010c00

08001e44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e44:	f7ff fe68 	bl	8001b18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e48:	480b      	ldr	r0, [pc, #44]	@ (8001e78 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e4a:	490c      	ldr	r1, [pc, #48]	@ (8001e7c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a09      	ldr	r2, [pc, #36]	@ (8001e84 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e60:	4c09      	ldr	r4, [pc, #36]	@ (8001e88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f003 fc1f 	bl	80056b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e72:	f7ff f941 	bl	80010f8 <main>
  bx lr
 8001e76:	4770      	bx	lr
  ldr r0, =_sdata
 8001e78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e7c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001e80:	0800605c 	.word	0x0800605c
  ldr r2, =_sbss
 8001e84:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001e88:	2000041c 	.word	0x2000041c

08001e8c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e8c:	e7fe      	b.n	8001e8c <CAN1_RX1_IRQHandler>
	...

08001e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e94:	4b08      	ldr	r3, [pc, #32]	@ (8001eb8 <HAL_Init+0x28>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a07      	ldr	r2, [pc, #28]	@ (8001eb8 <HAL_Init+0x28>)
 8001e9a:	f043 0310 	orr.w	r3, r3, #16
 8001e9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea0:	2003      	movs	r0, #3
 8001ea2:	f001 f9c7 	bl	8003234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ea6:	200f      	movs	r0, #15
 8001ea8:	f000 f808 	bl	8001ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001eac:	f7ff fd6e 	bl	800198c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40022000 	.word	0x40022000

08001ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ec4:	4b12      	ldr	r3, [pc, #72]	@ (8001f10 <HAL_InitTick+0x54>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <HAL_InitTick+0x58>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eda:	4618      	mov	r0, r3
 8001edc:	f001 f9df 	bl	800329e <HAL_SYSTICK_Config>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e00e      	b.n	8001f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2b0f      	cmp	r3, #15
 8001eee:	d80a      	bhi.n	8001f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	6879      	ldr	r1, [r7, #4]
 8001ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ef8:	f001 f9a7 	bl	800324a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001efc:	4a06      	ldr	r2, [pc, #24]	@ (8001f18 <HAL_InitTick+0x5c>)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	e000      	b.n	8001f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	2000000c 	.word	0x2000000c
 8001f14:	20000014 	.word	0x20000014
 8001f18:	20000010 	.word	0x20000010

08001f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f20:	4b05      	ldr	r3, [pc, #20]	@ (8001f38 <HAL_IncTick+0x1c>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	461a      	mov	r2, r3
 8001f26:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <HAL_IncTick+0x20>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a03      	ldr	r2, [pc, #12]	@ (8001f3c <HAL_IncTick+0x20>)
 8001f2e:	6013      	str	r3, [r2, #0]
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr
 8001f38:	20000014 	.word	0x20000014
 8001f3c:	200002cc 	.word	0x200002cc

08001f40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  return uwTick;
 8001f44:	4b02      	ldr	r3, [pc, #8]	@ (8001f50 <HAL_GetTick+0x10>)
 8001f46:	681b      	ldr	r3, [r3, #0]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bc80      	pop	{r7}
 8001f4e:	4770      	bx	lr
 8001f50:	200002cc 	.word	0x200002cc

08001f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f5c:	f7ff fff0 	bl	8001f40 <HAL_GetTick>
 8001f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f6c:	d005      	beq.n	8001f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_Delay+0x44>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4413      	add	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f7a:	bf00      	nop
 8001f7c:	f7ff ffe0 	bl	8001f40 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d8f7      	bhi.n	8001f7c <HAL_Delay+0x28>
  {
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	20000014 	.word	0x20000014

08001f9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fac:	2300      	movs	r3, #0
 8001fae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e0be      	b.n	800213c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d109      	bne.n	8001fe0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7fe ff5a 	bl	8000e94 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 fbb5 	bl	8002750 <ADC_ConversionStop_Disable>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fee:	f003 0310 	and.w	r3, r3, #16
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f040 8099 	bne.w	800212a <HAL_ADC_Init+0x18e>
 8001ff8:	7dfb      	ldrb	r3, [r7, #23]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f040 8095 	bne.w	800212a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002004:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002008:	f023 0302 	bic.w	r3, r3, #2
 800200c:	f043 0202 	orr.w	r2, r3, #2
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800201c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7b1b      	ldrb	r3, [r3, #12]
 8002022:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002024:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002026:	68ba      	ldr	r2, [r7, #8]
 8002028:	4313      	orrs	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002034:	d003      	beq.n	800203e <HAL_ADC_Init+0xa2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	2b01      	cmp	r3, #1
 800203c:	d102      	bne.n	8002044 <HAL_ADC_Init+0xa8>
 800203e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002042:	e000      	b.n	8002046 <HAL_ADC_Init+0xaa>
 8002044:	2300      	movs	r3, #0
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4313      	orrs	r3, r2
 800204a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	7d1b      	ldrb	r3, [r3, #20]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d119      	bne.n	8002088 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	7b1b      	ldrb	r3, [r3, #12]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d109      	bne.n	8002070 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	3b01      	subs	r3, #1
 8002062:	035a      	lsls	r2, r3, #13
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	4313      	orrs	r3, r2
 8002068:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	e00b      	b.n	8002088 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002074:	f043 0220 	orr.w	r2, r3, #32
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002080:	f043 0201 	orr.w	r2, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	430a      	orrs	r2, r1
 800209a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	689a      	ldr	r2, [r3, #8]
 80020a2:	4b28      	ldr	r3, [pc, #160]	@ (8002144 <HAL_ADC_Init+0x1a8>)
 80020a4:	4013      	ands	r3, r2
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	6812      	ldr	r2, [r2, #0]
 80020aa:	68b9      	ldr	r1, [r7, #8]
 80020ac:	430b      	orrs	r3, r1
 80020ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020b8:	d003      	beq.n	80020c2 <HAL_ADC_Init+0x126>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d104      	bne.n	80020cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	3b01      	subs	r3, #1
 80020c8:	051b      	lsls	r3, r3, #20
 80020ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	430a      	orrs	r2, r1
 80020de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	4b18      	ldr	r3, [pc, #96]	@ (8002148 <HAL_ADC_Init+0x1ac>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	68ba      	ldr	r2, [r7, #8]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d10b      	bne.n	8002108 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fa:	f023 0303 	bic.w	r3, r3, #3
 80020fe:	f043 0201 	orr.w	r2, r3, #1
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002106:	e018      	b.n	800213a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210c:	f023 0312 	bic.w	r3, r3, #18
 8002110:	f043 0210 	orr.w	r2, r3, #16
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	f043 0201 	orr.w	r2, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002128:	e007      	b.n	800213a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212e:	f043 0210 	orr.w	r2, r3, #16
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800213a:	7dfb      	ldrb	r3, [r7, #23]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	ffe1f7fd 	.word	0xffe1f7fd
 8002148:	ff1f0efe 	.word	0xff1f0efe

0800214c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002158:	2300      	movs	r3, #0
 800215a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a64      	ldr	r2, [pc, #400]	@ (80022f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d004      	beq.n	8002170 <HAL_ADC_Start_DMA+0x24>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a63      	ldr	r2, [pc, #396]	@ (80022f8 <HAL_ADC_Start_DMA+0x1ac>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d106      	bne.n	800217e <HAL_ADC_Start_DMA+0x32>
 8002170:	4b60      	ldr	r3, [pc, #384]	@ (80022f4 <HAL_ADC_Start_DMA+0x1a8>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002178:	2b00      	cmp	r3, #0
 800217a:	f040 80b3 	bne.w	80022e4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_ADC_Start_DMA+0x40>
 8002188:	2302      	movs	r3, #2
 800218a:	e0ae      	b.n	80022ea <HAL_ADC_Start_DMA+0x19e>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 fa81 	bl	800269c <ADC_Enable>
 800219a:	4603      	mov	r3, r0
 800219c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800219e:	7dfb      	ldrb	r3, [r7, #23]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f040 809a 	bne.w	80022da <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80021ae:	f023 0301 	bic.w	r3, r3, #1
 80021b2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a4e      	ldr	r2, [pc, #312]	@ (80022f8 <HAL_ADC_Start_DMA+0x1ac>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d105      	bne.n	80021d0 <HAL_ADC_Start_DMA+0x84>
 80021c4:	4b4b      	ldr	r3, [pc, #300]	@ (80022f4 <HAL_ADC_Start_DMA+0x1a8>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d115      	bne.n	80021fc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d026      	beq.n	8002238 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021fa:	e01d      	b.n	8002238 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002200:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a39      	ldr	r2, [pc, #228]	@ (80022f4 <HAL_ADC_Start_DMA+0x1a8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d004      	beq.n	800221c <HAL_ADC_Start_DMA+0xd0>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a38      	ldr	r2, [pc, #224]	@ (80022f8 <HAL_ADC_Start_DMA+0x1ac>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d10d      	bne.n	8002238 <HAL_ADC_Start_DMA+0xec>
 800221c:	4b35      	ldr	r3, [pc, #212]	@ (80022f4 <HAL_ADC_Start_DMA+0x1a8>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d007      	beq.n	8002238 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800222c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002230:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800223c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002248:	f023 0206 	bic.w	r2, r3, #6
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002250:	e002      	b.n	8002258 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	2200      	movs	r2, #0
 8002256:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	4a25      	ldr	r2, [pc, #148]	@ (80022fc <HAL_ADC_Start_DMA+0x1b0>)
 8002266:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	4a24      	ldr	r2, [pc, #144]	@ (8002300 <HAL_ADC_Start_DMA+0x1b4>)
 800226e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	4a23      	ldr	r2, [pc, #140]	@ (8002304 <HAL_ADC_Start_DMA+0x1b8>)
 8002276:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0202 	mvn.w	r2, #2
 8002280:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002290:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a18      	ldr	r0, [r3, #32]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	334c      	adds	r3, #76	@ 0x4c
 800229c:	4619      	mov	r1, r3
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f001 f863 	bl	800336c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022b0:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022b4:	d108      	bne.n	80022c8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80022c4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80022c6:	e00f      	b.n	80022e8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689a      	ldr	r2, [r3, #8]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80022d6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80022d8:	e006      	b.n	80022e8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80022e2:	e001      	b.n	80022e8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40012400 	.word	0x40012400
 80022f8:	40012800 	.word	0x40012800
 80022fc:	080027d3 	.word	0x080027d3
 8002300:	0800284f 	.word	0x0800284f
 8002304:	0800286b 	.word	0x0800286b

08002308 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	f003 0320 	and.w	r3, r3, #32
 8002326:	2b00      	cmp	r3, #0
 8002328:	d03e      	beq.n	80023a8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d039      	beq.n	80023a8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002338:	f003 0310 	and.w	r3, r3, #16
 800233c:	2b00      	cmp	r3, #0
 800233e:	d105      	bne.n	800234c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002344:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002356:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800235a:	d11d      	bne.n	8002398 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002360:	2b00      	cmp	r3, #0
 8002362:	d119      	bne.n	8002398 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	685a      	ldr	r2, [r3, #4]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0220 	bic.w	r2, r2, #32
 8002372:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002378:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002384:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d105      	bne.n	8002398 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002390:	f043 0201 	orr.w	r2, r3, #1
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fa85 	bl	80018a8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f06f 0212 	mvn.w	r2, #18
 80023a6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d04d      	beq.n	800244e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d048      	beq.n	800244e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d105      	bne.n	80023d4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80023de:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80023e2:	d012      	beq.n	800240a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d125      	bne.n	800243e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80023fc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002400:	d11d      	bne.n	800243e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002406:	2b00      	cmp	r3, #0
 8002408:	d119      	bne.n	800243e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002418:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242e:	2b00      	cmp	r3, #0
 8002430:	d105      	bne.n	800243e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fc88 	bl	8002d54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f06f 020c 	mvn.w	r2, #12
 800244c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002454:	2b00      	cmp	r3, #0
 8002456:	d012      	beq.n	800247e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002466:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 f809 	bl	8002486 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 0201 	mvn.w	r2, #1
 800247c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800247e:	bf00      	nop
 8002480:	3710      	adds	r7, #16
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}

08002486 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr

08002498 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
	...

080024ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80024ac:	b480      	push	{r7}
 80024ae:	b085      	sub	sp, #20
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_ADC_ConfigChannel+0x20>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e0dc      	b.n	8002686 <HAL_ADC_ConfigChannel+0x1da>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b06      	cmp	r3, #6
 80024da:	d81c      	bhi.n	8002516 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685a      	ldr	r2, [r3, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	3b05      	subs	r3, #5
 80024ee:	221f      	movs	r2, #31
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4019      	ands	r1, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6818      	ldr	r0, [r3, #0]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	3b05      	subs	r3, #5
 8002508:	fa00 f203 	lsl.w	r2, r0, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	635a      	str	r2, [r3, #52]	@ 0x34
 8002514:	e03c      	b.n	8002590 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b0c      	cmp	r3, #12
 800251c:	d81c      	bhi.n	8002558 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	3b23      	subs	r3, #35	@ 0x23
 8002530:	221f      	movs	r2, #31
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	4019      	ands	r1, r3
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	6818      	ldr	r0, [r3, #0]
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685a      	ldr	r2, [r3, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	3b23      	subs	r3, #35	@ 0x23
 800254a:	fa00 f203 	lsl.w	r2, r0, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	631a      	str	r2, [r3, #48]	@ 0x30
 8002556:	e01b      	b.n	8002590 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	4413      	add	r3, r2
 8002568:	3b41      	subs	r3, #65	@ 0x41
 800256a:	221f      	movs	r2, #31
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	4019      	ands	r1, r3
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	4413      	add	r3, r2
 8002582:	3b41      	subs	r3, #65	@ 0x41
 8002584:	fa00 f203 	lsl.w	r2, r0, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	430a      	orrs	r2, r1
 800258e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b09      	cmp	r3, #9
 8002596:	d91c      	bls.n	80025d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68d9      	ldr	r1, [r3, #12]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	4613      	mov	r3, r2
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	4413      	add	r3, r2
 80025a8:	3b1e      	subs	r3, #30
 80025aa:	2207      	movs	r2, #7
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	4019      	ands	r1, r3
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	6898      	ldr	r0, [r3, #8]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	3b1e      	subs	r3, #30
 80025c4:	fa00 f203 	lsl.w	r2, r0, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	60da      	str	r2, [r3, #12]
 80025d0:	e019      	b.n	8002606 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6919      	ldr	r1, [r3, #16]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	2207      	movs	r2, #7
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	43db      	mvns	r3, r3
 80025ea:	4019      	ands	r1, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	6898      	ldr	r0, [r3, #8]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	4613      	mov	r3, r2
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	4413      	add	r3, r2
 80025fa:	fa00 f203 	lsl.w	r2, r0, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2b10      	cmp	r3, #16
 800260c:	d003      	beq.n	8002616 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002612:	2b11      	cmp	r3, #17
 8002614:	d132      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a1d      	ldr	r2, [pc, #116]	@ (8002690 <HAL_ADC_ConfigChannel+0x1e4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d125      	bne.n	800266c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d126      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800263c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b10      	cmp	r3, #16
 8002644:	d11a      	bne.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002646:	4b13      	ldr	r3, [pc, #76]	@ (8002694 <HAL_ADC_ConfigChannel+0x1e8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a13      	ldr	r2, [pc, #76]	@ (8002698 <HAL_ADC_ConfigChannel+0x1ec>)
 800264c:	fba2 2303 	umull	r2, r3, r2, r3
 8002650:	0c9a      	lsrs	r2, r3, #18
 8002652:	4613      	mov	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800265c:	e002      	b.n	8002664 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	3b01      	subs	r3, #1
 8002662:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f9      	bne.n	800265e <HAL_ADC_ConfigChannel+0x1b2>
 800266a:	e007      	b.n	800267c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002670:	f043 0220 	orr.w	r2, r3, #32
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	40012400 	.word	0x40012400
 8002694:	2000000c 	.word	0x2000000c
 8002698:	431bde83 	.word	0x431bde83

0800269c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d040      	beq.n	800273c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f042 0201 	orr.w	r2, r2, #1
 80026c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026ca:	4b1f      	ldr	r3, [pc, #124]	@ (8002748 <ADC_Enable+0xac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a1f      	ldr	r2, [pc, #124]	@ (800274c <ADC_Enable+0xb0>)
 80026d0:	fba2 2303 	umull	r2, r3, r2, r3
 80026d4:	0c9b      	lsrs	r3, r3, #18
 80026d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026d8:	e002      	b.n	80026e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	3b01      	subs	r3, #1
 80026de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f9      	bne.n	80026da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026e6:	f7ff fc2b 	bl	8001f40 <HAL_GetTick>
 80026ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026ec:	e01f      	b.n	800272e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80026ee:	f7ff fc27 	bl	8001f40 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d918      	bls.n	800272e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d011      	beq.n	800272e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270e:	f043 0210 	orr.w	r2, r3, #16
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271a:	f043 0201 	orr.w	r2, r3, #1
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e007      	b.n	800273e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b01      	cmp	r3, #1
 800273a:	d1d8      	bne.n	80026ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	2000000c 	.word	0x2000000c
 800274c:	431bde83 	.word	0x431bde83

08002750 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	2b01      	cmp	r3, #1
 8002768:	d12e      	bne.n	80027c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0201 	bic.w	r2, r2, #1
 8002778:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800277a:	f7ff fbe1 	bl	8001f40 <HAL_GetTick>
 800277e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002780:	e01b      	b.n	80027ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002782:	f7ff fbdd 	bl	8001f40 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d914      	bls.n	80027ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b01      	cmp	r3, #1
 800279c:	d10d      	bne.n	80027ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a2:	f043 0210 	orr.w	r2, r3, #16
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ae:	f043 0201 	orr.w	r2, r3, #1
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e007      	b.n	80027ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d0dc      	beq.n	8002782 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b084      	sub	sp, #16
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027de:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d127      	bne.n	800283c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002802:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002806:	d115      	bne.n	8002834 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800280c:	2b00      	cmp	r3, #0
 800280e:	d111      	bne.n	8002834 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	f043 0201 	orr.w	r2, r3, #1
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f7ff f837 	bl	80018a8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800283a:	e004      	b.n	8002846 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	4798      	blx	r3
}
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b084      	sub	sp, #16
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f7fe ffb7 	bl	80017d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002862:	bf00      	nop
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b084      	sub	sp, #16
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002888:	f043 0204 	orr.w	r2, r3, #4
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7ff fe01 	bl	8002498 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80028a0:	b590      	push	{r4, r7, lr}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028a8:	2300      	movs	r3, #0
 80028aa:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d101      	bne.n	80028be <HAL_ADCEx_Calibration_Start+0x1e>
 80028ba:	2302      	movs	r3, #2
 80028bc:	e097      	b.n	80029ee <HAL_ADCEx_Calibration_Start+0x14e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ff42 	bl	8002750 <ADC_ConversionStop_Disable>
 80028cc:	4603      	mov	r3, r0
 80028ce:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f7ff fee3 	bl	800269c <ADC_Enable>
 80028d6:	4603      	mov	r3, r0
 80028d8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80028da:	7dfb      	ldrb	r3, [r7, #23]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f040 8081 	bne.w	80029e4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028ea:	f023 0302 	bic.w	r3, r3, #2
 80028ee:	f043 0202 	orr.w	r2, r3, #2
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80028f6:	4b40      	ldr	r3, [pc, #256]	@ (80029f8 <HAL_ADCEx_Calibration_Start+0x158>)
 80028f8:	681c      	ldr	r4, [r3, #0]
 80028fa:	2002      	movs	r0, #2
 80028fc:	f001 fd30 	bl	8004360 <HAL_RCCEx_GetPeriphCLKFreq>
 8002900:	4603      	mov	r3, r0
 8002902:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002906:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002908:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800290a:	e002      	b.n	8002912 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3b01      	subs	r3, #1
 8002910:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1f9      	bne.n	800290c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0208 	orr.w	r2, r2, #8
 8002926:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002928:	f7ff fb0a 	bl	8001f40 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800292e:	e01b      	b.n	8002968 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002930:	f7ff fb06 	bl	8001f40 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b0a      	cmp	r3, #10
 800293c:	d914      	bls.n	8002968 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 0308 	and.w	r3, r3, #8
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00d      	beq.n	8002968 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002950:	f023 0312 	bic.w	r3, r3, #18
 8002954:	f043 0210 	orr.w	r2, r3, #16
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e042      	b.n	80029ee <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1dc      	bne.n	8002930 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f042 0204 	orr.w	r2, r2, #4
 8002984:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002986:	f7ff fadb 	bl	8001f40 <HAL_GetTick>
 800298a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800298c:	e01b      	b.n	80029c6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800298e:	f7ff fad7 	bl	8001f40 <HAL_GetTick>
 8002992:	4602      	mov	r2, r0
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b0a      	cmp	r3, #10
 800299a:	d914      	bls.n	80029c6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00d      	beq.n	80029c6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ae:	f023 0312 	bic.w	r3, r3, #18
 80029b2:	f043 0210 	orr.w	r2, r3, #16
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e013      	b.n	80029ee <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1dc      	bne.n	800298e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	371c      	adds	r7, #28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd90      	pop	{r4, r7, pc}
 80029f6:	bf00      	nop
 80029f8:	2000000c 	.word	0x2000000c

080029fc <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d101      	bne.n	8002a16 <HAL_ADCEx_InjectedStart+0x1a>
 8002a12:	2302      	movs	r3, #2
 8002a14:	e070      	b.n	8002af8 <HAL_ADCEx_InjectedStart+0xfc>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff fe3c 	bl	800269c <ADC_Enable>
 8002a24:	4603      	mov	r3, r0
 8002a26:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002a28:	7bfb      	ldrb	r3, [r7, #15]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d15f      	bne.n	8002aee <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a36:	f023 0301 	bic.w	r3, r3, #1
 8002a3a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a2e      	ldr	r2, [pc, #184]	@ (8002b00 <HAL_ADCEx_InjectedStart+0x104>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d105      	bne.n	8002a58 <HAL_ADCEx_InjectedStart+0x5c>
 8002a4c:	4b2d      	ldr	r3, [pc, #180]	@ (8002b04 <HAL_ADCEx_InjectedStart+0x108>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a64:	e005      	b.n	8002a72 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d102      	bne.n	8002a84 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f06f 0204 	mvn.w	r2, #4
 8002a94:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d128      	bne.n	8002af6 <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002aae:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002ab2:	d113      	bne.n	8002adc <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002ab8:	4a11      	ldr	r2, [pc, #68]	@ (8002b00 <HAL_ADCEx_InjectedStart+0x104>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d105      	bne.n	8002aca <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002abe:	4b11      	ldr	r3, [pc, #68]	@ (8002b04 <HAL_ADCEx_InjectedStart+0x108>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d108      	bne.n	8002adc <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f442 1202 	orr.w	r2, r2, #2129920	@ 0x208000
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	e00c      	b.n	8002af6 <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	e003      	b.n	8002af6 <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3710      	adds	r7, #16
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40012800 	.word	0x40012800
 8002b04:	40012400 	.word	0x40012400

08002b08 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002b08:	b590      	push	{r4, r7, lr}
 8002b0a:	b087      	sub	sp, #28
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002b12:	2300      	movs	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 8002b1a:	f7ff fa11 	bl	8001f40 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b26:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d12a      	bne.n	8002b84 <HAL_ADCEx_InjectedPollForConversion+0x7c>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8002b2e:	e021      	b.n	8002b74 <HAL_ADCEx_InjectedPollForConversion+0x6c>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b36:	d01d      	beq.n	8002b74 <HAL_ADCEx_InjectedPollForConversion+0x6c>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d007      	beq.n	8002b4e <HAL_ADCEx_InjectedPollForConversion+0x46>
 8002b3e:	f7ff f9ff 	bl	8001f40 <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	683a      	ldr	r2, [r7, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d212      	bcs.n	8002b74 <HAL_ADCEx_InjectedPollForConversion+0x6c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10b      	bne.n	8002b74 <HAL_ADCEx_InjectedPollForConversion+0x6c>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b60:	f043 0204 	orr.w	r2, r3, #4
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e0b1      	b.n	8002cd8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0d6      	beq.n	8002b30 <HAL_ADCEx_InjectedPollForConversion+0x28>
 8002b82:	e070      	b.n	8002c66 <HAL_ADCEx_InjectedPollForConversion+0x15e>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b84:	4b56      	ldr	r3, [pc, #344]	@ (8002ce0 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8002b86:	681c      	ldr	r4, [r3, #0]
 8002b88:	2002      	movs	r0, #2
 8002b8a:	f001 fbe9 	bl	8004360 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6919      	ldr	r1, [r3, #16]
 8002b9a:	4b52      	ldr	r3, [pc, #328]	@ (8002ce4 <HAL_ADCEx_InjectedPollForConversion+0x1dc>)
 8002b9c:	400b      	ands	r3, r1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d118      	bne.n	8002bd4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68d9      	ldr	r1, [r3, #12]
 8002ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8002ce8 <HAL_ADCEx_InjectedPollForConversion+0x1e0>)
 8002baa:	400b      	ands	r3, r1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d111      	bne.n	8002bd4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6919      	ldr	r1, [r3, #16]
 8002bb6:	4b4d      	ldr	r3, [pc, #308]	@ (8002cec <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8002bb8:	400b      	ands	r3, r1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d108      	bne.n	8002bd0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68d9      	ldr	r1, [r3, #12]
 8002bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8002cf0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 8002bc6:	400b      	ands	r3, r1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 8002bcc:	2314      	movs	r3, #20
 8002bce:	e020      	b.n	8002c12 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8002bd0:	2329      	movs	r3, #41	@ 0x29
 8002bd2:	e01e      	b.n	8002c12 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6919      	ldr	r1, [r3, #16]
 8002bda:	4b44      	ldr	r3, [pc, #272]	@ (8002cec <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8002bdc:	400b      	ands	r3, r1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <HAL_ADCEx_InjectedPollForConversion+0xe8>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68d9      	ldr	r1, [r3, #12]
 8002be8:	4b41      	ldr	r3, [pc, #260]	@ (8002cf0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 8002bea:	400b      	ands	r3, r1
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00d      	beq.n	8002c0c <HAL_ADCEx_InjectedPollForConversion+0x104>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6919      	ldr	r1, [r3, #16]
 8002bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8002bf8:	400b      	ands	r3, r1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d108      	bne.n	8002c10 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68d9      	ldr	r1, [r3, #12]
 8002c04:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 8002c06:	400b      	ands	r3, r1
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <HAL_ADCEx_InjectedPollForConversion+0x108>
 8002c0c:	2354      	movs	r3, #84	@ 0x54
 8002c0e:	e000      	b.n	8002c12 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 8002c10:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c18:	e021      	b.n	8002c5e <HAL_ADCEx_InjectedPollForConversion+0x156>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d01a      	beq.n	8002c58 <HAL_ADCEx_InjectedPollForConversion+0x150>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d007      	beq.n	8002c38 <HAL_ADCEx_InjectedPollForConversion+0x130>
 8002c28:	f7ff f98a 	bl	8001f40 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d20f      	bcs.n	8002c58 <HAL_ADCEx_InjectedPollForConversion+0x150>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d90b      	bls.n	8002c58 <HAL_ADCEx_InjectedPollForConversion+0x150>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	f043 0204 	orr.w	r2, r3, #4
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e03f      	b.n	8002cd8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d8d9      	bhi.n	8002c1a <HAL_ADCEx_InjectedPollForConversion+0x112>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f06f 020e 	mvn.w	r2, #14
 8002c6e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c74:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002c86:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002c8a:	d012      	beq.n	8002cb2 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d11d      	bne.n	8002cd6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002ca4:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002ca8:	d115      	bne.n	8002cd6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d111      	bne.n	8002cd6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d105      	bne.n	8002cd6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	371c      	adds	r7, #28
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd90      	pop	{r4, r7, pc}
 8002ce0:	2000000c 	.word	0x2000000c
 8002ce4:	24924924 	.word	0x24924924
 8002ce8:	00924924 	.word	0x00924924
 8002cec:	12492492 	.word	0x12492492
 8002cf0:	00492492 	.word	0x00492492
 8002cf4:	00249249 	.word	0x00249249

08002cf8 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	d009      	beq.n	8002d20 <HAL_ADCEx_InjectedGetValue+0x28>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	d815      	bhi.n	8002d3e <HAL_ADCEx_InjectedGetValue+0x46>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	2b02      	cmp	r3, #2
 8002d16:	d00d      	beq.n	8002d34 <HAL_ADCEx_InjectedGetValue+0x3c>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d005      	beq.n	8002d2a <HAL_ADCEx_InjectedGetValue+0x32>
 8002d1e:	e00e      	b.n	8002d3e <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d26:	60fb      	str	r3, [r7, #12]
      break;
 8002d28:	e00e      	b.n	8002d48 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d30:	60fb      	str	r3, [r7, #12]
      break;
 8002d32:	e009      	b.n	8002d48 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d3a:	60fb      	str	r3, [r7, #12]
      break;
 8002d3c:	e004      	b.n	8002d48 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d44:	60fb      	str	r3, [r7, #12]
      break;
 8002d46:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8002d48:	68fb      	ldr	r3, [r7, #12]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
	...

08002d68 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002d68:	b490      	push	{r4, r7}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d72:	2300      	movs	r3, #0
 8002d74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8002d84:	2302      	movs	r3, #2
 8002d86:	e17d      	b.n	8003084 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d119      	bne.n	8002dcc <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d10c      	bne.n	8002dba <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da6:	0d9b      	lsrs	r3, r3, #22
 8002da8:	059b      	lsls	r3, r3, #22
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	6812      	ldr	r2, [r2, #0]
 8002dae:	03d1      	lsls	r1, r2, #15
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	430b      	orrs	r3, r1
 8002db6:	6393      	str	r3, [r2, #56]	@ 0x38
 8002db8:	e04f      	b.n	8002e5a <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbe:	f043 0220 	orr.w	r2, r3, #32
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	73fb      	strb	r3, [r7, #15]
 8002dca:	e046      	b.n	8002e5a <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d82a      	bhi.n	8002e2e <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685a      	ldr	r2, [r3, #4]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	1ad2      	subs	r2, r2, r3
 8002de8:	4613      	mov	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	4413      	add	r3, r2
 8002dee:	330f      	adds	r3, #15
 8002df0:	221f      	movs	r2, #31
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	4019      	ands	r1, r3
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	3b01      	subs	r3, #1
 8002e04:	0518      	lsls	r0, r3, #20
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681c      	ldr	r4, [r3, #0]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	1ad2      	subs	r2, r2, r3
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	330f      	adds	r3, #15
 8002e1c:	fa04 f303 	lsl.w	r3, r4, r3
 8002e20:	ea40 0203 	orr.w	r2, r0, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e2c:	e015      	b.n	8002e5a <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	1ad2      	subs	r2, r2, r3
 8002e3e:	4613      	mov	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	330f      	adds	r3, #15
 8002e46:	221f      	movs	r2, #31
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002e50:	43da      	mvns	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	400a      	ands	r2, r1
 8002e58:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d00c      	beq.n	8002e82 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e72:	f023 0301 	bic.w	r3, r3, #1
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	6991      	ldr	r1, [r2, #24]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	430b      	orrs	r3, r1
 8002e80:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	7d5b      	ldrb	r3, [r3, #21]
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d115      	bne.n	8002eb6 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002e92:	d108      	bne.n	8002ea6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002ea2:	605a      	str	r2, [r3, #4]
 8002ea4:	e007      	b.n	8002eb6 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eaa:	f043 0220 	orr.w	r2, r3, #32
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	7d1b      	ldrb	r3, [r3, #20]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d114      	bne.n	8002ee8 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	7d5b      	ldrb	r3, [r3, #21]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d108      	bne.n	8002ed8 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	e007      	b.n	8002ee8 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002edc:	f043 0220 	orr.w	r2, r3, #32
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b09      	cmp	r3, #9
 8002eee:	d91c      	bls.n	8002f2a <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68d9      	ldr	r1, [r3, #12]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4613      	mov	r3, r2
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	3b1e      	subs	r3, #30
 8002f02:	2207      	movs	r2, #7
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	4019      	ands	r1, r3
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6898      	ldr	r0, [r3, #8]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4613      	mov	r3, r2
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	3b1e      	subs	r3, #30
 8002f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	430a      	orrs	r2, r1
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	e019      	b.n	8002f5e <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6919      	ldr	r1, [r3, #16]
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	2207      	movs	r2, #7
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	4019      	ands	r1, r3
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	6898      	ldr	r0, [r3, #8]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	fa00 f203 	lsl.w	r2, r0, r3
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2b10      	cmp	r3, #16
 8002f64:	d003      	beq.n	8002f6e <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f6a:	2b11      	cmp	r3, #17
 8002f6c:	d107      	bne.n	8002f7e <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002f7c:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b03      	cmp	r3, #3
 8002f84:	d022      	beq.n	8002fcc <HAL_ADCEx_InjectedConfigChannel+0x264>
 8002f86:	2b03      	cmp	r3, #3
 8002f88:	d82e      	bhi.n	8002fe8 <HAL_ADCEx_InjectedConfigChannel+0x280>
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d002      	beq.n	8002f94 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d00e      	beq.n	8002fb0 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8002f92:	e029      	b.n	8002fe8 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002f9e:	f023 030f 	bic.w	r3, r3, #15
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	68d1      	ldr	r1, [r2, #12]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	6812      	ldr	r2, [r2, #0]
 8002faa:	430b      	orrs	r3, r1
 8002fac:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8002fae:	e029      	b.n	8003004 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002fba:	f023 030f 	bic.w	r3, r3, #15
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	68d1      	ldr	r1, [r2, #12]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6812      	ldr	r2, [r2, #0]
 8002fc6:	430b      	orrs	r3, r1
 8002fc8:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8002fca:	e01b      	b.n	8003004 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002fd6:	f023 030f 	bic.w	r3, r3, #15
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	68d1      	ldr	r1, [r2, #12]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	430b      	orrs	r3, r1
 8002fe4:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8002fe6:	e00d      	b.n	8003004 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8002ff2:	f023 030f 	bic.w	r3, r3, #15
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	68d1      	ldr	r1, [r2, #12]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6812      	ldr	r2, [r2, #0]
 8002ffe:	430b      	orrs	r3, r1
 8003000:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8003002:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2b10      	cmp	r3, #16
 800300a:	d003      	beq.n	8003014 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003010:	2b11      	cmp	r3, #17
 8003012:	d132      	bne.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a1d      	ldr	r2, [pc, #116]	@ (8003090 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d125      	bne.n	800306a <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d126      	bne.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800303a:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b10      	cmp	r3, #16
 8003042:	d11a      	bne.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003044:	4b13      	ldr	r3, [pc, #76]	@ (8003094 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a13      	ldr	r2, [pc, #76]	@ (8003098 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	0c9a      	lsrs	r2, r3, #18
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800305a:	e002      	b.n	8003062 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	3b01      	subs	r3, #1
 8003060:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1f9      	bne.n	800305c <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8003068:	e007      	b.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800306e:	f043 0220 	orr.w	r2, r3, #32
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003082:	7bfb      	ldrb	r3, [r7, #15]
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bc90      	pop	{r4, r7}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40012400 	.word	0x40012400
 8003094:	2000000c 	.word	0x2000000c
 8003098:	431bde83 	.word	0x431bde83

0800309c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ac:	4b0c      	ldr	r3, [pc, #48]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b8:	4013      	ands	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ce:	4a04      	ldr	r2, [pc, #16]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	60d3      	str	r3, [r2, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e8:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <__NVIC_GetPriorityGrouping+0x18>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 0307 	and.w	r3, r3, #7
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	2b00      	cmp	r3, #0
 8003110:	db0b      	blt.n	800312a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4906      	ldr	r1, [pc, #24]	@ (8003134 <__NVIC_EnableIRQ+0x34>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2001      	movs	r0, #1
 8003122:	fa00 f202 	lsl.w	r2, r0, r2
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	e000e100 	.word	0xe000e100

08003138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	6039      	str	r1, [r7, #0]
 8003142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003148:	2b00      	cmp	r3, #0
 800314a:	db0a      	blt.n	8003162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	b2da      	uxtb	r2, r3
 8003150:	490c      	ldr	r1, [pc, #48]	@ (8003184 <__NVIC_SetPriority+0x4c>)
 8003152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003156:	0112      	lsls	r2, r2, #4
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	440b      	add	r3, r1
 800315c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003160:	e00a      	b.n	8003178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	b2da      	uxtb	r2, r3
 8003166:	4908      	ldr	r1, [pc, #32]	@ (8003188 <__NVIC_SetPriority+0x50>)
 8003168:	79fb      	ldrb	r3, [r7, #7]
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	3b04      	subs	r3, #4
 8003170:	0112      	lsls	r2, r2, #4
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	440b      	add	r3, r1
 8003176:	761a      	strb	r2, [r3, #24]
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	bc80      	pop	{r7}
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	e000e100 	.word	0xe000e100
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800318c:	b480      	push	{r7}
 800318e:	b089      	sub	sp, #36	@ 0x24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f1c3 0307 	rsb	r3, r3, #7
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	bf28      	it	cs
 80031aa:	2304      	movcs	r3, #4
 80031ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2b06      	cmp	r3, #6
 80031b4:	d902      	bls.n	80031bc <NVIC_EncodePriority+0x30>
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3b03      	subs	r3, #3
 80031ba:	e000      	b.n	80031be <NVIC_EncodePriority+0x32>
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c0:	f04f 32ff 	mov.w	r2, #4294967295
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43da      	mvns	r2, r3
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	401a      	ands	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d4:	f04f 31ff 	mov.w	r1, #4294967295
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	43d9      	mvns	r1, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e4:	4313      	orrs	r3, r2
         );
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3724      	adds	r7, #36	@ 0x24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bc80      	pop	{r7}
 80031ee:	4770      	bx	lr

080031f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003200:	d301      	bcc.n	8003206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003202:	2301      	movs	r3, #1
 8003204:	e00f      	b.n	8003226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003206:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <SysTick_Config+0x40>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3b01      	subs	r3, #1
 800320c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320e:	210f      	movs	r1, #15
 8003210:	f04f 30ff 	mov.w	r0, #4294967295
 8003214:	f7ff ff90 	bl	8003138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003218:	4b05      	ldr	r3, [pc, #20]	@ (8003230 <SysTick_Config+0x40>)
 800321a:	2200      	movs	r2, #0
 800321c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321e:	4b04      	ldr	r3, [pc, #16]	@ (8003230 <SysTick_Config+0x40>)
 8003220:	2207      	movs	r2, #7
 8003222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	e000e010 	.word	0xe000e010

08003234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff ff2d 	bl	800309c <__NVIC_SetPriorityGrouping>
}
 8003242:	bf00      	nop
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800324a:	b580      	push	{r7, lr}
 800324c:	b086      	sub	sp, #24
 800324e:	af00      	add	r7, sp, #0
 8003250:	4603      	mov	r3, r0
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800325c:	f7ff ff42 	bl	80030e4 <__NVIC_GetPriorityGrouping>
 8003260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	6978      	ldr	r0, [r7, #20]
 8003268:	f7ff ff90 	bl	800318c <NVIC_EncodePriority>
 800326c:	4602      	mov	r2, r0
 800326e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff5f 	bl	8003138 <__NVIC_SetPriority>
}
 800327a:	bf00      	nop
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	4603      	mov	r3, r0
 800328a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff ff35 	bl	8003100 <__NVIC_EnableIRQ>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff ffa2 	bl	80031f0 <SysTick_Config>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
	...

080032b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e043      	b.n	8003356 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	461a      	mov	r2, r3
 80032d4:	4b22      	ldr	r3, [pc, #136]	@ (8003360 <HAL_DMA_Init+0xa8>)
 80032d6:	4413      	add	r3, r2
 80032d8:	4a22      	ldr	r2, [pc, #136]	@ (8003364 <HAL_DMA_Init+0xac>)
 80032da:	fba2 2303 	umull	r2, r3, r2, r3
 80032de:	091b      	lsrs	r3, r3, #4
 80032e0:	009a      	lsls	r2, r3, #2
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003368 <HAL_DMA_Init+0xb0>)
 80032ea:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2202      	movs	r2, #2
 80032f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003302:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003306:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003310:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800331c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003328:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	4313      	orrs	r3, r2
 8003334:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr
 8003360:	bffdfff8 	.word	0xbffdfff8
 8003364:	cccccccd 	.word	0xcccccccd
 8003368:	40020000 	.word	0x40020000

0800336c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_DMA_Start_IT+0x20>
 8003388:	2302      	movs	r3, #2
 800338a:	e04b      	b.n	8003424 <HAL_DMA_Start_IT+0xb8>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d13a      	bne.n	8003416 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2202      	movs	r2, #2
 80033a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0201 	bic.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	68b9      	ldr	r1, [r7, #8]
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f937 	bl	8003638 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d008      	beq.n	80033e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 020e 	orr.w	r2, r2, #14
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e00f      	b.n	8003404 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0204 	bic.w	r2, r2, #4
 80033f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 020a 	orr.w	r2, r2, #10
 8003402:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	e005      	b.n	8003422 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800341e:	2302      	movs	r3, #2
 8003420:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003422:	7dfb      	ldrb	r3, [r7, #23]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003448:	2204      	movs	r2, #4
 800344a:	409a      	lsls	r2, r3
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4013      	ands	r3, r2
 8003450:	2b00      	cmp	r3, #0
 8003452:	d04f      	beq.n	80034f4 <HAL_DMA_IRQHandler+0xc8>
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	d04a      	beq.n	80034f4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0320 	and.w	r3, r3, #32
 8003468:	2b00      	cmp	r3, #0
 800346a:	d107      	bne.n	800347c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0204 	bic.w	r2, r2, #4
 800347a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a66      	ldr	r2, [pc, #408]	@ (800361c <HAL_DMA_IRQHandler+0x1f0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d029      	beq.n	80034da <HAL_DMA_IRQHandler+0xae>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a65      	ldr	r2, [pc, #404]	@ (8003620 <HAL_DMA_IRQHandler+0x1f4>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d022      	beq.n	80034d6 <HAL_DMA_IRQHandler+0xaa>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a63      	ldr	r2, [pc, #396]	@ (8003624 <HAL_DMA_IRQHandler+0x1f8>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d01a      	beq.n	80034d0 <HAL_DMA_IRQHandler+0xa4>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a62      	ldr	r2, [pc, #392]	@ (8003628 <HAL_DMA_IRQHandler+0x1fc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d012      	beq.n	80034ca <HAL_DMA_IRQHandler+0x9e>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a60      	ldr	r2, [pc, #384]	@ (800362c <HAL_DMA_IRQHandler+0x200>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d00a      	beq.n	80034c4 <HAL_DMA_IRQHandler+0x98>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a5f      	ldr	r2, [pc, #380]	@ (8003630 <HAL_DMA_IRQHandler+0x204>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d102      	bne.n	80034be <HAL_DMA_IRQHandler+0x92>
 80034b8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034bc:	e00e      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034be:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80034c2:	e00b      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034c4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80034c8:	e008      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80034ce:	e005      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034d4:	e002      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034d6:	2340      	movs	r3, #64	@ 0x40
 80034d8:	e000      	b.n	80034dc <HAL_DMA_IRQHandler+0xb0>
 80034da:	2304      	movs	r3, #4
 80034dc:	4a55      	ldr	r2, [pc, #340]	@ (8003634 <HAL_DMA_IRQHandler+0x208>)
 80034de:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	f000 8094 	beq.w	8003612 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80034f2:	e08e      	b.n	8003612 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f8:	2202      	movs	r2, #2
 80034fa:	409a      	lsls	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	4013      	ands	r3, r2
 8003500:	2b00      	cmp	r3, #0
 8003502:	d056      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x186>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 0302 	and.w	r3, r3, #2
 800350a:	2b00      	cmp	r3, #0
 800350c:	d051      	beq.n	80035b2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0320 	and.w	r3, r3, #32
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10b      	bne.n	8003534 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 020a 	bic.w	r2, r2, #10
 800352a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a38      	ldr	r2, [pc, #224]	@ (800361c <HAL_DMA_IRQHandler+0x1f0>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d029      	beq.n	8003592 <HAL_DMA_IRQHandler+0x166>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a37      	ldr	r2, [pc, #220]	@ (8003620 <HAL_DMA_IRQHandler+0x1f4>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d022      	beq.n	800358e <HAL_DMA_IRQHandler+0x162>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a35      	ldr	r2, [pc, #212]	@ (8003624 <HAL_DMA_IRQHandler+0x1f8>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d01a      	beq.n	8003588 <HAL_DMA_IRQHandler+0x15c>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a34      	ldr	r2, [pc, #208]	@ (8003628 <HAL_DMA_IRQHandler+0x1fc>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d012      	beq.n	8003582 <HAL_DMA_IRQHandler+0x156>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a32      	ldr	r2, [pc, #200]	@ (800362c <HAL_DMA_IRQHandler+0x200>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00a      	beq.n	800357c <HAL_DMA_IRQHandler+0x150>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a31      	ldr	r2, [pc, #196]	@ (8003630 <HAL_DMA_IRQHandler+0x204>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d102      	bne.n	8003576 <HAL_DMA_IRQHandler+0x14a>
 8003570:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003574:	e00e      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 8003576:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800357a:	e00b      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 800357c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003580:	e008      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 8003582:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003586:	e005      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 8003588:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800358c:	e002      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 800358e:	2320      	movs	r3, #32
 8003590:	e000      	b.n	8003594 <HAL_DMA_IRQHandler+0x168>
 8003592:	2302      	movs	r3, #2
 8003594:	4a27      	ldr	r2, [pc, #156]	@ (8003634 <HAL_DMA_IRQHandler+0x208>)
 8003596:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d034      	beq.n	8003612 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80035b0:	e02f      	b.n	8003612 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	2208      	movs	r2, #8
 80035b8:	409a      	lsls	r2, r3
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	4013      	ands	r3, r2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d028      	beq.n	8003614 <HAL_DMA_IRQHandler+0x1e8>
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	f003 0308 	and.w	r3, r3, #8
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d023      	beq.n	8003614 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 020e 	bic.w	r2, r2, #14
 80035da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e4:	2101      	movs	r1, #1
 80035e6:	fa01 f202 	lsl.w	r2, r1, r2
 80035ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	2b00      	cmp	r3, #0
 8003608:	d004      	beq.n	8003614 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	4798      	blx	r3
    }
  }
  return;
 8003612:	bf00      	nop
 8003614:	bf00      	nop
}
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40020008 	.word	0x40020008
 8003620:	4002001c 	.word	0x4002001c
 8003624:	40020030 	.word	0x40020030
 8003628:	40020044 	.word	0x40020044
 800362c:	40020058 	.word	0x40020058
 8003630:	4002006c 	.word	0x4002006c
 8003634:	40020000 	.word	0x40020000

08003638 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
 8003644:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800364e:	2101      	movs	r1, #1
 8003650:	fa01 f202 	lsl.w	r2, r1, r2
 8003654:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b10      	cmp	r3, #16
 8003664:	d108      	bne.n	8003678 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003676:	e007      	b.n	8003688 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68ba      	ldr	r2, [r7, #8]
 800367e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	60da      	str	r2, [r3, #12]
}
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr
	...

08003694 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003694:	b480      	push	{r7}
 8003696:	b08b      	sub	sp, #44	@ 0x2c
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
 800369c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036a2:	2300      	movs	r3, #0
 80036a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a6:	e169      	b.n	800397c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036a8:	2201      	movs	r2, #1
 80036aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	69fa      	ldr	r2, [r7, #28]
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	f040 8158 	bne.w	8003976 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	4a9a      	ldr	r2, [pc, #616]	@ (8003934 <HAL_GPIO_Init+0x2a0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d05e      	beq.n	800378e <HAL_GPIO_Init+0xfa>
 80036d0:	4a98      	ldr	r2, [pc, #608]	@ (8003934 <HAL_GPIO_Init+0x2a0>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d875      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 80036d6:	4a98      	ldr	r2, [pc, #608]	@ (8003938 <HAL_GPIO_Init+0x2a4>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d058      	beq.n	800378e <HAL_GPIO_Init+0xfa>
 80036dc:	4a96      	ldr	r2, [pc, #600]	@ (8003938 <HAL_GPIO_Init+0x2a4>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d86f      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 80036e2:	4a96      	ldr	r2, [pc, #600]	@ (800393c <HAL_GPIO_Init+0x2a8>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d052      	beq.n	800378e <HAL_GPIO_Init+0xfa>
 80036e8:	4a94      	ldr	r2, [pc, #592]	@ (800393c <HAL_GPIO_Init+0x2a8>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d869      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 80036ee:	4a94      	ldr	r2, [pc, #592]	@ (8003940 <HAL_GPIO_Init+0x2ac>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d04c      	beq.n	800378e <HAL_GPIO_Init+0xfa>
 80036f4:	4a92      	ldr	r2, [pc, #584]	@ (8003940 <HAL_GPIO_Init+0x2ac>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d863      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 80036fa:	4a92      	ldr	r2, [pc, #584]	@ (8003944 <HAL_GPIO_Init+0x2b0>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d046      	beq.n	800378e <HAL_GPIO_Init+0xfa>
 8003700:	4a90      	ldr	r2, [pc, #576]	@ (8003944 <HAL_GPIO_Init+0x2b0>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d85d      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 8003706:	2b12      	cmp	r3, #18
 8003708:	d82a      	bhi.n	8003760 <HAL_GPIO_Init+0xcc>
 800370a:	2b12      	cmp	r3, #18
 800370c:	d859      	bhi.n	80037c2 <HAL_GPIO_Init+0x12e>
 800370e:	a201      	add	r2, pc, #4	@ (adr r2, 8003714 <HAL_GPIO_Init+0x80>)
 8003710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003714:	0800378f 	.word	0x0800378f
 8003718:	08003769 	.word	0x08003769
 800371c:	0800377b 	.word	0x0800377b
 8003720:	080037bd 	.word	0x080037bd
 8003724:	080037c3 	.word	0x080037c3
 8003728:	080037c3 	.word	0x080037c3
 800372c:	080037c3 	.word	0x080037c3
 8003730:	080037c3 	.word	0x080037c3
 8003734:	080037c3 	.word	0x080037c3
 8003738:	080037c3 	.word	0x080037c3
 800373c:	080037c3 	.word	0x080037c3
 8003740:	080037c3 	.word	0x080037c3
 8003744:	080037c3 	.word	0x080037c3
 8003748:	080037c3 	.word	0x080037c3
 800374c:	080037c3 	.word	0x080037c3
 8003750:	080037c3 	.word	0x080037c3
 8003754:	080037c3 	.word	0x080037c3
 8003758:	08003771 	.word	0x08003771
 800375c:	08003785 	.word	0x08003785
 8003760:	4a79      	ldr	r2, [pc, #484]	@ (8003948 <HAL_GPIO_Init+0x2b4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d013      	beq.n	800378e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003766:	e02c      	b.n	80037c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	623b      	str	r3, [r7, #32]
          break;
 800376e:	e029      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	3304      	adds	r3, #4
 8003776:	623b      	str	r3, [r7, #32]
          break;
 8003778:	e024      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	3308      	adds	r3, #8
 8003780:	623b      	str	r3, [r7, #32]
          break;
 8003782:	e01f      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	330c      	adds	r3, #12
 800378a:	623b      	str	r3, [r7, #32]
          break;
 800378c:	e01a      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d102      	bne.n	800379c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003796:	2304      	movs	r3, #4
 8003798:	623b      	str	r3, [r7, #32]
          break;
 800379a:	e013      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d105      	bne.n	80037b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037a4:	2308      	movs	r3, #8
 80037a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69fa      	ldr	r2, [r7, #28]
 80037ac:	611a      	str	r2, [r3, #16]
          break;
 80037ae:	e009      	b.n	80037c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80037b0:	2308      	movs	r3, #8
 80037b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69fa      	ldr	r2, [r7, #28]
 80037b8:	615a      	str	r2, [r3, #20]
          break;
 80037ba:	e003      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80037bc:	2300      	movs	r3, #0
 80037be:	623b      	str	r3, [r7, #32]
          break;
 80037c0:	e000      	b.n	80037c4 <HAL_GPIO_Init+0x130>
          break;
 80037c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2bff      	cmp	r3, #255	@ 0xff
 80037c8:	d801      	bhi.n	80037ce <HAL_GPIO_Init+0x13a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	e001      	b.n	80037d2 <HAL_GPIO_Init+0x13e>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	3304      	adds	r3, #4
 80037d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	2bff      	cmp	r3, #255	@ 0xff
 80037d8:	d802      	bhi.n	80037e0 <HAL_GPIO_Init+0x14c>
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	e002      	b.n	80037e6 <HAL_GPIO_Init+0x152>
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	3b08      	subs	r3, #8
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	681a      	ldr	r2, [r3, #0]
 80037ec:	210f      	movs	r1, #15
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	fa01 f303 	lsl.w	r3, r1, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	401a      	ands	r2, r3
 80037f8:	6a39      	ldr	r1, [r7, #32]
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003800:	431a      	orrs	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800380e:	2b00      	cmp	r3, #0
 8003810:	f000 80b1 	beq.w	8003976 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003814:	4b4d      	ldr	r3, [pc, #308]	@ (800394c <HAL_GPIO_Init+0x2b8>)
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	4a4c      	ldr	r2, [pc, #304]	@ (800394c <HAL_GPIO_Init+0x2b8>)
 800381a:	f043 0301 	orr.w	r3, r3, #1
 800381e:	6193      	str	r3, [r2, #24]
 8003820:	4b4a      	ldr	r3, [pc, #296]	@ (800394c <HAL_GPIO_Init+0x2b8>)
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	60bb      	str	r3, [r7, #8]
 800382a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800382c:	4a48      	ldr	r2, [pc, #288]	@ (8003950 <HAL_GPIO_Init+0x2bc>)
 800382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003830:	089b      	lsrs	r3, r3, #2
 8003832:	3302      	adds	r3, #2
 8003834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003838:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	f003 0303 	and.w	r3, r3, #3
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	220f      	movs	r2, #15
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4013      	ands	r3, r2
 800384e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a40      	ldr	r2, [pc, #256]	@ (8003954 <HAL_GPIO_Init+0x2c0>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d013      	beq.n	8003880 <HAL_GPIO_Init+0x1ec>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a3f      	ldr	r2, [pc, #252]	@ (8003958 <HAL_GPIO_Init+0x2c4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d00d      	beq.n	800387c <HAL_GPIO_Init+0x1e8>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a3e      	ldr	r2, [pc, #248]	@ (800395c <HAL_GPIO_Init+0x2c8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d007      	beq.n	8003878 <HAL_GPIO_Init+0x1e4>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a3d      	ldr	r2, [pc, #244]	@ (8003960 <HAL_GPIO_Init+0x2cc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d101      	bne.n	8003874 <HAL_GPIO_Init+0x1e0>
 8003870:	2303      	movs	r3, #3
 8003872:	e006      	b.n	8003882 <HAL_GPIO_Init+0x1ee>
 8003874:	2304      	movs	r3, #4
 8003876:	e004      	b.n	8003882 <HAL_GPIO_Init+0x1ee>
 8003878:	2302      	movs	r3, #2
 800387a:	e002      	b.n	8003882 <HAL_GPIO_Init+0x1ee>
 800387c:	2301      	movs	r3, #1
 800387e:	e000      	b.n	8003882 <HAL_GPIO_Init+0x1ee>
 8003880:	2300      	movs	r3, #0
 8003882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003884:	f002 0203 	and.w	r2, r2, #3
 8003888:	0092      	lsls	r2, r2, #2
 800388a:	4093      	lsls	r3, r2
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003892:	492f      	ldr	r1, [pc, #188]	@ (8003950 <HAL_GPIO_Init+0x2bc>)
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	089b      	lsrs	r3, r3, #2
 8003898:	3302      	adds	r3, #2
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d006      	beq.n	80038ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	492c      	ldr	r1, [pc, #176]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	608b      	str	r3, [r1, #8]
 80038b8:	e006      	b.n	80038c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80038ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038bc:	689a      	ldr	r2, [r3, #8]
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	43db      	mvns	r3, r3
 80038c2:	4928      	ldr	r1, [pc, #160]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038c4:	4013      	ands	r3, r2
 80038c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d006      	beq.n	80038e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80038d4:	4b23      	ldr	r3, [pc, #140]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038d6:	68da      	ldr	r2, [r3, #12]
 80038d8:	4922      	ldr	r1, [pc, #136]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	60cb      	str	r3, [r1, #12]
 80038e0:	e006      	b.n	80038f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80038e2:	4b20      	ldr	r3, [pc, #128]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	491e      	ldr	r1, [pc, #120]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d006      	beq.n	800390a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80038fc:	4b19      	ldr	r3, [pc, #100]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	4918      	ldr	r1, [pc, #96]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	604b      	str	r3, [r1, #4]
 8003908:	e006      	b.n	8003918 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800390a:	4b16      	ldr	r3, [pc, #88]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 800390c:	685a      	ldr	r2, [r3, #4]
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	43db      	mvns	r3, r3
 8003912:	4914      	ldr	r1, [pc, #80]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 8003914:	4013      	ands	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d021      	beq.n	8003968 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003924:	4b0f      	ldr	r3, [pc, #60]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	490e      	ldr	r1, [pc, #56]	@ (8003964 <HAL_GPIO_Init+0x2d0>)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	4313      	orrs	r3, r2
 800392e:	600b      	str	r3, [r1, #0]
 8003930:	e021      	b.n	8003976 <HAL_GPIO_Init+0x2e2>
 8003932:	bf00      	nop
 8003934:	10320000 	.word	0x10320000
 8003938:	10310000 	.word	0x10310000
 800393c:	10220000 	.word	0x10220000
 8003940:	10210000 	.word	0x10210000
 8003944:	10120000 	.word	0x10120000
 8003948:	10110000 	.word	0x10110000
 800394c:	40021000 	.word	0x40021000
 8003950:	40010000 	.word	0x40010000
 8003954:	40010800 	.word	0x40010800
 8003958:	40010c00 	.word	0x40010c00
 800395c:	40011000 	.word	0x40011000
 8003960:	40011400 	.word	0x40011400
 8003964:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003968:	4b0b      	ldr	r3, [pc, #44]	@ (8003998 <HAL_GPIO_Init+0x304>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	43db      	mvns	r3, r3
 8003970:	4909      	ldr	r1, [pc, #36]	@ (8003998 <HAL_GPIO_Init+0x304>)
 8003972:	4013      	ands	r3, r2
 8003974:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	3301      	adds	r3, #1
 800397a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	f47f ae8e 	bne.w	80036a8 <HAL_GPIO_Init+0x14>
  }
}
 800398c:	bf00      	nop
 800398e:	bf00      	nop
 8003990:	372c      	adds	r7, #44	@ 0x2c
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr
 8003998:	40010400 	.word	0x40010400

0800399c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	807b      	strh	r3, [r7, #2]
 80039a8:	4613      	mov	r3, r2
 80039aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039ac:	787b      	ldrb	r3, [r7, #1]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039b2:	887a      	ldrh	r2, [r7, #2]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80039b8:	e003      	b.n	80039c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80039ba:	887b      	ldrh	r3, [r7, #2]
 80039bc:	041a      	lsls	r2, r3, #16
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	611a      	str	r2, [r3, #16]
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039d8:	695a      	ldr	r2, [r3, #20]
 80039da:	88fb      	ldrh	r3, [r7, #6]
 80039dc:	4013      	ands	r3, r2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d006      	beq.n	80039f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039e2:	4a05      	ldr	r2, [pc, #20]	@ (80039f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039e4:	88fb      	ldrh	r3, [r7, #6]
 80039e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039e8:	88fb      	ldrh	r3, [r7, #6]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fd fe5c 	bl	80016a8 <HAL_GPIO_EXTI_Callback>
  }
}
 80039f0:	bf00      	nop
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40010400 	.word	0x40010400

080039fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e272      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 8087 	beq.w	8003b2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a1c:	4b92      	ldr	r3, [pc, #584]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f003 030c 	and.w	r3, r3, #12
 8003a24:	2b04      	cmp	r3, #4
 8003a26:	d00c      	beq.n	8003a42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a28:	4b8f      	ldr	r3, [pc, #572]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f003 030c 	and.w	r3, r3, #12
 8003a30:	2b08      	cmp	r3, #8
 8003a32:	d112      	bne.n	8003a5a <HAL_RCC_OscConfig+0x5e>
 8003a34:	4b8c      	ldr	r3, [pc, #560]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a40:	d10b      	bne.n	8003a5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a42:	4b89      	ldr	r3, [pc, #548]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d06c      	beq.n	8003b28 <HAL_RCC_OscConfig+0x12c>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d168      	bne.n	8003b28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e24c      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a62:	d106      	bne.n	8003a72 <HAL_RCC_OscConfig+0x76>
 8003a64:	4b80      	ldr	r3, [pc, #512]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a7f      	ldr	r2, [pc, #508]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a6e:	6013      	str	r3, [r2, #0]
 8003a70:	e02e      	b.n	8003ad0 <HAL_RCC_OscConfig+0xd4>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10c      	bne.n	8003a94 <HAL_RCC_OscConfig+0x98>
 8003a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a7a      	ldr	r2, [pc, #488]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	4b78      	ldr	r3, [pc, #480]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a77      	ldr	r2, [pc, #476]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e01d      	b.n	8003ad0 <HAL_RCC_OscConfig+0xd4>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCC_OscConfig+0xbc>
 8003a9e:	4b72      	ldr	r3, [pc, #456]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a71      	ldr	r2, [pc, #452]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b6f      	ldr	r3, [pc, #444]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6e      	ldr	r2, [pc, #440]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00b      	b.n	8003ad0 <HAL_RCC_OscConfig+0xd4>
 8003ab8:	4b6b      	ldr	r3, [pc, #428]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a6a      	ldr	r2, [pc, #424]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b68      	ldr	r3, [pc, #416]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a67      	ldr	r2, [pc, #412]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ace:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d013      	beq.n	8003b00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fa32 	bl	8001f40 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fa2e 	bl	8001f40 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	@ 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e200      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0f0      	beq.n	8003ae0 <HAL_RCC_OscConfig+0xe4>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe fa1e 	bl	8001f40 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b08:	f7fe fa1a 	bl	8001f40 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	@ 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e1ec      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	4b53      	ldr	r3, [pc, #332]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0x10c>
 8003b26:	e000      	b.n	8003b2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d063      	beq.n	8003bfe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b36:	4b4c      	ldr	r3, [pc, #304]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00b      	beq.n	8003b5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b42:	4b49      	ldr	r3, [pc, #292]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f003 030c 	and.w	r3, r3, #12
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d11c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x18c>
 8003b4e:	4b46      	ldr	r3, [pc, #280]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d116      	bne.n	8003b88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5a:	4b43      	ldr	r3, [pc, #268]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_RCC_OscConfig+0x176>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e1c0      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b72:	4b3d      	ldr	r3, [pc, #244]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4939      	ldr	r1, [pc, #228]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b86:	e03a      	b.n	8003bfe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d020      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b90:	4b36      	ldr	r3, [pc, #216]	@ (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b96:	f7fe f9d3 	bl	8001f40 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fe f9cf 	bl	8001f40 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1a1      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4927      	ldr	r1, [pc, #156]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]
 8003bd0:	e015      	b.n	8003bfe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd2:	4b26      	ldr	r3, [pc, #152]	@ (8003c6c <HAL_RCC_OscConfig+0x270>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bd8:	f7fe f9b2 	bl	8001f40 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be0:	f7fe f9ae 	bl	8001f40 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e180      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	4b1d      	ldr	r3, [pc, #116]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d03a      	beq.n	8003c80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d019      	beq.n	8003c46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c12:	4b17      	ldr	r3, [pc, #92]	@ (8003c70 <HAL_RCC_OscConfig+0x274>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c18:	f7fe f992 	bl	8001f40 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c20:	f7fe f98e 	bl	8001f40 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e160      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <HAL_RCC_OscConfig+0x26c>)
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f0      	beq.n	8003c20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c3e:	2001      	movs	r0, #1
 8003c40:	f000 faba 	bl	80041b8 <RCC_Delay>
 8003c44:	e01c      	b.n	8003c80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c46:	4b0a      	ldr	r3, [pc, #40]	@ (8003c70 <HAL_RCC_OscConfig+0x274>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4c:	f7fe f978 	bl	8001f40 <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c52:	e00f      	b.n	8003c74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c54:	f7fe f974 	bl	8001f40 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d908      	bls.n	8003c74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e146      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
 8003c66:	bf00      	nop
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	42420000 	.word	0x42420000
 8003c70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c74:	4b92      	ldr	r3, [pc, #584]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1e9      	bne.n	8003c54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0304 	and.w	r3, r3, #4
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 80a6 	beq.w	8003dda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c92:	4b8b      	ldr	r3, [pc, #556]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10d      	bne.n	8003cba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9e:	4b88      	ldr	r3, [pc, #544]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	4a87      	ldr	r2, [pc, #540]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca8:	61d3      	str	r3, [r2, #28]
 8003caa:	4b85      	ldr	r3, [pc, #532]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb2:	60bb      	str	r3, [r7, #8]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cba:	4b82      	ldr	r3, [pc, #520]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d118      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a7e      	ldr	r2, [pc, #504]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c8>)
 8003ccc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd2:	f7fe f935 	bl	8001f40 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cda:	f7fe f931 	bl	8001f40 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b64      	cmp	r3, #100	@ 0x64
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e103      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cec:	4b75      	ldr	r3, [pc, #468]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d106      	bne.n	8003d0e <HAL_RCC_OscConfig+0x312>
 8003d00:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	6213      	str	r3, [r2, #32]
 8003d0c:	e02d      	b.n	8003d6a <HAL_RCC_OscConfig+0x36e>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10c      	bne.n	8003d30 <HAL_RCC_OscConfig+0x334>
 8003d16:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	4a69      	ldr	r2, [pc, #420]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	f023 0301 	bic.w	r3, r3, #1
 8003d20:	6213      	str	r3, [r2, #32]
 8003d22:	4b67      	ldr	r3, [pc, #412]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d24:	6a1b      	ldr	r3, [r3, #32]
 8003d26:	4a66      	ldr	r2, [pc, #408]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d28:	f023 0304 	bic.w	r3, r3, #4
 8003d2c:	6213      	str	r3, [r2, #32]
 8003d2e:	e01c      	b.n	8003d6a <HAL_RCC_OscConfig+0x36e>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	2b05      	cmp	r3, #5
 8003d36:	d10c      	bne.n	8003d52 <HAL_RCC_OscConfig+0x356>
 8003d38:	4b61      	ldr	r3, [pc, #388]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	4a60      	ldr	r2, [pc, #384]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d3e:	f043 0304 	orr.w	r3, r3, #4
 8003d42:	6213      	str	r3, [r2, #32]
 8003d44:	4b5e      	ldr	r3, [pc, #376]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d46:	6a1b      	ldr	r3, [r3, #32]
 8003d48:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	f043 0301 	orr.w	r3, r3, #1
 8003d4e:	6213      	str	r3, [r2, #32]
 8003d50:	e00b      	b.n	8003d6a <HAL_RCC_OscConfig+0x36e>
 8003d52:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	f023 0301 	bic.w	r3, r3, #1
 8003d5c:	6213      	str	r3, [r2, #32]
 8003d5e:	4b58      	ldr	r3, [pc, #352]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	4a57      	ldr	r2, [pc, #348]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d64:	f023 0304 	bic.w	r3, r3, #4
 8003d68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d015      	beq.n	8003d9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d72:	f7fe f8e5 	bl	8001f40 <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d78:	e00a      	b.n	8003d90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d7a:	f7fe f8e1 	bl	8001f40 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d901      	bls.n	8003d90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d8c:	2303      	movs	r3, #3
 8003d8e:	e0b1      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d90:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d0ee      	beq.n	8003d7a <HAL_RCC_OscConfig+0x37e>
 8003d9c:	e014      	b.n	8003dc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d9e:	f7fe f8cf 	bl	8001f40 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da4:	e00a      	b.n	8003dbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da6:	f7fe f8cb 	bl	8001f40 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e09b      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dbc:	4b40      	ldr	r3, [pc, #256]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003dbe:	6a1b      	ldr	r3, [r3, #32]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1ee      	bne.n	8003da6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dc8:	7dfb      	ldrb	r3, [r7, #23]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d105      	bne.n	8003dda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dce:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	69db      	ldr	r3, [r3, #28]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	f000 8087 	beq.w	8003ef2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003de4:	4b36      	ldr	r3, [pc, #216]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 030c 	and.w	r3, r3, #12
 8003dec:	2b08      	cmp	r3, #8
 8003dee:	d061      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d146      	bne.n	8003e86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df8:	4b33      	ldr	r3, [pc, #204]	@ (8003ec8 <HAL_RCC_OscConfig+0x4cc>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfe:	f7fe f89f 	bl	8001f40 <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e06:	f7fe f89b 	bl	8001f40 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e06d      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e18:	4b29      	ldr	r3, [pc, #164]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1f0      	bne.n	8003e06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e2c:	d108      	bne.n	8003e40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e2e:	4b24      	ldr	r3, [pc, #144]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	4921      	ldr	r1, [pc, #132]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e40:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a19      	ldr	r1, [r3, #32]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	430b      	orrs	r3, r1
 8003e52:	491b      	ldr	r1, [pc, #108]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e58:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec8 <HAL_RCC_OscConfig+0x4cc>)
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5e:	f7fe f86f 	bl	8001f40 <HAL_GetTick>
 8003e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e64:	e008      	b.n	8003e78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e66:	f7fe f86b 	bl	8001f40 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d901      	bls.n	8003e78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e74:	2303      	movs	r3, #3
 8003e76:	e03d      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e78:	4b11      	ldr	r3, [pc, #68]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d0f0      	beq.n	8003e66 <HAL_RCC_OscConfig+0x46a>
 8003e84:	e035      	b.n	8003ef2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e86:	4b10      	ldr	r3, [pc, #64]	@ (8003ec8 <HAL_RCC_OscConfig+0x4cc>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8c:	f7fe f858 	bl	8001f40 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e94:	f7fe f854 	bl	8001f40 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e026      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea6:	4b06      	ldr	r3, [pc, #24]	@ (8003ec0 <HAL_RCC_OscConfig+0x4c4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0x498>
 8003eb2:	e01e      	b.n	8003ef2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d107      	bne.n	8003ecc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e019      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	40007000 	.word	0x40007000
 8003ec8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8003efc <HAL_RCC_OscConfig+0x500>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d106      	bne.n	8003eee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d001      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e000      	b.n	8003ef4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40021000 	.word	0x40021000

08003f00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e0d0      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f14:	4b6a      	ldr	r3, [pc, #424]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d910      	bls.n	8003f44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f22:	4b67      	ldr	r3, [pc, #412]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f023 0207 	bic.w	r2, r3, #7
 8003f2a:	4965      	ldr	r1, [pc, #404]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f32:	4b63      	ldr	r3, [pc, #396]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0307 	and.w	r3, r3, #7
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d001      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0b8      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d020      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f5c:	4b59      	ldr	r3, [pc, #356]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	4a58      	ldr	r2, [pc, #352]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0308 	and.w	r3, r3, #8
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d005      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f74:	4b53      	ldr	r3, [pc, #332]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	4a52      	ldr	r2, [pc, #328]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f80:	4b50      	ldr	r3, [pc, #320]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	494d      	ldr	r1, [pc, #308]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d040      	beq.n	8004020 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d107      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa6:	4b47      	ldr	r3, [pc, #284]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d115      	bne.n	8003fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e07f      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d107      	bne.n	8003fce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fbe:	4b41      	ldr	r3, [pc, #260]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d109      	bne.n	8003fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e073      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fce:	4b3d      	ldr	r3, [pc, #244]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e06b      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fde:	4b39      	ldr	r3, [pc, #228]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f023 0203 	bic.w	r2, r3, #3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	4936      	ldr	r1, [pc, #216]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ff0:	f7fd ffa6 	bl	8001f40 <HAL_GetTick>
 8003ff4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ff6:	e00a      	b.n	800400e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff8:	f7fd ffa2 	bl	8001f40 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004006:	4293      	cmp	r3, r2
 8004008:	d901      	bls.n	800400e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e053      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400e:	4b2d      	ldr	r3, [pc, #180]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f003 020c 	and.w	r2, r3, #12
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	429a      	cmp	r2, r3
 800401e:	d1eb      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004020:	4b27      	ldr	r3, [pc, #156]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	429a      	cmp	r2, r3
 800402c:	d210      	bcs.n	8004050 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800402e:	4b24      	ldr	r3, [pc, #144]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f023 0207 	bic.w	r2, r3, #7
 8004036:	4922      	ldr	r1, [pc, #136]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	4313      	orrs	r3, r2
 800403c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800403e:	4b20      	ldr	r3, [pc, #128]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0307 	and.w	r3, r3, #7
 8004046:	683a      	ldr	r2, [r7, #0]
 8004048:	429a      	cmp	r2, r3
 800404a:	d001      	beq.n	8004050 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e032      	b.n	80040b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	d008      	beq.n	800406e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800405c:	4b19      	ldr	r3, [pc, #100]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	4916      	ldr	r1, [pc, #88]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0308 	and.w	r3, r3, #8
 8004076:	2b00      	cmp	r3, #0
 8004078:	d009      	beq.n	800408e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800407a:	4b12      	ldr	r3, [pc, #72]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	490e      	ldr	r1, [pc, #56]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 800408a:	4313      	orrs	r3, r2
 800408c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800408e:	f000 f821 	bl	80040d4 <HAL_RCC_GetSysClockFreq>
 8004092:	4602      	mov	r2, r0
 8004094:	4b0b      	ldr	r3, [pc, #44]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	091b      	lsrs	r3, r3, #4
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	490a      	ldr	r1, [pc, #40]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c8>)
 80040a0:	5ccb      	ldrb	r3, [r1, r3]
 80040a2:	fa22 f303 	lsr.w	r3, r2, r3
 80040a6:	4a09      	ldr	r2, [pc, #36]	@ (80040cc <HAL_RCC_ClockConfig+0x1cc>)
 80040a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040aa:	4b09      	ldr	r3, [pc, #36]	@ (80040d0 <HAL_RCC_ClockConfig+0x1d0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7fd ff04 	bl	8001ebc <HAL_InitTick>

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	40022000 	.word	0x40022000
 80040c4:	40021000 	.word	0x40021000
 80040c8:	08005fd8 	.word	0x08005fd8
 80040cc:	2000000c 	.word	0x2000000c
 80040d0:	20000010 	.word	0x20000010

080040d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b087      	sub	sp, #28
 80040d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	2300      	movs	r3, #0
 80040e4:	617b      	str	r3, [r7, #20]
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x94>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f003 030c 	and.w	r3, r3, #12
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d002      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x30>
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d003      	beq.n	800410a <HAL_RCC_GetSysClockFreq+0x36>
 8004102:	e027      	b.n	8004154 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004104:	4b19      	ldr	r3, [pc, #100]	@ (800416c <HAL_RCC_GetSysClockFreq+0x98>)
 8004106:	613b      	str	r3, [r7, #16]
      break;
 8004108:	e027      	b.n	800415a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	0c9b      	lsrs	r3, r3, #18
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	4a17      	ldr	r2, [pc, #92]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004114:	5cd3      	ldrb	r3, [r2, r3]
 8004116:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d010      	beq.n	8004144 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004122:	4b11      	ldr	r3, [pc, #68]	@ (8004168 <HAL_RCC_GetSysClockFreq+0x94>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	0c5b      	lsrs	r3, r3, #17
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	4a11      	ldr	r2, [pc, #68]	@ (8004174 <HAL_RCC_GetSysClockFreq+0xa0>)
 800412e:	5cd3      	ldrb	r3, [r2, r3]
 8004130:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a0d      	ldr	r2, [pc, #52]	@ (800416c <HAL_RCC_GetSysClockFreq+0x98>)
 8004136:	fb03 f202 	mul.w	r2, r3, r2
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004140:	617b      	str	r3, [r7, #20]
 8004142:	e004      	b.n	800414e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a0c      	ldr	r2, [pc, #48]	@ (8004178 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004148:	fb02 f303 	mul.w	r3, r2, r3
 800414c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	613b      	str	r3, [r7, #16]
      break;
 8004152:	e002      	b.n	800415a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004154:	4b05      	ldr	r3, [pc, #20]	@ (800416c <HAL_RCC_GetSysClockFreq+0x98>)
 8004156:	613b      	str	r3, [r7, #16]
      break;
 8004158:	bf00      	nop
    }
  }
  return sysclockfreq;
 800415a:	693b      	ldr	r3, [r7, #16]
}
 800415c:	4618      	mov	r0, r3
 800415e:	371c      	adds	r7, #28
 8004160:	46bd      	mov	sp, r7
 8004162:	bc80      	pop	{r7}
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40021000 	.word	0x40021000
 800416c:	007a1200 	.word	0x007a1200
 8004170:	08005ff0 	.word	0x08005ff0
 8004174:	08006000 	.word	0x08006000
 8004178:	003d0900 	.word	0x003d0900

0800417c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004180:	4b02      	ldr	r3, [pc, #8]	@ (800418c <HAL_RCC_GetHCLKFreq+0x10>)
 8004182:	681b      	ldr	r3, [r3, #0]
}
 8004184:	4618      	mov	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr
 800418c:	2000000c 	.word	0x2000000c

08004190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004194:	f7ff fff2 	bl	800417c <HAL_RCC_GetHCLKFreq>
 8004198:	4602      	mov	r2, r0
 800419a:	4b05      	ldr	r3, [pc, #20]	@ (80041b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	0adb      	lsrs	r3, r3, #11
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	4903      	ldr	r1, [pc, #12]	@ (80041b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041a6:	5ccb      	ldrb	r3, [r1, r3]
 80041a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40021000 	.word	0x40021000
 80041b4:	08005fe8 	.word	0x08005fe8

080041b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041c0:	4b0a      	ldr	r3, [pc, #40]	@ (80041ec <RCC_Delay+0x34>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a0a      	ldr	r2, [pc, #40]	@ (80041f0 <RCC_Delay+0x38>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	0a5b      	lsrs	r3, r3, #9
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	fb02 f303 	mul.w	r3, r2, r3
 80041d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041d4:	bf00      	nop
  }
  while (Delay --);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	1e5a      	subs	r2, r3, #1
 80041da:	60fa      	str	r2, [r7, #12]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d1f9      	bne.n	80041d4 <RCC_Delay+0x1c>
}
 80041e0:	bf00      	nop
 80041e2:	bf00      	nop
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr
 80041ec:	2000000c 	.word	0x2000000c
 80041f0:	10624dd3 	.word	0x10624dd3

080041f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b086      	sub	sp, #24
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0301 	and.w	r3, r3, #1
 800420c:	2b00      	cmp	r3, #0
 800420e:	d07d      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004210:	2300      	movs	r3, #0
 8004212:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004214:	4b4f      	ldr	r3, [pc, #316]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10d      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004220:	4b4c      	ldr	r3, [pc, #304]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004222:	69db      	ldr	r3, [r3, #28]
 8004224:	4a4b      	ldr	r2, [pc, #300]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004226:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800422a:	61d3      	str	r3, [r2, #28]
 800422c:	4b49      	ldr	r3, [pc, #292]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422e:	69db      	ldr	r3, [r3, #28]
 8004230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004234:	60bb      	str	r3, [r7, #8]
 8004236:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004238:	2301      	movs	r3, #1
 800423a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	4b46      	ldr	r3, [pc, #280]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004244:	2b00      	cmp	r3, #0
 8004246:	d118      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004248:	4b43      	ldr	r3, [pc, #268]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a42      	ldr	r2, [pc, #264]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800424e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004252:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004254:	f7fd fe74 	bl	8001f40 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800425a:	e008      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800425c:	f7fd fe70 	bl	8001f40 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b64      	cmp	r3, #100	@ 0x64
 8004268:	d901      	bls.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e06d      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426e:	4b3a      	ldr	r3, [pc, #232]	@ (8004358 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0f0      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800427a:	4b36      	ldr	r3, [pc, #216]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004282:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d02e      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	429a      	cmp	r2, r3
 8004296:	d027      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004298:	4b2e      	ldr	r3, [pc, #184]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042a2:	4b2e      	ldr	r3, [pc, #184]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042a4:	2201      	movs	r2, #1
 80042a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042a8:	4b2c      	ldr	r3, [pc, #176]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042ae:	4a29      	ldr	r2, [pc, #164]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d014      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042be:	f7fd fe3f 	bl	8001f40 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042c4:	e00a      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c6:	f7fd fe3b 	bl	8001f40 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e036      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0ee      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	4917      	ldr	r1, [pc, #92]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042fa:	7dfb      	ldrb	r3, [r7, #23]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d105      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004300:	4b14      	ldr	r3, [pc, #80]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	4a13      	ldr	r2, [pc, #76]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004306:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800430a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d008      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004318:	4b0e      	ldr	r3, [pc, #56]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	490b      	ldr	r1, [pc, #44]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004326:	4313      	orrs	r3, r2
 8004328:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	2b00      	cmp	r3, #0
 8004334:	d008      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004336:	4b07      	ldr	r3, [pc, #28]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	4904      	ldr	r1, [pc, #16]	@ (8004354 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004344:	4313      	orrs	r3, r2
 8004346:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3718      	adds	r7, #24
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40021000 	.word	0x40021000
 8004358:	40007000 	.word	0x40007000
 800435c:	42420440 	.word	0x42420440

08004360 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	2300      	movs	r3, #0
 800436e:	61fb      	str	r3, [r7, #28]
 8004370:	2300      	movs	r3, #0
 8004372:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	2300      	movs	r3, #0
 800437a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b10      	cmp	r3, #16
 8004380:	d00a      	beq.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b10      	cmp	r3, #16
 8004386:	f200 808a 	bhi.w	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d045      	beq.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d075      	beq.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004396:	e082      	b.n	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004398:	4b46      	ldr	r3, [pc, #280]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800439e:	4b45      	ldr	r3, [pc, #276]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d07b      	beq.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	0c9b      	lsrs	r3, r3, #18
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	4a41      	ldr	r2, [pc, #260]	@ (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80043b4:	5cd3      	ldrb	r3, [r2, r3]
 80043b6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d015      	beq.n	80043ee <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043c2:	4b3c      	ldr	r3, [pc, #240]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	0c5b      	lsrs	r3, r3, #17
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	4a3b      	ldr	r2, [pc, #236]	@ (80044bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80043ce:	5cd3      	ldrb	r3, [r2, r3]
 80043d0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00d      	beq.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80043dc:	4a38      	ldr	r2, [pc, #224]	@ (80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	fb02 f303 	mul.w	r3, r2, r3
 80043ea:	61fb      	str	r3, [r7, #28]
 80043ec:	e004      	b.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	4a34      	ldr	r2, [pc, #208]	@ (80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80043f2:	fb02 f303 	mul.w	r3, r2, r3
 80043f6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80043f8:	4b2e      	ldr	r3, [pc, #184]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004400:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004404:	d102      	bne.n	800440c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	61bb      	str	r3, [r7, #24]
      break;
 800440a:	e04a      	b.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	4a2d      	ldr	r2, [pc, #180]	@ (80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	61bb      	str	r3, [r7, #24]
      break;
 800441a:	e042      	b.n	80044a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800441c:	4b25      	ldr	r3, [pc, #148]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800442c:	d108      	bne.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004438:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800443c:	61bb      	str	r3, [r7, #24]
 800443e:	e01f      	b.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004446:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800444a:	d109      	bne.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800444c:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004458:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800445c:	61bb      	str	r3, [r7, #24]
 800445e:	e00f      	b.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004466:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800446a:	d11c      	bne.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800446c:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d016      	beq.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004478:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800447c:	61bb      	str	r3, [r7, #24]
      break;
 800447e:	e012      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004480:	e011      	b.n	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004482:	f7ff fe85 	bl	8004190 <HAL_RCC_GetPCLK2Freq>
 8004486:	4602      	mov	r2, r0
 8004488:	4b0a      	ldr	r3, [pc, #40]	@ (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	0b9b      	lsrs	r3, r3, #14
 800448e:	f003 0303 	and.w	r3, r3, #3
 8004492:	3301      	adds	r3, #1
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	fbb2 f3f3 	udiv	r3, r2, r3
 800449a:	61bb      	str	r3, [r7, #24]
      break;
 800449c:	e004      	b.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800449e:	bf00      	nop
 80044a0:	e002      	b.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044a2:	bf00      	nop
 80044a4:	e000      	b.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044a6:	bf00      	nop
    }
  }
  return (frequency);
 80044a8:	69bb      	ldr	r3, [r7, #24]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3720      	adds	r7, #32
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40021000 	.word	0x40021000
 80044b8:	08006004 	.word	0x08006004
 80044bc:	08006014 	.word	0x08006014
 80044c0:	007a1200 	.word	0x007a1200
 80044c4:	003d0900 	.word	0x003d0900
 80044c8:	aaaaaaab 	.word	0xaaaaaaab

080044cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e041      	b.n	8004562 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fd fc26 	bl	8001d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f000 fc20 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d001      	beq.n	8004584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e03a      	b.n	80045fa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a18      	ldr	r2, [pc, #96]	@ (8004604 <HAL_TIM_Base_Start_IT+0x98>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d00e      	beq.n	80045c4 <HAL_TIM_Base_Start_IT+0x58>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ae:	d009      	beq.n	80045c4 <HAL_TIM_Base_Start_IT+0x58>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a14      	ldr	r2, [pc, #80]	@ (8004608 <HAL_TIM_Base_Start_IT+0x9c>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d004      	beq.n	80045c4 <HAL_TIM_Base_Start_IT+0x58>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a13      	ldr	r2, [pc, #76]	@ (800460c <HAL_TIM_Base_Start_IT+0xa0>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d111      	bne.n	80045e8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2b06      	cmp	r3, #6
 80045d4:	d010      	beq.n	80045f8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f042 0201 	orr.w	r2, r2, #1
 80045e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e6:	e007      	b.n	80045f8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	40012c00 	.word	0x40012c00
 8004608:	40000400 	.word	0x40000400
 800460c:	40000800 	.word	0x40000800

08004610 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d101      	bne.n	8004622 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e041      	b.n	80046a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f839 	bl	80046ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2202      	movs	r2, #2
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	3304      	adds	r3, #4
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f000 fb7e 	bl	8004d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}

080046ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr

080046c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d109      	bne.n	80046e4 <HAL_TIM_PWM_Start+0x24>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b01      	cmp	r3, #1
 80046da:	bf14      	ite	ne
 80046dc:	2301      	movne	r3, #1
 80046de:	2300      	moveq	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	e022      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d109      	bne.n	80046fe <HAL_TIM_PWM_Start+0x3e>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046f0:	b2db      	uxtb	r3, r3
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	bf14      	ite	ne
 80046f6:	2301      	movne	r3, #1
 80046f8:	2300      	moveq	r3, #0
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	e015      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b08      	cmp	r3, #8
 8004702:	d109      	bne.n	8004718 <HAL_TIM_PWM_Start+0x58>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	bf14      	ite	ne
 8004710:	2301      	movne	r3, #1
 8004712:	2300      	moveq	r3, #0
 8004714:	b2db      	uxtb	r3, r3
 8004716:	e008      	b.n	800472a <HAL_TIM_PWM_Start+0x6a>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b01      	cmp	r3, #1
 8004722:	bf14      	ite	ne
 8004724:	2301      	movne	r3, #1
 8004726:	2300      	moveq	r3, #0
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e05e      	b.n	80047f0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d104      	bne.n	8004742 <HAL_TIM_PWM_Start+0x82>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004740:	e013      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d104      	bne.n	8004752 <HAL_TIM_PWM_Start+0x92>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004750:	e00b      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2b08      	cmp	r3, #8
 8004756:	d104      	bne.n	8004762 <HAL_TIM_PWM_Start+0xa2>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2202      	movs	r2, #2
 800475c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004760:	e003      	b.n	800476a <HAL_TIM_PWM_Start+0xaa>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2202      	movs	r2, #2
 8004766:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2201      	movs	r2, #1
 8004770:	6839      	ldr	r1, [r7, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fd78 	bl	8005268 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a1e      	ldr	r2, [pc, #120]	@ (80047f8 <HAL_TIM_PWM_Start+0x138>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d107      	bne.n	8004792 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004790:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a18      	ldr	r2, [pc, #96]	@ (80047f8 <HAL_TIM_PWM_Start+0x138>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d00e      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047a4:	d009      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a14      	ldr	r2, [pc, #80]	@ (80047fc <HAL_TIM_PWM_Start+0x13c>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d004      	beq.n	80047ba <HAL_TIM_PWM_Start+0xfa>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a12      	ldr	r2, [pc, #72]	@ (8004800 <HAL_TIM_PWM_Start+0x140>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d111      	bne.n	80047de <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2b06      	cmp	r3, #6
 80047ca:	d010      	beq.n	80047ee <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0201 	orr.w	r2, r2, #1
 80047da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047dc:	e007      	b.n	80047ee <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f042 0201 	orr.w	r2, r2, #1
 80047ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40012c00 	.word	0x40012c00
 80047fc:	40000400 	.word	0x40000400
 8004800:	40000800 	.word	0x40000800

08004804 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d020      	beq.n	8004868 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d01b      	beq.n	8004868 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f06f 0202 	mvn.w	r2, #2
 8004838:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2201      	movs	r2, #1
 800483e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	f003 0303 	and.w	r3, r3, #3
 800484a:	2b00      	cmp	r3, #0
 800484c:	d003      	beq.n	8004856 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fa63 	bl	8004d1a <HAL_TIM_IC_CaptureCallback>
 8004854:	e005      	b.n	8004862 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 fa56 	bl	8004d08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 fa65 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f003 0304 	and.w	r3, r3, #4
 800486e:	2b00      	cmp	r3, #0
 8004870:	d020      	beq.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d01b      	beq.n	80048b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f06f 0204 	mvn.w	r2, #4
 8004884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2202      	movs	r2, #2
 800488a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	699b      	ldr	r3, [r3, #24]
 8004892:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 fa3d 	bl	8004d1a <HAL_TIM_IC_CaptureCallback>
 80048a0:	e005      	b.n	80048ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 fa30 	bl	8004d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f000 fa3f 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 0308 	and.w	r3, r3, #8
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d020      	beq.n	8004900 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d01b      	beq.n	8004900 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f06f 0208 	mvn.w	r2, #8
 80048d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2204      	movs	r2, #4
 80048d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 fa17 	bl	8004d1a <HAL_TIM_IC_CaptureCallback>
 80048ec:	e005      	b.n	80048fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fa0a 	bl	8004d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 fa19 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f003 0310 	and.w	r3, r3, #16
 8004906:	2b00      	cmp	r3, #0
 8004908:	d020      	beq.n	800494c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f003 0310 	and.w	r3, r3, #16
 8004910:	2b00      	cmp	r3, #0
 8004912:	d01b      	beq.n	800494c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f06f 0210 	mvn.w	r2, #16
 800491c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2208      	movs	r2, #8
 8004922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f9f1 	bl	8004d1a <HAL_TIM_IC_CaptureCallback>
 8004938:	e005      	b.n	8004946 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f9e4 	bl	8004d08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f9f3 	bl	8004d2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00c      	beq.n	8004970 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b00      	cmp	r3, #0
 800495e:	d007      	beq.n	8004970 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0201 	mvn.w	r2, #1
 8004968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f9c3 	bl	8004cf6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00c      	beq.n	8004994 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004980:	2b00      	cmp	r3, #0
 8004982:	d007      	beq.n	8004994 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800498c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fcf5 	bl	800537e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00c      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d007      	beq.n	80049b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f9c3 	bl	8004d3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f003 0320 	and.w	r3, r3, #32
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f003 0320 	and.w	r3, r3, #32
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f06f 0220 	mvn.w	r2, #32
 80049d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 fcc8 	bl	800536c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049dc:	bf00      	nop
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049f0:	2300      	movs	r3, #0
 80049f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d101      	bne.n	8004a02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049fe:	2302      	movs	r3, #2
 8004a00:	e0ae      	b.n	8004b60 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b0c      	cmp	r3, #12
 8004a0e:	f200 809f 	bhi.w	8004b50 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a12:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004a4d 	.word	0x08004a4d
 8004a1c:	08004b51 	.word	0x08004b51
 8004a20:	08004b51 	.word	0x08004b51
 8004a24:	08004b51 	.word	0x08004b51
 8004a28:	08004a8d 	.word	0x08004a8d
 8004a2c:	08004b51 	.word	0x08004b51
 8004a30:	08004b51 	.word	0x08004b51
 8004a34:	08004b51 	.word	0x08004b51
 8004a38:	08004acf 	.word	0x08004acf
 8004a3c:	08004b51 	.word	0x08004b51
 8004a40:	08004b51 	.word	0x08004b51
 8004a44:	08004b51 	.word	0x08004b51
 8004a48:	08004b0f 	.word	0x08004b0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f000 f9ea 	bl	8004e2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699a      	ldr	r2, [r3, #24]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0208 	orr.w	r2, r2, #8
 8004a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 0204 	bic.w	r2, r2, #4
 8004a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	6999      	ldr	r1, [r3, #24]
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	691a      	ldr	r2, [r3, #16]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	619a      	str	r2, [r3, #24]
      break;
 8004a8a:	e064      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fa30 	bl	8004ef8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6999      	ldr	r1, [r3, #24]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	021a      	lsls	r2, r3, #8
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	619a      	str	r2, [r3, #24]
      break;
 8004acc:	e043      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68b9      	ldr	r1, [r7, #8]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f000 fa79 	bl	8004fcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	69da      	ldr	r2, [r3, #28]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f042 0208 	orr.w	r2, r2, #8
 8004ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	69da      	ldr	r2, [r3, #28]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0204 	bic.w	r2, r2, #4
 8004af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69d9      	ldr	r1, [r3, #28]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	61da      	str	r2, [r3, #28]
      break;
 8004b0c:	e023      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68b9      	ldr	r1, [r7, #8]
 8004b14:	4618      	mov	r0, r3
 8004b16:	f000 fac3 	bl	80050a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69d9      	ldr	r1, [r3, #28]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	021a      	lsls	r2, r3, #8
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	61da      	str	r2, [r3, #28]
      break;
 8004b4e:	e002      	b.n	8004b56 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	75fb      	strb	r3, [r7, #23]
      break;
 8004b54:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3718      	adds	r7, #24
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b72:	2300      	movs	r3, #0
 8004b74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIM_ConfigClockSource+0x1c>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e0b4      	b.n	8004cee <HAL_TIM_ConfigClockSource+0x186>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004ba2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004baa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bbc:	d03e      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0xd4>
 8004bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bc2:	f200 8087 	bhi.w	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bca:	f000 8086 	beq.w	8004cda <HAL_TIM_ConfigClockSource+0x172>
 8004bce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd2:	d87f      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bd4:	2b70      	cmp	r3, #112	@ 0x70
 8004bd6:	d01a      	beq.n	8004c0e <HAL_TIM_ConfigClockSource+0xa6>
 8004bd8:	2b70      	cmp	r3, #112	@ 0x70
 8004bda:	d87b      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bdc:	2b60      	cmp	r3, #96	@ 0x60
 8004bde:	d050      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x11a>
 8004be0:	2b60      	cmp	r3, #96	@ 0x60
 8004be2:	d877      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004be4:	2b50      	cmp	r3, #80	@ 0x50
 8004be6:	d03c      	beq.n	8004c62 <HAL_TIM_ConfigClockSource+0xfa>
 8004be8:	2b50      	cmp	r3, #80	@ 0x50
 8004bea:	d873      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bec:	2b40      	cmp	r3, #64	@ 0x40
 8004bee:	d058      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x13a>
 8004bf0:	2b40      	cmp	r3, #64	@ 0x40
 8004bf2:	d86f      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bf4:	2b30      	cmp	r3, #48	@ 0x30
 8004bf6:	d064      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004bf8:	2b30      	cmp	r3, #48	@ 0x30
 8004bfa:	d86b      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004bfc:	2b20      	cmp	r3, #32
 8004bfe:	d060      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	d867      	bhi.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d05c      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	d05a      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8004c0c:	e062      	b.n	8004cd4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c1e:	f000 fb04 	bl	800522a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68ba      	ldr	r2, [r7, #8]
 8004c38:	609a      	str	r2, [r3, #8]
      break;
 8004c3a:	e04f      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c4c:	f000 faed 	bl	800522a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c5e:	609a      	str	r2, [r3, #8]
      break;
 8004c60:	e03c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c6e:	461a      	mov	r2, r3
 8004c70:	f000 fa64 	bl	800513c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2150      	movs	r1, #80	@ 0x50
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fabb 	bl	80051f6 <TIM_ITRx_SetConfig>
      break;
 8004c80:	e02c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f000 fa82 	bl	8005198 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2160      	movs	r1, #96	@ 0x60
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 faab 	bl	80051f6 <TIM_ITRx_SetConfig>
      break;
 8004ca0:	e01c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cae:	461a      	mov	r2, r3
 8004cb0:	f000 fa44 	bl	800513c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2140      	movs	r1, #64	@ 0x40
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 fa9b 	bl	80051f6 <TIM_ITRx_SetConfig>
      break;
 8004cc0:	e00c      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4610      	mov	r0, r2
 8004cce:	f000 fa92 	bl	80051f6 <TIM_ITRx_SetConfig>
      break;
 8004cd2:	e003      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cd8:	e000      	b.n	8004cdc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004cda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}

08004cf6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b083      	sub	sp, #12
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr

08004d08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr

08004d1a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d22:	bf00      	nop
 8004d24:	370c      	adds	r7, #12
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr

08004d2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bc80      	pop	{r7}
 8004d3c:	4770      	bx	lr

08004d3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d46:	bf00      	nop
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr

08004d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a2f      	ldr	r2, [pc, #188]	@ (8004e20 <TIM_Base_SetConfig+0xd0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00b      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d6e:	d007      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a2c      	ldr	r2, [pc, #176]	@ (8004e24 <TIM_Base_SetConfig+0xd4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d003      	beq.n	8004d80 <TIM_Base_SetConfig+0x30>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8004e28 <TIM_Base_SetConfig+0xd8>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d108      	bne.n	8004d92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a22      	ldr	r2, [pc, #136]	@ (8004e20 <TIM_Base_SetConfig+0xd0>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00b      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da0:	d007      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a1f      	ldr	r2, [pc, #124]	@ (8004e24 <TIM_Base_SetConfig+0xd4>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d003      	beq.n	8004db2 <TIM_Base_SetConfig+0x62>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a1e      	ldr	r2, [pc, #120]	@ (8004e28 <TIM_Base_SetConfig+0xd8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d108      	bne.n	8004dc4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a0d      	ldr	r2, [pc, #52]	@ (8004e20 <TIM_Base_SetConfig+0xd0>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d103      	bne.n	8004df8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d005      	beq.n	8004e16 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f023 0201 	bic.w	r2, r3, #1
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	611a      	str	r2, [r3, #16]
  }
}
 8004e16:	bf00      	nop
 8004e18:	3714      	adds	r7, #20
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bc80      	pop	{r7}
 8004e1e:	4770      	bx	lr
 8004e20:	40012c00 	.word	0x40012c00
 8004e24:	40000400 	.word	0x40000400
 8004e28:	40000800 	.word	0x40000800

08004e2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b087      	sub	sp, #28
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a1b      	ldr	r3, [r3, #32]
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	f023 0201 	bic.w	r2, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f023 0303 	bic.w	r3, r3, #3
 8004e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f023 0302 	bic.w	r3, r3, #2
 8004e74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef4 <TIM_OC1_SetConfig+0xc8>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d10c      	bne.n	8004ea2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f023 0308 	bic.w	r3, r3, #8
 8004e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	f023 0304 	bic.w	r3, r3, #4
 8004ea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <TIM_OC1_SetConfig+0xc8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d111      	bne.n	8004ece <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	621a      	str	r2, [r3, #32]
}
 8004ee8:	bf00      	nop
 8004eea:	371c      	adds	r7, #28
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc80      	pop	{r7}
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	40012c00 	.word	0x40012c00

08004ef8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	f023 0210 	bic.w	r2, r3, #16
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f023 0320 	bic.w	r3, r3, #32
 8004f42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc8 <TIM_OC2_SetConfig+0xd0>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d10d      	bne.n	8004f74 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a14      	ldr	r2, [pc, #80]	@ (8004fc8 <TIM_OC2_SetConfig+0xd0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d113      	bne.n	8004fa4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68fa      	ldr	r2, [r7, #12]
 8004fae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	621a      	str	r2, [r3, #32]
}
 8004fbe:	bf00      	nop
 8004fc0:	371c      	adds	r7, #28
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr
 8004fc8:	40012c00 	.word	0x40012c00

08004fcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b087      	sub	sp, #28
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a1b      	ldr	r3, [r3, #32]
 8004fda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	69db      	ldr	r3, [r3, #28]
 8004ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	021b      	lsls	r3, r3, #8
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a1d      	ldr	r2, [pc, #116]	@ (800509c <TIM_OC3_SetConfig+0xd0>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d10d      	bne.n	8005046 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005030:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	021b      	lsls	r3, r3, #8
 8005038:	697a      	ldr	r2, [r7, #20]
 800503a:	4313      	orrs	r3, r2
 800503c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a14      	ldr	r2, [pc, #80]	@ (800509c <TIM_OC3_SetConfig+0xd0>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d113      	bne.n	8005076 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005054:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800505c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	011b      	lsls	r3, r3, #4
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	4313      	orrs	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	011b      	lsls	r3, r3, #4
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	621a      	str	r2, [r3, #32]
}
 8005090:	bf00      	nop
 8005092:	371c      	adds	r7, #28
 8005094:	46bd      	mov	sp, r7
 8005096:	bc80      	pop	{r7}
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40012c00 	.word	0x40012c00

080050a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80050ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	021b      	lsls	r3, r3, #8
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a0f      	ldr	r2, [pc, #60]	@ (8005138 <TIM_OC4_SetConfig+0x98>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d109      	bne.n	8005114 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005106:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	019b      	lsls	r3, r3, #6
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	621a      	str	r2, [r3, #32]
}
 800512e:	bf00      	nop
 8005130:	371c      	adds	r7, #28
 8005132:	46bd      	mov	sp, r7
 8005134:	bc80      	pop	{r7}
 8005136:	4770      	bx	lr
 8005138:	40012c00 	.word	0x40012c00

0800513c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6a1b      	ldr	r3, [r3, #32]
 8005152:	f023 0201 	bic.w	r2, r3, #1
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005166:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	4313      	orrs	r3, r2
 8005170:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f023 030a 	bic.w	r3, r3, #10
 8005178:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
 8005180:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	621a      	str	r2, [r3, #32]
}
 800518e:	bf00      	nop
 8005190:	371c      	adds	r7, #28
 8005192:	46bd      	mov	sp, r7
 8005194:	bc80      	pop	{r7}
 8005196:	4770      	bx	lr

08005198 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	f023 0210 	bic.w	r2, r3, #16
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	031b      	lsls	r3, r3, #12
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	621a      	str	r2, [r3, #32]
}
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bc80      	pop	{r7}
 80051f4:	4770      	bx	lr

080051f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051f6:	b480      	push	{r7}
 80051f8:	b085      	sub	sp, #20
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
 80051fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	f043 0307 	orr.w	r3, r3, #7
 8005218:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	609a      	str	r2, [r3, #8]
}
 8005220:	bf00      	nop
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr

0800522a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800522a:	b480      	push	{r7}
 800522c:	b087      	sub	sp, #28
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
 8005236:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005244:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	021a      	lsls	r2, r3, #8
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	431a      	orrs	r2, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	4313      	orrs	r3, r2
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	609a      	str	r2, [r3, #8]
}
 800525e:	bf00      	nop
 8005260:	371c      	adds	r7, #28
 8005262:	46bd      	mov	sp, r7
 8005264:	bc80      	pop	{r7}
 8005266:	4770      	bx	lr

08005268 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005268:	b480      	push	{r7}
 800526a:	b087      	sub	sp, #28
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	2201      	movs	r2, #1
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6a1a      	ldr	r2, [r3, #32]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	43db      	mvns	r3, r3
 800528a:	401a      	ands	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6a1a      	ldr	r2, [r3, #32]
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	f003 031f 	and.w	r3, r3, #31
 800529a:	6879      	ldr	r1, [r7, #4]
 800529c:	fa01 f303 	lsl.w	r3, r1, r3
 80052a0:	431a      	orrs	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	621a      	str	r2, [r3, #32]
}
 80052a6:	bf00      	nop
 80052a8:	371c      	adds	r7, #28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bc80      	pop	{r7}
 80052ae:	4770      	bx	lr

080052b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e046      	b.n	8005356 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a16      	ldr	r2, [pc, #88]	@ (8005360 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d00e      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005314:	d009      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a12      	ldr	r2, [pc, #72]	@ (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d004      	beq.n	800532a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a10      	ldr	r2, [pc, #64]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10c      	bne.n	8005344 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005330:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	4313      	orrs	r3, r2
 800533a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800

0800536c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005374:	bf00      	nop
 8005376:	370c      	adds	r7, #12
 8005378:	46bd      	mov	sp, r7
 800537a:	bc80      	pop	{r7}
 800537c:	4770      	bx	lr

0800537e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	bc80      	pop	{r7}
 800538e:	4770      	bx	lr

08005390 <SEND_4_BIT>:
 */

#include "LCD_16x2_PARALLEL.h"

void SEND_4_BIT(char data, uint8_t rsPin)//rs=0 yra instruction register o HIGH(1) data register
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	4603      	mov	r3, r0
 8005398:	460a      	mov	r2, r1
 800539a:	71fb      	strb	r3, [r7, #7]
 800539c:	4613      	mov	r3, r2
 800539e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rsPin);
 80053a0:	79bb      	ldrb	r3, [r7, #6]
 80053a2:	461a      	mov	r2, r3
 80053a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80053a8:	4823      	ldr	r0, [pc, #140]	@ (8005438 <SEND_4_BIT+0xa8>)
 80053aa:	f7fe faf7 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 80053ae:	2200      	movs	r2, #0
 80053b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80053b4:	4820      	ldr	r0, [pc, #128]	@ (8005438 <SEND_4_BIT+0xa8>)
 80053b6:	f7fe faf1 	bl	800399c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data>>0)&0x1);
 80053ba:	79fb      	ldrb	r3, [r7, #7]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	461a      	mov	r2, r3
 80053c4:	2120      	movs	r1, #32
 80053c6:	481d      	ldr	r0, [pc, #116]	@ (800543c <SEND_4_BIT+0xac>)
 80053c8:	f7fe fae8 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data>>1)&0x1);
 80053cc:	79fb      	ldrb	r3, [r7, #7]
 80053ce:	085b      	lsrs	r3, r3, #1
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	461a      	mov	r2, r3
 80053da:	2140      	movs	r1, #64	@ 0x40
 80053dc:	4817      	ldr	r0, [pc, #92]	@ (800543c <SEND_4_BIT+0xac>)
 80053de:	f7fe fadd 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data>>2)&0x1);
 80053e2:	79fb      	ldrb	r3, [r7, #7]
 80053e4:	089b      	lsrs	r3, r3, #2
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	f003 0301 	and.w	r3, r3, #1
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	461a      	mov	r2, r3
 80053f0:	2180      	movs	r1, #128	@ 0x80
 80053f2:	4812      	ldr	r0, [pc, #72]	@ (800543c <SEND_4_BIT+0xac>)
 80053f4:	f7fe fad2 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data>>3)&0x1);
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	08db      	lsrs	r3, r3, #3
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	b2db      	uxtb	r3, r3
 8005404:	461a      	mov	r2, r3
 8005406:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800540a:	480c      	ldr	r0, [pc, #48]	@ (800543c <SEND_4_BIT+0xac>)
 800540c:	f7fe fac6 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, SET);
 8005410:	2201      	movs	r2, #1
 8005412:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005416:	4808      	ldr	r0, [pc, #32]	@ (8005438 <SEND_4_BIT+0xa8>)
 8005418:	f7fe fac0 	bl	800399c <HAL_GPIO_WritePin>
	DELAY_US(500); // Allow LCD to latch
 800541c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005420:	f7fb ff87 	bl	8001332 <DELAY_US>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 8005424:	2200      	movs	r2, #0
 8005426:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800542a:	4803      	ldr	r0, [pc, #12]	@ (8005438 <SEND_4_BIT+0xa8>)
 800542c:	f7fe fab6 	bl	800399c <HAL_GPIO_WritePin>

}
 8005430:	bf00      	nop
 8005432:	3708      	adds	r7, #8
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40010800 	.word	0x40010800
 800543c:	40010c00 	.word	0x40010c00

08005440 <LCD_SEND_COMMAND>:

void LCD_SEND_COMMAND(char komanda)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	4603      	mov	r3, r0
 8005448:	71fb      	strb	r3, [r7, #7]
	//upper
	static char siuntimas;
	siuntimas=(komanda>>4)&0x0f;
 800544a:	79fb      	ldrb	r3, [r7, #7]
 800544c:	091b      	lsrs	r3, r3, #4
 800544e:	b2da      	uxtb	r2, r3
 8005450:	4b13      	ldr	r3, [pc, #76]	@ (80054a0 <LCD_SEND_COMMAND+0x60>)
 8005452:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 8005454:	4b12      	ldr	r3, [pc, #72]	@ (80054a0 <LCD_SEND_COMMAND+0x60>)
 8005456:	781b      	ldrb	r3, [r3, #0]
 8005458:	2100      	movs	r1, #0
 800545a:	4618      	mov	r0, r3
 800545c:	f7ff ff98 	bl	8005390 <SEND_4_BIT>

	//lower
	siuntimas=(komanda)&0x0f;
 8005460:	79fb      	ldrb	r3, [r7, #7]
 8005462:	f003 030f 	and.w	r3, r3, #15
 8005466:	b2da      	uxtb	r2, r3
 8005468:	4b0d      	ldr	r3, [pc, #52]	@ (80054a0 <LCD_SEND_COMMAND+0x60>)
 800546a:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 800546c:	4b0c      	ldr	r3, [pc, #48]	@ (80054a0 <LCD_SEND_COMMAND+0x60>)
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	2100      	movs	r1, #0
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff ff8c 	bl	8005390 <SEND_4_BIT>
	if (komanda == 0x01 || komanda == 0x02) {
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d002      	beq.n	8005484 <LCD_SEND_COMMAND+0x44>
 800547e:	79fb      	ldrb	r3, [r7, #7]
 8005480:	2b02      	cmp	r3, #2
 8005482:	d103      	bne.n	800548c <LCD_SEND_COMMAND+0x4c>
		HAL_Delay(2); // These are extra slow
 8005484:	2002      	movs	r0, #2
 8005486:	f7fc fd65 	bl	8001f54 <HAL_Delay>
 800548a:	e004      	b.n	8005496 <LCD_SEND_COMMAND+0x56>
	} else {
		DELAY_US(300); // All other commands
 800548c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005490:	f7fb ff4f 	bl	8001332 <DELAY_US>
	}
}
 8005494:	bf00      	nop
 8005496:	bf00      	nop
 8005498:	3708      	adds	r7, #8
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	200002d0 	.word	0x200002d0

080054a4 <LCD_SEND_DATA>:
void LCD_SEND_DATA(char komanda)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	71fb      	strb	r3, [r7, #7]
	//upper
	static char siuntimas;
	siuntimas=(komanda>>4)&0x0f;
 80054ae:	79fb      	ldrb	r3, [r7, #7]
 80054b0:	091b      	lsrs	r3, r3, #4
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <LCD_SEND_DATA+0x40>)
 80054b6:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_DATA);
 80054b8:	4b0a      	ldr	r3, [pc, #40]	@ (80054e4 <LCD_SEND_DATA+0x40>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2101      	movs	r1, #1
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff ff66 	bl	8005390 <SEND_4_BIT>

	//lower
	siuntimas=(komanda)&0x0f;
 80054c4:	79fb      	ldrb	r3, [r7, #7]
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	b2da      	uxtb	r2, r3
 80054cc:	4b05      	ldr	r3, [pc, #20]	@ (80054e4 <LCD_SEND_DATA+0x40>)
 80054ce:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_DATA);
 80054d0:	4b04      	ldr	r3, [pc, #16]	@ (80054e4 <LCD_SEND_DATA+0x40>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2101      	movs	r1, #1
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff ff5a 	bl	8005390 <SEND_4_BIT>
}
 80054dc:	bf00      	nop
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	200002d1 	.word	0x200002d1

080054e8 <LCD_CLEAR>:

void LCD_CLEAR()
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_DISPLAY_CLEAR);
 80054ec:	2001      	movs	r0, #1
 80054ee:	f7ff ffa7 	bl	8005440 <LCD_SEND_COMMAND>
}
 80054f2:	bf00      	nop
 80054f4:	bd80      	pop	{r7, pc}
	...

080054f8 <LCD_Init>:
	}
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
}

void LCD_Init()
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin,GPIO_PIN_RESET);
 80054fc:	2200      	movs	r2, #0
 80054fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005502:	4827      	ldr	r0, [pc, #156]	@ (80055a0 <LCD_Init+0xa8>)
 8005504:	f7fe fa4a 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,GPIO_PIN_RESET);
 8005508:	2200      	movs	r2, #0
 800550a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800550e:	4824      	ldr	r0, [pc, #144]	@ (80055a0 <LCD_Init+0xa8>)
 8005510:	f7fe fa44 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8005514:	2200      	movs	r2, #0
 8005516:	2120      	movs	r1, #32
 8005518:	4822      	ldr	r0, [pc, #136]	@ (80055a4 <LCD_Init+0xac>)
 800551a:	f7fe fa3f 	bl	800399c <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 800551e:	2200      	movs	r2, #0
 8005520:	2140      	movs	r1, #64	@ 0x40
 8005522:	4820      	ldr	r0, [pc, #128]	@ (80055a4 <LCD_Init+0xac>)
 8005524:	f7fe fa3a 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8005528:	2200      	movs	r2, #0
 800552a:	2180      	movs	r1, #128	@ 0x80
 800552c:	481d      	ldr	r0, [pc, #116]	@ (80055a4 <LCD_Init+0xac>)
 800552e:	f7fe fa35 	bl	800399c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 0);
 8005532:	2200      	movs	r2, #0
 8005534:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005538:	481a      	ldr	r0, [pc, #104]	@ (80055a4 <LCD_Init+0xac>)
 800553a:	f7fe fa2f 	bl	800399c <HAL_GPIO_WritePin>

    HAL_Delay(200); // Wait >40ms after power-on
 800553e:	20c8      	movs	r0, #200	@ 0xc8
 8005540:	f7fc fd08 	bl	8001f54 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005544:	2100      	movs	r1, #0
 8005546:	2003      	movs	r0, #3
 8005548:	f7ff ff22 	bl	8005390 <SEND_4_BIT>
    HAL_Delay(2);
 800554c:	2002      	movs	r0, #2
 800554e:	f7fc fd01 	bl	8001f54 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005552:	2100      	movs	r1, #0
 8005554:	2003      	movs	r0, #3
 8005556:	f7ff ff1b 	bl	8005390 <SEND_4_BIT>
    HAL_Delay(2);
 800555a:	2002      	movs	r0, #2
 800555c:	f7fc fcfa 	bl	8001f54 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005560:	2100      	movs	r1, #0
 8005562:	2003      	movs	r0, #3
 8005564:	f7ff ff14 	bl	8005390 <SEND_4_BIT>
    HAL_Delay(2);
 8005568:	2002      	movs	r0, #2
 800556a:	f7fc fcf3 	bl	8001f54 <HAL_Delay>
    SEND_4_BIT(0x2, LCD_RS_INSTRUCTION);
 800556e:	2100      	movs	r1, #0
 8005570:	2002      	movs	r0, #2
 8005572:	f7ff ff0d 	bl	8005390 <SEND_4_BIT>
    HAL_Delay(10);
 8005576:	200a      	movs	r0, #10
 8005578:	f7fc fcec 	bl	8001f54 <HAL_Delay>

    //4 bit interface started
    LCD_SEND_COMMAND(0x28);  // Function Set: 4-bit, 2 lines, 5x8 dots
 800557c:	2028      	movs	r0, #40	@ 0x28
 800557e:	f7ff ff5f 	bl	8005440 <LCD_SEND_COMMAND>
	// From now on: full commands (2 x 4-bit transfers)
    LCD_SEND_COMMAND(0x08);  // Display OFF (D=0, C=0, B=0)
 8005582:	2008      	movs	r0, #8
 8005584:	f7ff ff5c 	bl	8005440 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x01);  // Clear Display
 8005588:	2001      	movs	r0, #1
 800558a:	f7ff ff59 	bl	8005440 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x06);  // Entry Mode Set: Increment, No shift
 800558e:	2006      	movs	r0, #6
 8005590:	f7ff ff56 	bl	8005440 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x0C);  // Display ON, Cursor OFF, Blink OFF
 8005594:	200c      	movs	r0, #12
 8005596:	f7ff ff53 	bl	8005440 <LCD_SEND_COMMAND>
}
 800559a:	bf00      	nop
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	40010800 	.word	0x40010800
 80055a4:	40010c00 	.word	0x40010c00

080055a8 <LCD_SEND_STR>:

void LCD_SEND_STR(const char data[], uint8_t place, uint8_t level)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	460b      	mov	r3, r1
 80055b2:	70fb      	strb	r3, [r7, #3]
 80055b4:	4613      	mov	r3, r2
 80055b6:	70bb      	strb	r3, [r7, #2]
	/*
	 * @brief Offset from left side and level 0 - top and 1 - bottom
	 */
	if(level==1)
 80055b8:	78bb      	ldrb	r3, [r7, #2]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d106      	bne.n	80055cc <LCD_SEND_STR+0x24>
	{
		LCD_SEND_COMMAND(0xC0+place);
 80055be:	78fb      	ldrb	r3, [r7, #3]
 80055c0:	3b40      	subs	r3, #64	@ 0x40
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff ff3b 	bl	8005440 <LCD_SEND_COMMAND>
 80055ca:	e005      	b.n	80055d8 <LCD_SEND_STR+0x30>
	}
	else LCD_SEND_COMMAND(0x80+place);
 80055cc:	78fb      	ldrb	r3, [r7, #3]
 80055ce:	3b80      	subs	r3, #128	@ 0x80
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff ff34 	bl	8005440 <LCD_SEND_COMMAND>
	//kai N=high 2 line tai 1 line 0-4F o 2 0-27h   40-67h
	// KAI level 0 tai pirmas kai 1 tai antras levelis
	static uint8_t x;
	x = 0;
 80055d8:	4b0f      	ldr	r3, [pc, #60]	@ (8005618 <LCD_SEND_STR+0x70>)
 80055da:	2200      	movs	r2, #0
 80055dc:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 80055de:	e00e      	b.n	80055fe <LCD_SEND_STR+0x56>
	{
		LCD_SEND_DATA(data[x]);
 80055e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005618 <LCD_SEND_STR+0x70>)
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4413      	add	r3, r2
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7ff ff59 	bl	80054a4 <LCD_SEND_DATA>
		x++;
 80055f2:	4b09      	ldr	r3, [pc, #36]	@ (8005618 <LCD_SEND_STR+0x70>)
 80055f4:	781b      	ldrb	r3, [r3, #0]
 80055f6:	3301      	adds	r3, #1
 80055f8:	b2da      	uxtb	r2, r3
 80055fa:	4b07      	ldr	r3, [pc, #28]	@ (8005618 <LCD_SEND_STR+0x70>)
 80055fc:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 80055fe:	4b06      	ldr	r3, [pc, #24]	@ (8005618 <LCD_SEND_STR+0x70>)
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4413      	add	r3, r2
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d1e8      	bne.n	80055e0 <LCD_SEND_STR+0x38>
	}
}
 800560e:	bf00      	nop
 8005610:	bf00      	nop
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	200002d2 	.word	0x200002d2

0800561c <siprintf>:
 800561c:	b40e      	push	{r1, r2, r3}
 800561e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005622:	b510      	push	{r4, lr}
 8005624:	2400      	movs	r4, #0
 8005626:	b09d      	sub	sp, #116	@ 0x74
 8005628:	ab1f      	add	r3, sp, #124	@ 0x7c
 800562a:	9002      	str	r0, [sp, #8]
 800562c:	9006      	str	r0, [sp, #24]
 800562e:	9107      	str	r1, [sp, #28]
 8005630:	9104      	str	r1, [sp, #16]
 8005632:	4809      	ldr	r0, [pc, #36]	@ (8005658 <siprintf+0x3c>)
 8005634:	4909      	ldr	r1, [pc, #36]	@ (800565c <siprintf+0x40>)
 8005636:	f853 2b04 	ldr.w	r2, [r3], #4
 800563a:	9105      	str	r1, [sp, #20]
 800563c:	6800      	ldr	r0, [r0, #0]
 800563e:	a902      	add	r1, sp, #8
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005644:	f000 f9ac 	bl	80059a0 <_svfiprintf_r>
 8005648:	9b02      	ldr	r3, [sp, #8]
 800564a:	701c      	strb	r4, [r3, #0]
 800564c:	b01d      	add	sp, #116	@ 0x74
 800564e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005652:	b003      	add	sp, #12
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	20000018 	.word	0x20000018
 800565c:	ffff0208 	.word	0xffff0208

08005660 <memmove>:
 8005660:	4288      	cmp	r0, r1
 8005662:	b510      	push	{r4, lr}
 8005664:	eb01 0402 	add.w	r4, r1, r2
 8005668:	d902      	bls.n	8005670 <memmove+0x10>
 800566a:	4284      	cmp	r4, r0
 800566c:	4623      	mov	r3, r4
 800566e:	d807      	bhi.n	8005680 <memmove+0x20>
 8005670:	1e43      	subs	r3, r0, #1
 8005672:	42a1      	cmp	r1, r4
 8005674:	d008      	beq.n	8005688 <memmove+0x28>
 8005676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800567a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800567e:	e7f8      	b.n	8005672 <memmove+0x12>
 8005680:	4601      	mov	r1, r0
 8005682:	4402      	add	r2, r0
 8005684:	428a      	cmp	r2, r1
 8005686:	d100      	bne.n	800568a <memmove+0x2a>
 8005688:	bd10      	pop	{r4, pc}
 800568a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800568e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005692:	e7f7      	b.n	8005684 <memmove+0x24>

08005694 <memset>:
 8005694:	4603      	mov	r3, r0
 8005696:	4402      	add	r2, r0
 8005698:	4293      	cmp	r3, r2
 800569a:	d100      	bne.n	800569e <memset+0xa>
 800569c:	4770      	bx	lr
 800569e:	f803 1b01 	strb.w	r1, [r3], #1
 80056a2:	e7f9      	b.n	8005698 <memset+0x4>

080056a4 <__errno>:
 80056a4:	4b01      	ldr	r3, [pc, #4]	@ (80056ac <__errno+0x8>)
 80056a6:	6818      	ldr	r0, [r3, #0]
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	20000018 	.word	0x20000018

080056b0 <__libc_init_array>:
 80056b0:	b570      	push	{r4, r5, r6, lr}
 80056b2:	2600      	movs	r6, #0
 80056b4:	4d0c      	ldr	r5, [pc, #48]	@ (80056e8 <__libc_init_array+0x38>)
 80056b6:	4c0d      	ldr	r4, [pc, #52]	@ (80056ec <__libc_init_array+0x3c>)
 80056b8:	1b64      	subs	r4, r4, r5
 80056ba:	10a4      	asrs	r4, r4, #2
 80056bc:	42a6      	cmp	r6, r4
 80056be:	d109      	bne.n	80056d4 <__libc_init_array+0x24>
 80056c0:	f000 fc5c 	bl	8005f7c <_init>
 80056c4:	2600      	movs	r6, #0
 80056c6:	4d0a      	ldr	r5, [pc, #40]	@ (80056f0 <__libc_init_array+0x40>)
 80056c8:	4c0a      	ldr	r4, [pc, #40]	@ (80056f4 <__libc_init_array+0x44>)
 80056ca:	1b64      	subs	r4, r4, r5
 80056cc:	10a4      	asrs	r4, r4, #2
 80056ce:	42a6      	cmp	r6, r4
 80056d0:	d105      	bne.n	80056de <__libc_init_array+0x2e>
 80056d2:	bd70      	pop	{r4, r5, r6, pc}
 80056d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80056d8:	4798      	blx	r3
 80056da:	3601      	adds	r6, #1
 80056dc:	e7ee      	b.n	80056bc <__libc_init_array+0xc>
 80056de:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e2:	4798      	blx	r3
 80056e4:	3601      	adds	r6, #1
 80056e6:	e7f2      	b.n	80056ce <__libc_init_array+0x1e>
 80056e8:	08006054 	.word	0x08006054
 80056ec:	08006054 	.word	0x08006054
 80056f0:	08006054 	.word	0x08006054
 80056f4:	08006058 	.word	0x08006058

080056f8 <__retarget_lock_acquire_recursive>:
 80056f8:	4770      	bx	lr

080056fa <__retarget_lock_release_recursive>:
 80056fa:	4770      	bx	lr

080056fc <_free_r>:
 80056fc:	b538      	push	{r3, r4, r5, lr}
 80056fe:	4605      	mov	r5, r0
 8005700:	2900      	cmp	r1, #0
 8005702:	d040      	beq.n	8005786 <_free_r+0x8a>
 8005704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005708:	1f0c      	subs	r4, r1, #4
 800570a:	2b00      	cmp	r3, #0
 800570c:	bfb8      	it	lt
 800570e:	18e4      	addlt	r4, r4, r3
 8005710:	f000 f8de 	bl	80058d0 <__malloc_lock>
 8005714:	4a1c      	ldr	r2, [pc, #112]	@ (8005788 <_free_r+0x8c>)
 8005716:	6813      	ldr	r3, [r2, #0]
 8005718:	b933      	cbnz	r3, 8005728 <_free_r+0x2c>
 800571a:	6063      	str	r3, [r4, #4]
 800571c:	6014      	str	r4, [r2, #0]
 800571e:	4628      	mov	r0, r5
 8005720:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005724:	f000 b8da 	b.w	80058dc <__malloc_unlock>
 8005728:	42a3      	cmp	r3, r4
 800572a:	d908      	bls.n	800573e <_free_r+0x42>
 800572c:	6820      	ldr	r0, [r4, #0]
 800572e:	1821      	adds	r1, r4, r0
 8005730:	428b      	cmp	r3, r1
 8005732:	bf01      	itttt	eq
 8005734:	6819      	ldreq	r1, [r3, #0]
 8005736:	685b      	ldreq	r3, [r3, #4]
 8005738:	1809      	addeq	r1, r1, r0
 800573a:	6021      	streq	r1, [r4, #0]
 800573c:	e7ed      	b.n	800571a <_free_r+0x1e>
 800573e:	461a      	mov	r2, r3
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	b10b      	cbz	r3, 8005748 <_free_r+0x4c>
 8005744:	42a3      	cmp	r3, r4
 8005746:	d9fa      	bls.n	800573e <_free_r+0x42>
 8005748:	6811      	ldr	r1, [r2, #0]
 800574a:	1850      	adds	r0, r2, r1
 800574c:	42a0      	cmp	r0, r4
 800574e:	d10b      	bne.n	8005768 <_free_r+0x6c>
 8005750:	6820      	ldr	r0, [r4, #0]
 8005752:	4401      	add	r1, r0
 8005754:	1850      	adds	r0, r2, r1
 8005756:	4283      	cmp	r3, r0
 8005758:	6011      	str	r1, [r2, #0]
 800575a:	d1e0      	bne.n	800571e <_free_r+0x22>
 800575c:	6818      	ldr	r0, [r3, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	4408      	add	r0, r1
 8005762:	6010      	str	r0, [r2, #0]
 8005764:	6053      	str	r3, [r2, #4]
 8005766:	e7da      	b.n	800571e <_free_r+0x22>
 8005768:	d902      	bls.n	8005770 <_free_r+0x74>
 800576a:	230c      	movs	r3, #12
 800576c:	602b      	str	r3, [r5, #0]
 800576e:	e7d6      	b.n	800571e <_free_r+0x22>
 8005770:	6820      	ldr	r0, [r4, #0]
 8005772:	1821      	adds	r1, r4, r0
 8005774:	428b      	cmp	r3, r1
 8005776:	bf01      	itttt	eq
 8005778:	6819      	ldreq	r1, [r3, #0]
 800577a:	685b      	ldreq	r3, [r3, #4]
 800577c:	1809      	addeq	r1, r1, r0
 800577e:	6021      	streq	r1, [r4, #0]
 8005780:	6063      	str	r3, [r4, #4]
 8005782:	6054      	str	r4, [r2, #4]
 8005784:	e7cb      	b.n	800571e <_free_r+0x22>
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	20000418 	.word	0x20000418

0800578c <sbrk_aligned>:
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	4e0f      	ldr	r6, [pc, #60]	@ (80057cc <sbrk_aligned+0x40>)
 8005790:	460c      	mov	r4, r1
 8005792:	6831      	ldr	r1, [r6, #0]
 8005794:	4605      	mov	r5, r0
 8005796:	b911      	cbnz	r1, 800579e <sbrk_aligned+0x12>
 8005798:	f000 fb8e 	bl	8005eb8 <_sbrk_r>
 800579c:	6030      	str	r0, [r6, #0]
 800579e:	4621      	mov	r1, r4
 80057a0:	4628      	mov	r0, r5
 80057a2:	f000 fb89 	bl	8005eb8 <_sbrk_r>
 80057a6:	1c43      	adds	r3, r0, #1
 80057a8:	d103      	bne.n	80057b2 <sbrk_aligned+0x26>
 80057aa:	f04f 34ff 	mov.w	r4, #4294967295
 80057ae:	4620      	mov	r0, r4
 80057b0:	bd70      	pop	{r4, r5, r6, pc}
 80057b2:	1cc4      	adds	r4, r0, #3
 80057b4:	f024 0403 	bic.w	r4, r4, #3
 80057b8:	42a0      	cmp	r0, r4
 80057ba:	d0f8      	beq.n	80057ae <sbrk_aligned+0x22>
 80057bc:	1a21      	subs	r1, r4, r0
 80057be:	4628      	mov	r0, r5
 80057c0:	f000 fb7a 	bl	8005eb8 <_sbrk_r>
 80057c4:	3001      	adds	r0, #1
 80057c6:	d1f2      	bne.n	80057ae <sbrk_aligned+0x22>
 80057c8:	e7ef      	b.n	80057aa <sbrk_aligned+0x1e>
 80057ca:	bf00      	nop
 80057cc:	20000414 	.word	0x20000414

080057d0 <_malloc_r>:
 80057d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057d4:	1ccd      	adds	r5, r1, #3
 80057d6:	f025 0503 	bic.w	r5, r5, #3
 80057da:	3508      	adds	r5, #8
 80057dc:	2d0c      	cmp	r5, #12
 80057de:	bf38      	it	cc
 80057e0:	250c      	movcc	r5, #12
 80057e2:	2d00      	cmp	r5, #0
 80057e4:	4606      	mov	r6, r0
 80057e6:	db01      	blt.n	80057ec <_malloc_r+0x1c>
 80057e8:	42a9      	cmp	r1, r5
 80057ea:	d904      	bls.n	80057f6 <_malloc_r+0x26>
 80057ec:	230c      	movs	r3, #12
 80057ee:	6033      	str	r3, [r6, #0]
 80057f0:	2000      	movs	r0, #0
 80057f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80058cc <_malloc_r+0xfc>
 80057fa:	f000 f869 	bl	80058d0 <__malloc_lock>
 80057fe:	f8d8 3000 	ldr.w	r3, [r8]
 8005802:	461c      	mov	r4, r3
 8005804:	bb44      	cbnz	r4, 8005858 <_malloc_r+0x88>
 8005806:	4629      	mov	r1, r5
 8005808:	4630      	mov	r0, r6
 800580a:	f7ff ffbf 	bl	800578c <sbrk_aligned>
 800580e:	1c43      	adds	r3, r0, #1
 8005810:	4604      	mov	r4, r0
 8005812:	d158      	bne.n	80058c6 <_malloc_r+0xf6>
 8005814:	f8d8 4000 	ldr.w	r4, [r8]
 8005818:	4627      	mov	r7, r4
 800581a:	2f00      	cmp	r7, #0
 800581c:	d143      	bne.n	80058a6 <_malloc_r+0xd6>
 800581e:	2c00      	cmp	r4, #0
 8005820:	d04b      	beq.n	80058ba <_malloc_r+0xea>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
 8005828:	eb04 0903 	add.w	r9, r4, r3
 800582c:	f000 fb44 	bl	8005eb8 <_sbrk_r>
 8005830:	4581      	cmp	r9, r0
 8005832:	d142      	bne.n	80058ba <_malloc_r+0xea>
 8005834:	6821      	ldr	r1, [r4, #0]
 8005836:	4630      	mov	r0, r6
 8005838:	1a6d      	subs	r5, r5, r1
 800583a:	4629      	mov	r1, r5
 800583c:	f7ff ffa6 	bl	800578c <sbrk_aligned>
 8005840:	3001      	adds	r0, #1
 8005842:	d03a      	beq.n	80058ba <_malloc_r+0xea>
 8005844:	6823      	ldr	r3, [r4, #0]
 8005846:	442b      	add	r3, r5
 8005848:	6023      	str	r3, [r4, #0]
 800584a:	f8d8 3000 	ldr.w	r3, [r8]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	bb62      	cbnz	r2, 80058ac <_malloc_r+0xdc>
 8005852:	f8c8 7000 	str.w	r7, [r8]
 8005856:	e00f      	b.n	8005878 <_malloc_r+0xa8>
 8005858:	6822      	ldr	r2, [r4, #0]
 800585a:	1b52      	subs	r2, r2, r5
 800585c:	d420      	bmi.n	80058a0 <_malloc_r+0xd0>
 800585e:	2a0b      	cmp	r2, #11
 8005860:	d917      	bls.n	8005892 <_malloc_r+0xc2>
 8005862:	1961      	adds	r1, r4, r5
 8005864:	42a3      	cmp	r3, r4
 8005866:	6025      	str	r5, [r4, #0]
 8005868:	bf18      	it	ne
 800586a:	6059      	strne	r1, [r3, #4]
 800586c:	6863      	ldr	r3, [r4, #4]
 800586e:	bf08      	it	eq
 8005870:	f8c8 1000 	streq.w	r1, [r8]
 8005874:	5162      	str	r2, [r4, r5]
 8005876:	604b      	str	r3, [r1, #4]
 8005878:	4630      	mov	r0, r6
 800587a:	f000 f82f 	bl	80058dc <__malloc_unlock>
 800587e:	f104 000b 	add.w	r0, r4, #11
 8005882:	1d23      	adds	r3, r4, #4
 8005884:	f020 0007 	bic.w	r0, r0, #7
 8005888:	1ac2      	subs	r2, r0, r3
 800588a:	bf1c      	itt	ne
 800588c:	1a1b      	subne	r3, r3, r0
 800588e:	50a3      	strne	r3, [r4, r2]
 8005890:	e7af      	b.n	80057f2 <_malloc_r+0x22>
 8005892:	6862      	ldr	r2, [r4, #4]
 8005894:	42a3      	cmp	r3, r4
 8005896:	bf0c      	ite	eq
 8005898:	f8c8 2000 	streq.w	r2, [r8]
 800589c:	605a      	strne	r2, [r3, #4]
 800589e:	e7eb      	b.n	8005878 <_malloc_r+0xa8>
 80058a0:	4623      	mov	r3, r4
 80058a2:	6864      	ldr	r4, [r4, #4]
 80058a4:	e7ae      	b.n	8005804 <_malloc_r+0x34>
 80058a6:	463c      	mov	r4, r7
 80058a8:	687f      	ldr	r7, [r7, #4]
 80058aa:	e7b6      	b.n	800581a <_malloc_r+0x4a>
 80058ac:	461a      	mov	r2, r3
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	42a3      	cmp	r3, r4
 80058b2:	d1fb      	bne.n	80058ac <_malloc_r+0xdc>
 80058b4:	2300      	movs	r3, #0
 80058b6:	6053      	str	r3, [r2, #4]
 80058b8:	e7de      	b.n	8005878 <_malloc_r+0xa8>
 80058ba:	230c      	movs	r3, #12
 80058bc:	4630      	mov	r0, r6
 80058be:	6033      	str	r3, [r6, #0]
 80058c0:	f000 f80c 	bl	80058dc <__malloc_unlock>
 80058c4:	e794      	b.n	80057f0 <_malloc_r+0x20>
 80058c6:	6005      	str	r5, [r0, #0]
 80058c8:	e7d6      	b.n	8005878 <_malloc_r+0xa8>
 80058ca:	bf00      	nop
 80058cc:	20000418 	.word	0x20000418

080058d0 <__malloc_lock>:
 80058d0:	4801      	ldr	r0, [pc, #4]	@ (80058d8 <__malloc_lock+0x8>)
 80058d2:	f7ff bf11 	b.w	80056f8 <__retarget_lock_acquire_recursive>
 80058d6:	bf00      	nop
 80058d8:	20000410 	.word	0x20000410

080058dc <__malloc_unlock>:
 80058dc:	4801      	ldr	r0, [pc, #4]	@ (80058e4 <__malloc_unlock+0x8>)
 80058de:	f7ff bf0c 	b.w	80056fa <__retarget_lock_release_recursive>
 80058e2:	bf00      	nop
 80058e4:	20000410 	.word	0x20000410

080058e8 <__ssputs_r>:
 80058e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058ec:	461f      	mov	r7, r3
 80058ee:	688e      	ldr	r6, [r1, #8]
 80058f0:	4682      	mov	sl, r0
 80058f2:	42be      	cmp	r6, r7
 80058f4:	460c      	mov	r4, r1
 80058f6:	4690      	mov	r8, r2
 80058f8:	680b      	ldr	r3, [r1, #0]
 80058fa:	d82d      	bhi.n	8005958 <__ssputs_r+0x70>
 80058fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005900:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005904:	d026      	beq.n	8005954 <__ssputs_r+0x6c>
 8005906:	6965      	ldr	r5, [r4, #20]
 8005908:	6909      	ldr	r1, [r1, #16]
 800590a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800590e:	eba3 0901 	sub.w	r9, r3, r1
 8005912:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005916:	1c7b      	adds	r3, r7, #1
 8005918:	444b      	add	r3, r9
 800591a:	106d      	asrs	r5, r5, #1
 800591c:	429d      	cmp	r5, r3
 800591e:	bf38      	it	cc
 8005920:	461d      	movcc	r5, r3
 8005922:	0553      	lsls	r3, r2, #21
 8005924:	d527      	bpl.n	8005976 <__ssputs_r+0x8e>
 8005926:	4629      	mov	r1, r5
 8005928:	f7ff ff52 	bl	80057d0 <_malloc_r>
 800592c:	4606      	mov	r6, r0
 800592e:	b360      	cbz	r0, 800598a <__ssputs_r+0xa2>
 8005930:	464a      	mov	r2, r9
 8005932:	6921      	ldr	r1, [r4, #16]
 8005934:	f000 fade 	bl	8005ef4 <memcpy>
 8005938:	89a3      	ldrh	r3, [r4, #12]
 800593a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800593e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005942:	81a3      	strh	r3, [r4, #12]
 8005944:	6126      	str	r6, [r4, #16]
 8005946:	444e      	add	r6, r9
 8005948:	6026      	str	r6, [r4, #0]
 800594a:	463e      	mov	r6, r7
 800594c:	6165      	str	r5, [r4, #20]
 800594e:	eba5 0509 	sub.w	r5, r5, r9
 8005952:	60a5      	str	r5, [r4, #8]
 8005954:	42be      	cmp	r6, r7
 8005956:	d900      	bls.n	800595a <__ssputs_r+0x72>
 8005958:	463e      	mov	r6, r7
 800595a:	4632      	mov	r2, r6
 800595c:	4641      	mov	r1, r8
 800595e:	6820      	ldr	r0, [r4, #0]
 8005960:	f7ff fe7e 	bl	8005660 <memmove>
 8005964:	2000      	movs	r0, #0
 8005966:	68a3      	ldr	r3, [r4, #8]
 8005968:	1b9b      	subs	r3, r3, r6
 800596a:	60a3      	str	r3, [r4, #8]
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	4433      	add	r3, r6
 8005970:	6023      	str	r3, [r4, #0]
 8005972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005976:	462a      	mov	r2, r5
 8005978:	f000 faca 	bl	8005f10 <_realloc_r>
 800597c:	4606      	mov	r6, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	d1e0      	bne.n	8005944 <__ssputs_r+0x5c>
 8005982:	4650      	mov	r0, sl
 8005984:	6921      	ldr	r1, [r4, #16]
 8005986:	f7ff feb9 	bl	80056fc <_free_r>
 800598a:	230c      	movs	r3, #12
 800598c:	f8ca 3000 	str.w	r3, [sl]
 8005990:	89a3      	ldrh	r3, [r4, #12]
 8005992:	f04f 30ff 	mov.w	r0, #4294967295
 8005996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599a:	81a3      	strh	r3, [r4, #12]
 800599c:	e7e9      	b.n	8005972 <__ssputs_r+0x8a>
	...

080059a0 <_svfiprintf_r>:
 80059a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a4:	4698      	mov	r8, r3
 80059a6:	898b      	ldrh	r3, [r1, #12]
 80059a8:	4607      	mov	r7, r0
 80059aa:	061b      	lsls	r3, r3, #24
 80059ac:	460d      	mov	r5, r1
 80059ae:	4614      	mov	r4, r2
 80059b0:	b09d      	sub	sp, #116	@ 0x74
 80059b2:	d510      	bpl.n	80059d6 <_svfiprintf_r+0x36>
 80059b4:	690b      	ldr	r3, [r1, #16]
 80059b6:	b973      	cbnz	r3, 80059d6 <_svfiprintf_r+0x36>
 80059b8:	2140      	movs	r1, #64	@ 0x40
 80059ba:	f7ff ff09 	bl	80057d0 <_malloc_r>
 80059be:	6028      	str	r0, [r5, #0]
 80059c0:	6128      	str	r0, [r5, #16]
 80059c2:	b930      	cbnz	r0, 80059d2 <_svfiprintf_r+0x32>
 80059c4:	230c      	movs	r3, #12
 80059c6:	603b      	str	r3, [r7, #0]
 80059c8:	f04f 30ff 	mov.w	r0, #4294967295
 80059cc:	b01d      	add	sp, #116	@ 0x74
 80059ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d2:	2340      	movs	r3, #64	@ 0x40
 80059d4:	616b      	str	r3, [r5, #20]
 80059d6:	2300      	movs	r3, #0
 80059d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059da:	2320      	movs	r3, #32
 80059dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80059e0:	2330      	movs	r3, #48	@ 0x30
 80059e2:	f04f 0901 	mov.w	r9, #1
 80059e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80059ea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005b84 <_svfiprintf_r+0x1e4>
 80059ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80059f2:	4623      	mov	r3, r4
 80059f4:	469a      	mov	sl, r3
 80059f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059fa:	b10a      	cbz	r2, 8005a00 <_svfiprintf_r+0x60>
 80059fc:	2a25      	cmp	r2, #37	@ 0x25
 80059fe:	d1f9      	bne.n	80059f4 <_svfiprintf_r+0x54>
 8005a00:	ebba 0b04 	subs.w	fp, sl, r4
 8005a04:	d00b      	beq.n	8005a1e <_svfiprintf_r+0x7e>
 8005a06:	465b      	mov	r3, fp
 8005a08:	4622      	mov	r2, r4
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	4638      	mov	r0, r7
 8005a0e:	f7ff ff6b 	bl	80058e8 <__ssputs_r>
 8005a12:	3001      	adds	r0, #1
 8005a14:	f000 80a7 	beq.w	8005b66 <_svfiprintf_r+0x1c6>
 8005a18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a1a:	445a      	add	r2, fp
 8005a1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 809f 	beq.w	8005b66 <_svfiprintf_r+0x1c6>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a32:	f10a 0a01 	add.w	sl, sl, #1
 8005a36:	9304      	str	r3, [sp, #16]
 8005a38:	9307      	str	r3, [sp, #28]
 8005a3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a40:	4654      	mov	r4, sl
 8005a42:	2205      	movs	r2, #5
 8005a44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a48:	484e      	ldr	r0, [pc, #312]	@ (8005b84 <_svfiprintf_r+0x1e4>)
 8005a4a:	f000 fa45 	bl	8005ed8 <memchr>
 8005a4e:	9a04      	ldr	r2, [sp, #16]
 8005a50:	b9d8      	cbnz	r0, 8005a8a <_svfiprintf_r+0xea>
 8005a52:	06d0      	lsls	r0, r2, #27
 8005a54:	bf44      	itt	mi
 8005a56:	2320      	movmi	r3, #32
 8005a58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a5c:	0711      	lsls	r1, r2, #28
 8005a5e:	bf44      	itt	mi
 8005a60:	232b      	movmi	r3, #43	@ 0x2b
 8005a62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a66:	f89a 3000 	ldrb.w	r3, [sl]
 8005a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a6c:	d015      	beq.n	8005a9a <_svfiprintf_r+0xfa>
 8005a6e:	4654      	mov	r4, sl
 8005a70:	2000      	movs	r0, #0
 8005a72:	f04f 0c0a 	mov.w	ip, #10
 8005a76:	9a07      	ldr	r2, [sp, #28]
 8005a78:	4621      	mov	r1, r4
 8005a7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a7e:	3b30      	subs	r3, #48	@ 0x30
 8005a80:	2b09      	cmp	r3, #9
 8005a82:	d94b      	bls.n	8005b1c <_svfiprintf_r+0x17c>
 8005a84:	b1b0      	cbz	r0, 8005ab4 <_svfiprintf_r+0x114>
 8005a86:	9207      	str	r2, [sp, #28]
 8005a88:	e014      	b.n	8005ab4 <_svfiprintf_r+0x114>
 8005a8a:	eba0 0308 	sub.w	r3, r0, r8
 8005a8e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a92:	4313      	orrs	r3, r2
 8005a94:	46a2      	mov	sl, r4
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	e7d2      	b.n	8005a40 <_svfiprintf_r+0xa0>
 8005a9a:	9b03      	ldr	r3, [sp, #12]
 8005a9c:	1d19      	adds	r1, r3, #4
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	9103      	str	r1, [sp, #12]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	bfbb      	ittet	lt
 8005aa6:	425b      	neglt	r3, r3
 8005aa8:	f042 0202 	orrlt.w	r2, r2, #2
 8005aac:	9307      	strge	r3, [sp, #28]
 8005aae:	9307      	strlt	r3, [sp, #28]
 8005ab0:	bfb8      	it	lt
 8005ab2:	9204      	strlt	r2, [sp, #16]
 8005ab4:	7823      	ldrb	r3, [r4, #0]
 8005ab6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ab8:	d10a      	bne.n	8005ad0 <_svfiprintf_r+0x130>
 8005aba:	7863      	ldrb	r3, [r4, #1]
 8005abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005abe:	d132      	bne.n	8005b26 <_svfiprintf_r+0x186>
 8005ac0:	9b03      	ldr	r3, [sp, #12]
 8005ac2:	3402      	adds	r4, #2
 8005ac4:	1d1a      	adds	r2, r3, #4
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	9203      	str	r2, [sp, #12]
 8005aca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ace:	9305      	str	r3, [sp, #20]
 8005ad0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005b88 <_svfiprintf_r+0x1e8>
 8005ad4:	2203      	movs	r2, #3
 8005ad6:	4650      	mov	r0, sl
 8005ad8:	7821      	ldrb	r1, [r4, #0]
 8005ada:	f000 f9fd 	bl	8005ed8 <memchr>
 8005ade:	b138      	cbz	r0, 8005af0 <_svfiprintf_r+0x150>
 8005ae0:	2240      	movs	r2, #64	@ 0x40
 8005ae2:	9b04      	ldr	r3, [sp, #16]
 8005ae4:	eba0 000a 	sub.w	r0, r0, sl
 8005ae8:	4082      	lsls	r2, r0
 8005aea:	4313      	orrs	r3, r2
 8005aec:	3401      	adds	r4, #1
 8005aee:	9304      	str	r3, [sp, #16]
 8005af0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005af4:	2206      	movs	r2, #6
 8005af6:	4825      	ldr	r0, [pc, #148]	@ (8005b8c <_svfiprintf_r+0x1ec>)
 8005af8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005afc:	f000 f9ec 	bl	8005ed8 <memchr>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d036      	beq.n	8005b72 <_svfiprintf_r+0x1d2>
 8005b04:	4b22      	ldr	r3, [pc, #136]	@ (8005b90 <_svfiprintf_r+0x1f0>)
 8005b06:	bb1b      	cbnz	r3, 8005b50 <_svfiprintf_r+0x1b0>
 8005b08:	9b03      	ldr	r3, [sp, #12]
 8005b0a:	3307      	adds	r3, #7
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	3308      	adds	r3, #8
 8005b12:	9303      	str	r3, [sp, #12]
 8005b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b16:	4433      	add	r3, r6
 8005b18:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b1a:	e76a      	b.n	80059f2 <_svfiprintf_r+0x52>
 8005b1c:	460c      	mov	r4, r1
 8005b1e:	2001      	movs	r0, #1
 8005b20:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b24:	e7a8      	b.n	8005a78 <_svfiprintf_r+0xd8>
 8005b26:	2300      	movs	r3, #0
 8005b28:	f04f 0c0a 	mov.w	ip, #10
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	3401      	adds	r4, #1
 8005b30:	9305      	str	r3, [sp, #20]
 8005b32:	4620      	mov	r0, r4
 8005b34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b38:	3a30      	subs	r2, #48	@ 0x30
 8005b3a:	2a09      	cmp	r2, #9
 8005b3c:	d903      	bls.n	8005b46 <_svfiprintf_r+0x1a6>
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d0c6      	beq.n	8005ad0 <_svfiprintf_r+0x130>
 8005b42:	9105      	str	r1, [sp, #20]
 8005b44:	e7c4      	b.n	8005ad0 <_svfiprintf_r+0x130>
 8005b46:	4604      	mov	r4, r0
 8005b48:	2301      	movs	r3, #1
 8005b4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b4e:	e7f0      	b.n	8005b32 <_svfiprintf_r+0x192>
 8005b50:	ab03      	add	r3, sp, #12
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	462a      	mov	r2, r5
 8005b56:	4638      	mov	r0, r7
 8005b58:	4b0e      	ldr	r3, [pc, #56]	@ (8005b94 <_svfiprintf_r+0x1f4>)
 8005b5a:	a904      	add	r1, sp, #16
 8005b5c:	f3af 8000 	nop.w
 8005b60:	1c42      	adds	r2, r0, #1
 8005b62:	4606      	mov	r6, r0
 8005b64:	d1d6      	bne.n	8005b14 <_svfiprintf_r+0x174>
 8005b66:	89ab      	ldrh	r3, [r5, #12]
 8005b68:	065b      	lsls	r3, r3, #25
 8005b6a:	f53f af2d 	bmi.w	80059c8 <_svfiprintf_r+0x28>
 8005b6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b70:	e72c      	b.n	80059cc <_svfiprintf_r+0x2c>
 8005b72:	ab03      	add	r3, sp, #12
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	462a      	mov	r2, r5
 8005b78:	4638      	mov	r0, r7
 8005b7a:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <_svfiprintf_r+0x1f4>)
 8005b7c:	a904      	add	r1, sp, #16
 8005b7e:	f000 f87d 	bl	8005c7c <_printf_i>
 8005b82:	e7ed      	b.n	8005b60 <_svfiprintf_r+0x1c0>
 8005b84:	08006016 	.word	0x08006016
 8005b88:	0800601c 	.word	0x0800601c
 8005b8c:	08006020 	.word	0x08006020
 8005b90:	00000000 	.word	0x00000000
 8005b94:	080058e9 	.word	0x080058e9

08005b98 <_printf_common>:
 8005b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	4698      	mov	r8, r3
 8005ba0:	688a      	ldr	r2, [r1, #8]
 8005ba2:	690b      	ldr	r3, [r1, #16]
 8005ba4:	4607      	mov	r7, r0
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	bfb8      	it	lt
 8005baa:	4613      	movlt	r3, r2
 8005bac:	6033      	str	r3, [r6, #0]
 8005bae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005bb8:	b10a      	cbz	r2, 8005bbe <_printf_common+0x26>
 8005bba:	3301      	adds	r3, #1
 8005bbc:	6033      	str	r3, [r6, #0]
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	0699      	lsls	r1, r3, #26
 8005bc2:	bf42      	ittt	mi
 8005bc4:	6833      	ldrmi	r3, [r6, #0]
 8005bc6:	3302      	addmi	r3, #2
 8005bc8:	6033      	strmi	r3, [r6, #0]
 8005bca:	6825      	ldr	r5, [r4, #0]
 8005bcc:	f015 0506 	ands.w	r5, r5, #6
 8005bd0:	d106      	bne.n	8005be0 <_printf_common+0x48>
 8005bd2:	f104 0a19 	add.w	sl, r4, #25
 8005bd6:	68e3      	ldr	r3, [r4, #12]
 8005bd8:	6832      	ldr	r2, [r6, #0]
 8005bda:	1a9b      	subs	r3, r3, r2
 8005bdc:	42ab      	cmp	r3, r5
 8005bde:	dc2b      	bgt.n	8005c38 <_printf_common+0xa0>
 8005be0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005be4:	6822      	ldr	r2, [r4, #0]
 8005be6:	3b00      	subs	r3, #0
 8005be8:	bf18      	it	ne
 8005bea:	2301      	movne	r3, #1
 8005bec:	0692      	lsls	r2, r2, #26
 8005bee:	d430      	bmi.n	8005c52 <_printf_common+0xba>
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bf8:	47c8      	blx	r9
 8005bfa:	3001      	adds	r0, #1
 8005bfc:	d023      	beq.n	8005c46 <_printf_common+0xae>
 8005bfe:	6823      	ldr	r3, [r4, #0]
 8005c00:	6922      	ldr	r2, [r4, #16]
 8005c02:	f003 0306 	and.w	r3, r3, #6
 8005c06:	2b04      	cmp	r3, #4
 8005c08:	bf14      	ite	ne
 8005c0a:	2500      	movne	r5, #0
 8005c0c:	6833      	ldreq	r3, [r6, #0]
 8005c0e:	f04f 0600 	mov.w	r6, #0
 8005c12:	bf08      	it	eq
 8005c14:	68e5      	ldreq	r5, [r4, #12]
 8005c16:	f104 041a 	add.w	r4, r4, #26
 8005c1a:	bf08      	it	eq
 8005c1c:	1aed      	subeq	r5, r5, r3
 8005c1e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005c22:	bf08      	it	eq
 8005c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	bfc4      	itt	gt
 8005c2c:	1a9b      	subgt	r3, r3, r2
 8005c2e:	18ed      	addgt	r5, r5, r3
 8005c30:	42b5      	cmp	r5, r6
 8005c32:	d11a      	bne.n	8005c6a <_printf_common+0xd2>
 8005c34:	2000      	movs	r0, #0
 8005c36:	e008      	b.n	8005c4a <_printf_common+0xb2>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	4652      	mov	r2, sl
 8005c3c:	4641      	mov	r1, r8
 8005c3e:	4638      	mov	r0, r7
 8005c40:	47c8      	blx	r9
 8005c42:	3001      	adds	r0, #1
 8005c44:	d103      	bne.n	8005c4e <_printf_common+0xb6>
 8005c46:	f04f 30ff 	mov.w	r0, #4294967295
 8005c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c4e:	3501      	adds	r5, #1
 8005c50:	e7c1      	b.n	8005bd6 <_printf_common+0x3e>
 8005c52:	2030      	movs	r0, #48	@ 0x30
 8005c54:	18e1      	adds	r1, r4, r3
 8005c56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c60:	4422      	add	r2, r4
 8005c62:	3302      	adds	r3, #2
 8005c64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c68:	e7c2      	b.n	8005bf0 <_printf_common+0x58>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	4622      	mov	r2, r4
 8005c6e:	4641      	mov	r1, r8
 8005c70:	4638      	mov	r0, r7
 8005c72:	47c8      	blx	r9
 8005c74:	3001      	adds	r0, #1
 8005c76:	d0e6      	beq.n	8005c46 <_printf_common+0xae>
 8005c78:	3601      	adds	r6, #1
 8005c7a:	e7d9      	b.n	8005c30 <_printf_common+0x98>

08005c7c <_printf_i>:
 8005c7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c80:	7e0f      	ldrb	r7, [r1, #24]
 8005c82:	4691      	mov	r9, r2
 8005c84:	2f78      	cmp	r7, #120	@ 0x78
 8005c86:	4680      	mov	r8, r0
 8005c88:	460c      	mov	r4, r1
 8005c8a:	469a      	mov	sl, r3
 8005c8c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c92:	d807      	bhi.n	8005ca4 <_printf_i+0x28>
 8005c94:	2f62      	cmp	r7, #98	@ 0x62
 8005c96:	d80a      	bhi.n	8005cae <_printf_i+0x32>
 8005c98:	2f00      	cmp	r7, #0
 8005c9a:	f000 80d1 	beq.w	8005e40 <_printf_i+0x1c4>
 8005c9e:	2f58      	cmp	r7, #88	@ 0x58
 8005ca0:	f000 80b8 	beq.w	8005e14 <_printf_i+0x198>
 8005ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ca8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005cac:	e03a      	b.n	8005d24 <_printf_i+0xa8>
 8005cae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005cb2:	2b15      	cmp	r3, #21
 8005cb4:	d8f6      	bhi.n	8005ca4 <_printf_i+0x28>
 8005cb6:	a101      	add	r1, pc, #4	@ (adr r1, 8005cbc <_printf_i+0x40>)
 8005cb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cbc:	08005d15 	.word	0x08005d15
 8005cc0:	08005d29 	.word	0x08005d29
 8005cc4:	08005ca5 	.word	0x08005ca5
 8005cc8:	08005ca5 	.word	0x08005ca5
 8005ccc:	08005ca5 	.word	0x08005ca5
 8005cd0:	08005ca5 	.word	0x08005ca5
 8005cd4:	08005d29 	.word	0x08005d29
 8005cd8:	08005ca5 	.word	0x08005ca5
 8005cdc:	08005ca5 	.word	0x08005ca5
 8005ce0:	08005ca5 	.word	0x08005ca5
 8005ce4:	08005ca5 	.word	0x08005ca5
 8005ce8:	08005e27 	.word	0x08005e27
 8005cec:	08005d53 	.word	0x08005d53
 8005cf0:	08005de1 	.word	0x08005de1
 8005cf4:	08005ca5 	.word	0x08005ca5
 8005cf8:	08005ca5 	.word	0x08005ca5
 8005cfc:	08005e49 	.word	0x08005e49
 8005d00:	08005ca5 	.word	0x08005ca5
 8005d04:	08005d53 	.word	0x08005d53
 8005d08:	08005ca5 	.word	0x08005ca5
 8005d0c:	08005ca5 	.word	0x08005ca5
 8005d10:	08005de9 	.word	0x08005de9
 8005d14:	6833      	ldr	r3, [r6, #0]
 8005d16:	1d1a      	adds	r2, r3, #4
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	6032      	str	r2, [r6, #0]
 8005d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d24:	2301      	movs	r3, #1
 8005d26:	e09c      	b.n	8005e62 <_printf_i+0x1e6>
 8005d28:	6833      	ldr	r3, [r6, #0]
 8005d2a:	6820      	ldr	r0, [r4, #0]
 8005d2c:	1d19      	adds	r1, r3, #4
 8005d2e:	6031      	str	r1, [r6, #0]
 8005d30:	0606      	lsls	r6, r0, #24
 8005d32:	d501      	bpl.n	8005d38 <_printf_i+0xbc>
 8005d34:	681d      	ldr	r5, [r3, #0]
 8005d36:	e003      	b.n	8005d40 <_printf_i+0xc4>
 8005d38:	0645      	lsls	r5, r0, #25
 8005d3a:	d5fb      	bpl.n	8005d34 <_printf_i+0xb8>
 8005d3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d40:	2d00      	cmp	r5, #0
 8005d42:	da03      	bge.n	8005d4c <_printf_i+0xd0>
 8005d44:	232d      	movs	r3, #45	@ 0x2d
 8005d46:	426d      	negs	r5, r5
 8005d48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d4c:	230a      	movs	r3, #10
 8005d4e:	4858      	ldr	r0, [pc, #352]	@ (8005eb0 <_printf_i+0x234>)
 8005d50:	e011      	b.n	8005d76 <_printf_i+0xfa>
 8005d52:	6821      	ldr	r1, [r4, #0]
 8005d54:	6833      	ldr	r3, [r6, #0]
 8005d56:	0608      	lsls	r0, r1, #24
 8005d58:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d5c:	d402      	bmi.n	8005d64 <_printf_i+0xe8>
 8005d5e:	0649      	lsls	r1, r1, #25
 8005d60:	bf48      	it	mi
 8005d62:	b2ad      	uxthmi	r5, r5
 8005d64:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d66:	6033      	str	r3, [r6, #0]
 8005d68:	bf14      	ite	ne
 8005d6a:	230a      	movne	r3, #10
 8005d6c:	2308      	moveq	r3, #8
 8005d6e:	4850      	ldr	r0, [pc, #320]	@ (8005eb0 <_printf_i+0x234>)
 8005d70:	2100      	movs	r1, #0
 8005d72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d76:	6866      	ldr	r6, [r4, #4]
 8005d78:	2e00      	cmp	r6, #0
 8005d7a:	60a6      	str	r6, [r4, #8]
 8005d7c:	db05      	blt.n	8005d8a <_printf_i+0x10e>
 8005d7e:	6821      	ldr	r1, [r4, #0]
 8005d80:	432e      	orrs	r6, r5
 8005d82:	f021 0104 	bic.w	r1, r1, #4
 8005d86:	6021      	str	r1, [r4, #0]
 8005d88:	d04b      	beq.n	8005e22 <_printf_i+0x1a6>
 8005d8a:	4616      	mov	r6, r2
 8005d8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d90:	fb03 5711 	mls	r7, r3, r1, r5
 8005d94:	5dc7      	ldrb	r7, [r0, r7]
 8005d96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d9a:	462f      	mov	r7, r5
 8005d9c:	42bb      	cmp	r3, r7
 8005d9e:	460d      	mov	r5, r1
 8005da0:	d9f4      	bls.n	8005d8c <_printf_i+0x110>
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d10b      	bne.n	8005dbe <_printf_i+0x142>
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	07df      	lsls	r7, r3, #31
 8005daa:	d508      	bpl.n	8005dbe <_printf_i+0x142>
 8005dac:	6923      	ldr	r3, [r4, #16]
 8005dae:	6861      	ldr	r1, [r4, #4]
 8005db0:	4299      	cmp	r1, r3
 8005db2:	bfde      	ittt	le
 8005db4:	2330      	movle	r3, #48	@ 0x30
 8005db6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dbe:	1b92      	subs	r2, r2, r6
 8005dc0:	6122      	str	r2, [r4, #16]
 8005dc2:	464b      	mov	r3, r9
 8005dc4:	4621      	mov	r1, r4
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	f8cd a000 	str.w	sl, [sp]
 8005dcc:	aa03      	add	r2, sp, #12
 8005dce:	f7ff fee3 	bl	8005b98 <_printf_common>
 8005dd2:	3001      	adds	r0, #1
 8005dd4:	d14a      	bne.n	8005e6c <_printf_i+0x1f0>
 8005dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005dda:	b004      	add	sp, #16
 8005ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de0:	6823      	ldr	r3, [r4, #0]
 8005de2:	f043 0320 	orr.w	r3, r3, #32
 8005de6:	6023      	str	r3, [r4, #0]
 8005de8:	2778      	movs	r7, #120	@ 0x78
 8005dea:	4832      	ldr	r0, [pc, #200]	@ (8005eb4 <_printf_i+0x238>)
 8005dec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	6831      	ldr	r1, [r6, #0]
 8005df4:	061f      	lsls	r7, r3, #24
 8005df6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005dfa:	d402      	bmi.n	8005e02 <_printf_i+0x186>
 8005dfc:	065f      	lsls	r7, r3, #25
 8005dfe:	bf48      	it	mi
 8005e00:	b2ad      	uxthmi	r5, r5
 8005e02:	6031      	str	r1, [r6, #0]
 8005e04:	07d9      	lsls	r1, r3, #31
 8005e06:	bf44      	itt	mi
 8005e08:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0c:	6023      	strmi	r3, [r4, #0]
 8005e0e:	b11d      	cbz	r5, 8005e18 <_printf_i+0x19c>
 8005e10:	2310      	movs	r3, #16
 8005e12:	e7ad      	b.n	8005d70 <_printf_i+0xf4>
 8005e14:	4826      	ldr	r0, [pc, #152]	@ (8005eb0 <_printf_i+0x234>)
 8005e16:	e7e9      	b.n	8005dec <_printf_i+0x170>
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	f023 0320 	bic.w	r3, r3, #32
 8005e1e:	6023      	str	r3, [r4, #0]
 8005e20:	e7f6      	b.n	8005e10 <_printf_i+0x194>
 8005e22:	4616      	mov	r6, r2
 8005e24:	e7bd      	b.n	8005da2 <_printf_i+0x126>
 8005e26:	6833      	ldr	r3, [r6, #0]
 8005e28:	6825      	ldr	r5, [r4, #0]
 8005e2a:	1d18      	adds	r0, r3, #4
 8005e2c:	6961      	ldr	r1, [r4, #20]
 8005e2e:	6030      	str	r0, [r6, #0]
 8005e30:	062e      	lsls	r6, r5, #24
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	d501      	bpl.n	8005e3a <_printf_i+0x1be>
 8005e36:	6019      	str	r1, [r3, #0]
 8005e38:	e002      	b.n	8005e40 <_printf_i+0x1c4>
 8005e3a:	0668      	lsls	r0, r5, #25
 8005e3c:	d5fb      	bpl.n	8005e36 <_printf_i+0x1ba>
 8005e3e:	8019      	strh	r1, [r3, #0]
 8005e40:	2300      	movs	r3, #0
 8005e42:	4616      	mov	r6, r2
 8005e44:	6123      	str	r3, [r4, #16]
 8005e46:	e7bc      	b.n	8005dc2 <_printf_i+0x146>
 8005e48:	6833      	ldr	r3, [r6, #0]
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	1d1a      	adds	r2, r3, #4
 8005e4e:	6032      	str	r2, [r6, #0]
 8005e50:	681e      	ldr	r6, [r3, #0]
 8005e52:	6862      	ldr	r2, [r4, #4]
 8005e54:	4630      	mov	r0, r6
 8005e56:	f000 f83f 	bl	8005ed8 <memchr>
 8005e5a:	b108      	cbz	r0, 8005e60 <_printf_i+0x1e4>
 8005e5c:	1b80      	subs	r0, r0, r6
 8005e5e:	6060      	str	r0, [r4, #4]
 8005e60:	6863      	ldr	r3, [r4, #4]
 8005e62:	6123      	str	r3, [r4, #16]
 8005e64:	2300      	movs	r3, #0
 8005e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e6a:	e7aa      	b.n	8005dc2 <_printf_i+0x146>
 8005e6c:	4632      	mov	r2, r6
 8005e6e:	4649      	mov	r1, r9
 8005e70:	4640      	mov	r0, r8
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	47d0      	blx	sl
 8005e76:	3001      	adds	r0, #1
 8005e78:	d0ad      	beq.n	8005dd6 <_printf_i+0x15a>
 8005e7a:	6823      	ldr	r3, [r4, #0]
 8005e7c:	079b      	lsls	r3, r3, #30
 8005e7e:	d413      	bmi.n	8005ea8 <_printf_i+0x22c>
 8005e80:	68e0      	ldr	r0, [r4, #12]
 8005e82:	9b03      	ldr	r3, [sp, #12]
 8005e84:	4298      	cmp	r0, r3
 8005e86:	bfb8      	it	lt
 8005e88:	4618      	movlt	r0, r3
 8005e8a:	e7a6      	b.n	8005dda <_printf_i+0x15e>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	4632      	mov	r2, r6
 8005e90:	4649      	mov	r1, r9
 8005e92:	4640      	mov	r0, r8
 8005e94:	47d0      	blx	sl
 8005e96:	3001      	adds	r0, #1
 8005e98:	d09d      	beq.n	8005dd6 <_printf_i+0x15a>
 8005e9a:	3501      	adds	r5, #1
 8005e9c:	68e3      	ldr	r3, [r4, #12]
 8005e9e:	9903      	ldr	r1, [sp, #12]
 8005ea0:	1a5b      	subs	r3, r3, r1
 8005ea2:	42ab      	cmp	r3, r5
 8005ea4:	dcf2      	bgt.n	8005e8c <_printf_i+0x210>
 8005ea6:	e7eb      	b.n	8005e80 <_printf_i+0x204>
 8005ea8:	2500      	movs	r5, #0
 8005eaa:	f104 0619 	add.w	r6, r4, #25
 8005eae:	e7f5      	b.n	8005e9c <_printf_i+0x220>
 8005eb0:	08006027 	.word	0x08006027
 8005eb4:	08006038 	.word	0x08006038

08005eb8 <_sbrk_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	2300      	movs	r3, #0
 8005ebc:	4d05      	ldr	r5, [pc, #20]	@ (8005ed4 <_sbrk_r+0x1c>)
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	4608      	mov	r0, r1
 8005ec2:	602b      	str	r3, [r5, #0]
 8005ec4:	f7fb fdf2 	bl	8001aac <_sbrk>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_sbrk_r+0x1a>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_sbrk_r+0x1a>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	2000040c 	.word	0x2000040c

08005ed8 <memchr>:
 8005ed8:	4603      	mov	r3, r0
 8005eda:	b510      	push	{r4, lr}
 8005edc:	b2c9      	uxtb	r1, r1
 8005ede:	4402      	add	r2, r0
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	d101      	bne.n	8005eea <memchr+0x12>
 8005ee6:	2000      	movs	r0, #0
 8005ee8:	e003      	b.n	8005ef2 <memchr+0x1a>
 8005eea:	7804      	ldrb	r4, [r0, #0]
 8005eec:	3301      	adds	r3, #1
 8005eee:	428c      	cmp	r4, r1
 8005ef0:	d1f6      	bne.n	8005ee0 <memchr+0x8>
 8005ef2:	bd10      	pop	{r4, pc}

08005ef4 <memcpy>:
 8005ef4:	440a      	add	r2, r1
 8005ef6:	4291      	cmp	r1, r2
 8005ef8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005efc:	d100      	bne.n	8005f00 <memcpy+0xc>
 8005efe:	4770      	bx	lr
 8005f00:	b510      	push	{r4, lr}
 8005f02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f06:	4291      	cmp	r1, r2
 8005f08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f0c:	d1f9      	bne.n	8005f02 <memcpy+0xe>
 8005f0e:	bd10      	pop	{r4, pc}

08005f10 <_realloc_r>:
 8005f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f14:	4607      	mov	r7, r0
 8005f16:	4614      	mov	r4, r2
 8005f18:	460d      	mov	r5, r1
 8005f1a:	b921      	cbnz	r1, 8005f26 <_realloc_r+0x16>
 8005f1c:	4611      	mov	r1, r2
 8005f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f22:	f7ff bc55 	b.w	80057d0 <_malloc_r>
 8005f26:	b92a      	cbnz	r2, 8005f34 <_realloc_r+0x24>
 8005f28:	f7ff fbe8 	bl	80056fc <_free_r>
 8005f2c:	4625      	mov	r5, r4
 8005f2e:	4628      	mov	r0, r5
 8005f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f34:	f000 f81a 	bl	8005f6c <_malloc_usable_size_r>
 8005f38:	4284      	cmp	r4, r0
 8005f3a:	4606      	mov	r6, r0
 8005f3c:	d802      	bhi.n	8005f44 <_realloc_r+0x34>
 8005f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005f42:	d8f4      	bhi.n	8005f2e <_realloc_r+0x1e>
 8005f44:	4621      	mov	r1, r4
 8005f46:	4638      	mov	r0, r7
 8005f48:	f7ff fc42 	bl	80057d0 <_malloc_r>
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	b908      	cbnz	r0, 8005f54 <_realloc_r+0x44>
 8005f50:	4645      	mov	r5, r8
 8005f52:	e7ec      	b.n	8005f2e <_realloc_r+0x1e>
 8005f54:	42b4      	cmp	r4, r6
 8005f56:	4622      	mov	r2, r4
 8005f58:	4629      	mov	r1, r5
 8005f5a:	bf28      	it	cs
 8005f5c:	4632      	movcs	r2, r6
 8005f5e:	f7ff ffc9 	bl	8005ef4 <memcpy>
 8005f62:	4629      	mov	r1, r5
 8005f64:	4638      	mov	r0, r7
 8005f66:	f7ff fbc9 	bl	80056fc <_free_r>
 8005f6a:	e7f1      	b.n	8005f50 <_realloc_r+0x40>

08005f6c <_malloc_usable_size_r>:
 8005f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f70:	1f18      	subs	r0, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	bfbc      	itt	lt
 8005f76:	580b      	ldrlt	r3, [r1, r0]
 8005f78:	18c0      	addlt	r0, r0, r3
 8005f7a:	4770      	bx	lr

08005f7c <_init>:
 8005f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7e:	bf00      	nop
 8005f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f82:	bc08      	pop	{r3}
 8005f84:	469e      	mov	lr, r3
 8005f86:	4770      	bx	lr

08005f88 <_fini>:
 8005f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f8a:	bf00      	nop
 8005f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8e:	bc08      	pop	{r3}
 8005f90:	469e      	mov	lr, r3
 8005f92:	4770      	bx	lr
