<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m68360_quicc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m68360_quicc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************************</span>
<span class="cm"> * $Id: m68360_quicc.h,v 1.1 2002/03/02 15:01:07 gerg Exp $</span>
<span class="cm"> ***********************************</span>
<span class="cm"> *</span>
<span class="cm"> ***************************************</span>
<span class="cm"> * Definitions of QUICC memory structures</span>
<span class="cm"> ***************************************</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __M68360_QUICC_H</span>
<span class="cp">#define __M68360_QUICC_H</span>

<span class="cm">/*</span>
<span class="cm"> * include registers and</span>
<span class="cm"> * parameter ram definitions files</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;asm/m68360_regs.h&gt;</span>
<span class="cp">#include &lt;asm/m68360_pram.h&gt;</span>



<span class="cm">/* Buffer Descriptors */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">quicc_bd</span> <span class="p">{</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">status</span><span class="p">;</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">length</span><span class="p">;</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="o">*</span><span class="n">buf</span><span class="p">;</span>     <span class="cm">/* WARNING: This is only true if *char is 32 bits */</span>
<span class="p">}</span> <span class="n">QUICC_BD</span><span class="p">;</span>


<span class="cp">#ifdef MOTOROLA_ORIGINAL</span>
<span class="k">struct</span> <span class="n">user_data</span> <span class="p">{</span>
    <span class="cm">/* BASE + 0x000: user data memory */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">udata_bd_ucode</span><span class="p">[</span><span class="mh">0x400</span><span class="p">];</span> <span class="cm">/*user data bd&#39;s Ucode*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">udata_bd</span><span class="p">[</span><span class="mh">0x200</span><span class="p">];</span>       <span class="cm">/*user data Ucode     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">ucode_ext</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>      <span class="cm">/*Ucode Extension ram */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED1</span><span class="p">[</span><span class="mh">0x500</span><span class="p">];</span>      <span class="cm">/* Reserved area      */</span>
<span class="p">};</span>
<span class="cp">#else</span>
<span class="k">struct</span> <span class="n">user_data</span> <span class="p">{</span>
    <span class="cm">/* BASE + 0x000: user data memory */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">udata_bd_ucode</span><span class="p">[</span><span class="mh">0x400</span><span class="p">];</span> <span class="cm">/* user data, bds, Ucode*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">udata_bd1</span><span class="p">[</span><span class="mh">0x200</span><span class="p">];</span>       <span class="cm">/* user, bds */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">ucode_bd_scratch</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span> <span class="cm">/* user, bds, ucode scratch */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">udata_bd2</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>       <span class="cm">/* user, bds */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED1</span><span class="p">[</span><span class="mh">0x400</span><span class="p">];</span>      <span class="cm">/* Reserved area      */</span>
<span class="p">};</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * internal ram</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">quicc</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">quicc32_pram</span> <span class="n">ch_pram_tbl</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>	<span class="cm">/* 32*64(bytes) per channel */</span>	
		<span class="k">struct</span> <span class="n">user_data</span>		<span class="n">u</span><span class="p">;</span>
	<span class="p">}</span><span class="n">ch_or_u</span><span class="p">;</span>	<span class="cm">/* multipul or user space */</span>

    <span class="cm">/* BASE + 0xc00: PARAMETER RAM */</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">scc_pram</span> <span class="p">{</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">hdlc_pram</span>        <span class="n">h</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">uart_pram</span>        <span class="n">u</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">bisync_pram</span>      <span class="n">b</span><span class="p">;</span>
				<span class="k">struct</span> <span class="n">transparent_pram</span> <span class="n">t</span><span class="p">;</span>
				<span class="kt">unsigned</span> <span class="kt">char</span>   <span class="n">RESERVED66</span><span class="p">[</span><span class="mh">0x70</span><span class="p">];</span>
			<span class="p">}</span> <span class="n">pscc</span><span class="p">;</span>               <span class="cm">/* scc parameter area (protocol dependent) */</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="kt">unsigned</span> <span class="kt">char</span>       <span class="n">RESERVED70</span><span class="p">[</span><span class="mh">0x10</span><span class="p">];</span>
					<span class="k">struct</span> <span class="n">spi_pram</span>     <span class="n">spi</span><span class="p">;</span>
					<span class="kt">unsigned</span> <span class="kt">char</span>       <span class="n">RESERVED72</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
					<span class="k">struct</span> <span class="n">timer_pram</span>   <span class="n">timer</span><span class="p">;</span>
				<span class="p">}</span> <span class="n">timer_spi</span><span class="p">;</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="k">struct</span> <span class="n">idma_pram</span> <span class="n">idma</span><span class="p">;</span>
					<span class="kt">unsigned</span> <span class="kt">char</span>       <span class="n">RESERVED67</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span>
					<span class="k">union</span> <span class="p">{</span>
						<span class="k">struct</span> <span class="n">smc_uart_pram</span> <span class="n">u</span><span class="p">;</span>
						<span class="k">struct</span> <span class="n">smc_trnsp_pram</span> <span class="n">t</span><span class="p">;</span>
					<span class="p">}</span> <span class="n">psmc</span><span class="p">;</span>
				<span class="p">}</span> <span class="n">idma_smc</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">pothers</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">scc</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ethernet_pram</span>    <span class="n">enet_scc</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">global_multi_pram</span>        <span class="n">m</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">char</span>   <span class="n">pr</span><span class="p">[</span><span class="mh">0x100</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">pram</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

    <span class="cm">/* reserved */</span>

    <span class="cm">/* BASE + 0x1000: INTERNAL REGISTERS */</span>
    <span class="cm">/* SIM */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">sim_mcr</span><span class="p">;</span>        <span class="cm">/* module configuration reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_simtr</span><span class="p">;</span>      <span class="cm">/* module test register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED2</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_avr</span><span class="p">;</span>        <span class="cm">/* auto vector reg          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_rsr</span><span class="p">;</span>        <span class="cm">/* reset status reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED3</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_clkocr</span><span class="p">;</span>     <span class="cm">/* CLCO control register    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED62</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_pllcr</span><span class="p">;</span>      <span class="cm">/* PLL control register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED63</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_cdvcr</span><span class="p">;</span>      <span class="cm">/* Clock devider control register */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_pepar</span><span class="p">;</span>      <span class="cm">/* Port E pin assignment register */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED64</span><span class="p">[</span><span class="mh">0xa</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_sypcr</span><span class="p">;</span>      <span class="cm">/* system protection control*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_swiv</span><span class="p">;</span>       <span class="cm">/* software interrupt vector*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED6</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_picr</span><span class="p">;</span>       <span class="cm">/* periodic interrupt control reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED7</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sim_pitr</span><span class="p">;</span>       <span class="cm">/* periodic interrupt timing reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED8</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span> <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sim_swsr</span><span class="p">;</span>       <span class="cm">/* software service         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">sim_bkar</span><span class="p">;</span>       <span class="cm">/* breakpoint address register*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">sim_bkcr</span><span class="p">;</span>       <span class="cm">/* breakpoint control register*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED10</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* MEMC */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_gmr</span><span class="p">;</span>       <span class="cm">/* Global memory register   */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">memc_mstat</span><span class="p">;</span>     <span class="cm">/* MEMC status register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED11</span><span class="p">[</span><span class="mh">0xa</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br0</span><span class="p">;</span>       <span class="cm">/* base register 0          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or0</span><span class="p">;</span>       <span class="cm">/* option register 0        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED12</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br1</span><span class="p">;</span>       <span class="cm">/* base register 1          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or1</span><span class="p">;</span>       <span class="cm">/* option register 1        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED13</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br2</span><span class="p">;</span>       <span class="cm">/* base register 2          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or2</span><span class="p">;</span>       <span class="cm">/* option register 2        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED14</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br3</span><span class="p">;</span>       <span class="cm">/* base register 3          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or3</span><span class="p">;</span>       <span class="cm">/* option register 3        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED15</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br4</span><span class="p">;</span>       <span class="cm">/* base register 3          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or4</span><span class="p">;</span>       <span class="cm">/* option register 3        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED16</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br5</span><span class="p">;</span>       <span class="cm">/* base register 3          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or5</span><span class="p">;</span>       <span class="cm">/* option register 3        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED17</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br6</span><span class="p">;</span>       <span class="cm">/* base register 3          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or6</span><span class="p">;</span>       <span class="cm">/* option register 3        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED18</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_br7</span><span class="p">;</span>       <span class="cm">/* base register 3          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">memc_or7</span><span class="p">;</span>       <span class="cm">/* option register 3        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED9</span><span class="p">[</span><span class="mh">0x28</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* TEST */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_tstmra</span><span class="p">;</span>    <span class="cm">/* master shift a           */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_tstmrb</span><span class="p">;</span>    <span class="cm">/* master shift b           */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_tstsc</span><span class="p">;</span>     <span class="cm">/* shift count              */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_tstrc</span><span class="p">;</span>     <span class="cm">/* repetition counter       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_creg</span><span class="p">;</span>      <span class="cm">/* control                  */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">test_dreg</span><span class="p">;</span>      <span class="cm">/* destributed register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED58</span><span class="p">[</span><span class="mh">0x404</span><span class="p">];</span>      <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* IDMA1 */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">idma_iccr</span><span class="p">;</span>      <span class="cm">/* channel configuration reg*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED19</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">idma1_cmr</span><span class="p">;</span>      <span class="cm">/* dma mode reg             */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED68</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma1_sapr</span><span class="p">;</span>     <span class="cm">/* dma source addr ptr      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma1_dapr</span><span class="p">;</span>     <span class="cm">/* dma destination addr ptr */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma1_bcr</span><span class="p">;</span>      <span class="cm">/* dma byte count reg       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma1_fcr</span><span class="p">;</span>      <span class="cm">/* function code reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED20</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma1_cmar</span><span class="p">;</span>     <span class="cm">/* channel mask reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED21</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma1_csr</span><span class="p">;</span>      <span class="cm">/* channel status reg       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED22</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* SDMA */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">sdma_sdsr</span><span class="p">;</span>      <span class="cm">/* status reg               */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED23</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">sdma_sdcr</span><span class="p">;</span>      <span class="cm">/* configuration reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">sdma_sdar</span><span class="p">;</span>      <span class="cm">/* address reg              */</span>
    <span class="cm">/* IDMA2 */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED69</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">idma2_cmr</span><span class="p">;</span>      <span class="cm">/* dma mode reg             */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma2_sapr</span><span class="p">;</span>     <span class="cm">/* dma source addr ptr      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma2_dapr</span><span class="p">;</span>     <span class="cm">/* dma destination addr ptr */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">idma2_bcr</span><span class="p">;</span>      <span class="cm">/* dma byte count reg       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma2_fcr</span><span class="p">;</span>      <span class="cm">/* function code reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED24</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma2_cmar</span><span class="p">;</span>     <span class="cm">/* channel mask reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED25</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">idma2_csr</span><span class="p">;</span>      <span class="cm">/* channel status reg       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED26</span><span class="p">[</span><span class="mh">0x7</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* Interrupt Controller */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">intr_cicr</span><span class="p">;</span>      <span class="cm">/* CP interrupt configuration reg*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">intr_cipr</span><span class="p">;</span>      <span class="cm">/* CP interrupt pending reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">intr_cimr</span><span class="p">;</span>      <span class="cm">/* CP interrupt mask reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">intr_cisr</span><span class="p">;</span>      <span class="cm">/* CP interrupt in service reg*/</span>
    <span class="cm">/* Parallel I/O */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_padir</span><span class="p">;</span>      <span class="cm">/* port A data direction reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_papar</span><span class="p">;</span>      <span class="cm">/* port A pin assignment reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_paodr</span><span class="p">;</span>      <span class="cm">/* port A open drain reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_padat</span><span class="p">;</span>      <span class="cm">/* port A data register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED28</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_pcdir</span><span class="p">;</span>      <span class="cm">/* port C data direction reg*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_pcpar</span><span class="p">;</span>      <span class="cm">/* port C pin assignment reg*/</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_pcso</span><span class="p">;</span>       <span class="cm">/* port C special options   */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_pcdat</span><span class="p">;</span>      <span class="cm">/* port C data register     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pio_pcint</span><span class="p">;</span>      <span class="cm">/* port C interrupt cntrl reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED29</span><span class="p">[</span><span class="mh">0x16</span><span class="p">];</span>       <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* Timer */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tgcr</span><span class="p">;</span>     <span class="cm">/* timer global configuration reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED30</span><span class="p">[</span><span class="mh">0xe</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tmr1</span><span class="p">;</span>     <span class="cm">/* timer 1 mode reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tmr2</span><span class="p">;</span>     <span class="cm">/* timer 2 mode reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_trr1</span><span class="p">;</span>     <span class="cm">/* timer 1 referance reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_trr2</span><span class="p">;</span>     <span class="cm">/* timer 2 referance reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcr1</span><span class="p">;</span>     <span class="cm">/* timer 1 capture reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcr2</span><span class="p">;</span>     <span class="cm">/* timer 2 capture reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcn1</span><span class="p">;</span>     <span class="cm">/* timer 1 counter reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcn2</span><span class="p">;</span>     <span class="cm">/* timer 2 counter reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tmr3</span><span class="p">;</span>     <span class="cm">/* timer 3 mode reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tmr4</span><span class="p">;</span>     <span class="cm">/* timer 4 mode reg         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_trr3</span><span class="p">;</span>     <span class="cm">/* timer 3 referance reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_trr4</span><span class="p">;</span>     <span class="cm">/* timer 4 referance reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcr3</span><span class="p">;</span>     <span class="cm">/* timer 3 capture reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcr4</span><span class="p">;</span>     <span class="cm">/* timer 4 capture reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcn3</span><span class="p">;</span>     <span class="cm">/* timer 3 counter reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_tcn4</span><span class="p">;</span>     <span class="cm">/* timer 4 counter reg      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_ter1</span><span class="p">;</span>     <span class="cm">/* timer 1 event reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_ter2</span><span class="p">;</span>     <span class="cm">/* timer 2 event reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_ter3</span><span class="p">;</span>     <span class="cm">/* timer 3 event reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">timer_ter4</span><span class="p">;</span>     <span class="cm">/* timer 4 event reg        */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED34</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* CP */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_cr</span><span class="p">;</span>          <span class="cm">/* command register         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED35</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rccr</span><span class="p">;</span>        <span class="cm">/* main configuration reg   */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED37</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">cp_rmds</span><span class="p">;</span>        <span class="cm">/* development support status reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">cp_rmdr</span><span class="p">;</span>        <span class="cm">/* development support control reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rctr1</span><span class="p">;</span>       <span class="cm">/* ram break register 1     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rctr2</span><span class="p">;</span>       <span class="cm">/* ram break register 2     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rctr3</span><span class="p">;</span>       <span class="cm">/* ram break register 3     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rctr4</span><span class="p">;</span>       <span class="cm">/* ram break register 4     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED59</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rter</span><span class="p">;</span>        <span class="cm">/* RISC timers event reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED38</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">cp_rtmr</span><span class="p">;</span>        <span class="cm">/* RISC timers mask reg     */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED39</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>       <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* BRG */</span>
    <span class="k">union</span> <span class="p">{</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">l</span><span class="p">;</span>
        <span class="k">struct</span> <span class="p">{</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">BRGC_RESERV</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">extc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">atb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">cd</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
            <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">div16</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
        <span class="p">}</span> <span class="n">b</span><span class="p">;</span>
    <span class="p">}</span> <span class="n">brgc</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>                                  <span class="cm">/* BRG1-BRG4 configuration regs*/</span>
    <span class="cm">/* SCC registers */</span>
    <span class="k">struct</span> <span class="n">scc_regs</span> <span class="p">{</span>
        <span class="k">union</span> <span class="p">{</span>
            <span class="k">struct</span> <span class="p">{</span>
                <span class="cm">/* Low word. */</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">GSMR_RESERV2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">edge</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tci</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tsnc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rinv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tinv</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tpl</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tpp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tend</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tdcr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rdcr</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">renc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tenc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">diag</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">enr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ent</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">mode</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
                <span class="cm">/* High word. */</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">GSMR_RESERV1</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">pri</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">gde</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tcrc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">revd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">trx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ttx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">cdp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ctsp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">cds</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ctss</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">tfl</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rfw</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">txsy</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">synl</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rtsm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rsyn</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
            <span class="p">}</span> <span class="n">b</span><span class="p">;</span>
            <span class="k">struct</span> <span class="p">{</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">low</span><span class="p">;</span>
                <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">high</span><span class="p">;</span>
            <span class="p">}</span> <span class="n">w</span><span class="p">;</span>
        <span class="p">}</span> <span class="n">scc_gsmr</span><span class="p">;</span>                         <span class="cm">/* SCC general mode reg         */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">scc_psmr</span><span class="p">;</span>   <span class="cm">/* protocol specific mode reg   */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED42</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">scc_todr</span><span class="p">;</span> <span class="cm">/* SCC transmit on demand         */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">scc_dsr</span><span class="p">;</span>        <span class="cm">/* SCC data sync reg        */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">scc_scce</span><span class="p">;</span>       <span class="cm">/* SCC event reg            */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED43</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span><span class="cm">/* Reserved area            */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">scc_sccm</span><span class="p">;</span>       <span class="cm">/* SCC mask reg             */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED44</span><span class="p">[</span><span class="mh">0x1</span><span class="p">];</span><span class="cm">/* Reserved area            */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">scc_sccs</span><span class="p">;</span>       <span class="cm">/* SCC status reg           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED45</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
    <span class="p">}</span> <span class="n">scc_regs</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
    <span class="cm">/* SMC */</span>
    <span class="k">struct</span> <span class="n">smc_regs</span> <span class="p">{</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED46</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">smc_smcmr</span><span class="p">;</span>       <span class="cm">/* SMC mode reg            */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED60</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">smc_smce</span><span class="p">;</span>        <span class="cm">/* SMC event reg           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED47</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">smc_smcm</span><span class="p">;</span>        <span class="cm">/* SMC mask reg            */</span>
        <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="n">RESERVED48</span><span class="p">[</span><span class="mh">0x5</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
    <span class="p">}</span> <span class="n">smc_regs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
    <span class="cm">/* SPI */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">spi_spmode</span><span class="p">;</span>     <span class="cm">/* SPI mode reg             */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED51</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">spi_spie</span><span class="p">;</span>       <span class="cm">/* SPI event reg            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED52</span><span class="p">[</span><span class="mh">0x3</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">spi_spim</span><span class="p">;</span>       <span class="cm">/* SPI mask reg             */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED53</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">spi_spcom</span><span class="p">;</span>      <span class="cm">/* SPI command reg          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED54</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* PIP */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pip_pipc</span><span class="p">;</span>       <span class="cm">/* pip configuration reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED65</span><span class="p">[</span><span class="mh">0x2</span><span class="p">];</span>        <span class="cm">/* Reserved area    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">pip_ptpr</span><span class="p">;</span>       <span class="cm">/* pip timing parameters reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">pip_pbdir</span><span class="p">;</span>      <span class="cm">/* port b data direction reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">pip_pbpar</span><span class="p">;</span>      <span class="cm">/* port b pin assignment reg */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">pip_pbodr</span><span class="p">;</span>      <span class="cm">/* port b open drain reg    */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">pip_pbdat</span><span class="p">;</span>      <span class="cm">/* port b data reg          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED71</span><span class="p">[</span><span class="mh">0x18</span><span class="p">];</span>       <span class="cm">/* Reserved area    */</span>
    <span class="cm">/* Serial Interface */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">si_simode</span><span class="p">;</span>      <span class="cm">/* SI mode register         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">si_sigmr</span><span class="p">;</span>       <span class="cm">/* SI global mode register  */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED55</span><span class="p">;</span>     <span class="cm">/* Reserved area            */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">si_sistr</span><span class="p">;</span>       <span class="cm">/* SI status register       */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">si_sicmr</span><span class="p">;</span>       <span class="cm">/* SI command register      */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED56</span><span class="p">[</span><span class="mh">0x4</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">si_sicr</span><span class="p">;</span>        <span class="cm">/* SI clock routing         */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">long</span>      <span class="n">si_sirp</span><span class="p">;</span>        <span class="cm">/* SI ram pointers          */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>      <span class="n">RESERVED57</span><span class="p">[</span><span class="mh">0xc</span><span class="p">];</span> <span class="cm">/* Reserved area           */</span>
    <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span>     <span class="n">si_siram</span><span class="p">[</span><span class="mh">0x80</span><span class="p">];</span> <span class="cm">/* SI routing ram          */</span>
<span class="p">}</span> <span class="n">QUICC</span><span class="p">;</span>

<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Local variables:</span>
<span class="cm"> *  c-indent-level: 4</span>
<span class="cm"> *  c-basic-offset: 4</span>
<span class="cm"> *  tab-width: 4</span>
<span class="cm"> * End:</span>
<span class="cm"> */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
