+====================+===================+=========================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                     |
+====================+===================+=========================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[0]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[0]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/acquisition_complete_reg/D                                                                  |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[5]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[8]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[1]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[2]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[7]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[14]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[15]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[13]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[4]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[3]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[10]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[1]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[15]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[8]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[11]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[3]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[12]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[4]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[9]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[11]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[2]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[14]/D                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[6]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[7]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[13]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[12]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[10]/D                                                                      |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[9]/D                                                                 |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[5]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sample_count_reg[6]/D                                                                       |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/FSM_sequential_state_reg[0]/D                                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/FSM_sequential_state_reg[1]/D                                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/FSM_sequential_state_reg[2]/D                                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/trigger_detected_reg_reg/D                                                                  |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[28]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[16]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[25]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[26]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[29]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[18]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[27]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[8]/D                                                |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[21]/D                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/software_trigger_reg_reg/D                                                                  |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[30]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[7]/D                                                |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[24]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[17]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[9]/D                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/sampling_active_reg/D                                                                       |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[5]/D                                                |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[31]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[20]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[22]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[23]/D                                               |
| clk_fpga_2         | clk_fpga_2        | design_1_i/ad9280_scop_0/inst/ad9280_scop_slave_lite_v2_0_S00_AXI_inst/slv_reg1_reg[19]/D                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[13]/CE                                                               |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[0]/CE                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[5]/CE                                                                |
| clk_fpga_0         | clk_fpga_0        | design_1_i/ad9280_scop_0/inst/adc_core_inst/total_sample_count_reg[8]/CE                                                                |
| clk_fpga_1         | clk_fpga_1        | design_1_i/ad9280_scop_0/inst/adc_core_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/guf.underflow_i_reg/D              |
| clk_fpga_0         | clk_fpga_0        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
