// Seed: 3007455930
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wor id_1;
  assign module_2.id_1 = 0;
  assign id_1 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input wand  module_1,
    input wire  id_3,
    input uwire id_4,
    input wand  id_5,
    input wor   id_6
);
  wire id_8[1 : 1];
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd36
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output uwire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7
  );
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic [-1 : 1] id_10, id_11;
  wire [1 : 1  ===  id_1] id_12 = id_12;
  supply1 id_13 = -1;
  assign id_6 = -1'b0;
endmodule
