# Reading pref.tcl
# do and_gate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:54:57 on Mar 22,2021
# vcom -reportprogress 300 -93 -work work C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/and_gate.vhd 
# -- Loading package STANDARD
# -- Compiling entity and_gate
# -- Compiling architecture main of and_gate
# End time: 15:54:57 on Mar 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.and_gate
# vsim work.and_gate 
# Start time: 15:55:51 on Mar 22,2021
# Loading std.standard
# Loading work.and_gate(main)
do C:/Github/AocUfrr20202ERE/Code/curso-VHDL-FelipePfirmer/vhdl_and_gate/simulation/modelsim/wave.do
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 0
add wave -position insertpoint  \
sim:/and_gate/z
run
# End time: 15:57:40 on Mar 22,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 0
