
: 0 work.And_Gate_Project "D:\Users\Rui\Documents\FPGA\Capitulo 3\LUT_and_gate.vhd" 4 7 