
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o es4final_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui es4final_impl_1.udb 
// Netlist created on Fri Dec  1 17:01:33 2023
// Netlist written on Fri Dec  1 17:01:58 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( rgb, HSYNC, VSYNC, test_out, nes_clock, nes_latch, nes_outs, 
             ext12clk, nes_data );
  input  ext12clk, nes_data;
  output [5:0] rgb;
  output HSYNC, VSYNC, test_out, nes_clock, nes_latch;
  output [7:0] nes_outs;
  wire   \pg.n49271 , VCC_net, \pg.n2161 , \pg.n22837 , \pg.n2162 , 
         \pg.n2215_adj_3048[19] , \pg.n2215_adj_3048[20] , \pg.n22839 , 
         \pg.n49274 , \pg.n2159 , \pg.n2160_adj_119 , \pg.n2215_adj_3048[21] , 
         \pg.n2215_adj_3048[22] , \pg.n22841 , \pg.n49277 , \pg.n2157 , 
         \pg.n2158 , \pg.n2215_adj_3048[23] , \pg.n2215_adj_3048[24] , 
         \pg.n22843 , \pg.n49280 , \pg.n2155 , \pg.n2156 , 
         \pg.n2215_adj_3048[25] , \pg.n2215_adj_3048[26] , \pg.n22845 , 
         \pg.n49316 , \pg.n2153 , \pg.n2154 , \pg.n2215_adj_3048[27] , 
         \pg.n2215_adj_3048[28] , \pg.n22847 , \pg.n49319 , \pg.n2151 , 
         \pg.n2152 , \pg.n2215_adj_3048[29] , \pg.n2215_adj_3048[30] , 
         \pg.n49292 , \pg.n358 , \pg.n2311[11] , \pg.n22851 , \pg.n49295 , 
         \pg.n2264 , \pg.n2265 , \pg.n2311[12] , \pg.n2311[13] , \pg.n22853 , 
         \pg.n49298 , \pg.n2262 , \pg.n2263 , \pg.n2311[14] , \pg.n2311[15] , 
         \pg.n22855 , \pg.n49301 , \pg.n2260 , \pg.n2261 , \pg.n2311[16] , 
         \pg.n2311[17] , \pg.n22857 , \pg.n49304 , \pg.n2258_adj_123 , 
         \pg.n2259 , \pg.n2311[18] , \pg.n2311[19] , \pg.n22859 , \pg.n49307 , 
         \pg.n2256_adj_124 , \pg.n2257 , \pg.n2311[20] , \pg.n2311[21] , 
         \pg.n22861 , \pg.n49310 , \pg.n2254 , \pg.n2255 , \pg.n2311[22] , 
         \pg.n2311[23] , \pg.n22863 , \pg.n49313 , \pg.n2252 , \pg.n2253 , 
         \pg.n2311[24] , \pg.n2311[25] , \pg.n22865 , \pg.n49349 , \pg.n2250 , 
         \pg.n2251 , \pg.n2311[26] , \pg.n2311[27] , \pg.n22867 , \pg.n49352 , 
         \pg.n2248 , \pg.n2249 , \pg.n2311[28] , \pg.n2311[29] , \pg.n22869 , 
         \pg.n49355 , \pg.n2247 , \pg.n2311[30] , \pg.n49322 , \pg.n359 , 
         \pg.n2407[10] , \pg.n22872 , \pg.n49325 , \pg.n2361 , \pg.n2362 , 
         \pg.n2407[11] , \pg.n2407[12] , \pg.n22874 , \pg.n49328 , \pg.n2359 , 
         \pg.n2360 , \pg.n2407[13] , \pg.n2407[14] , \pg.n22876 , \pg.n49331 , 
         \pg.n2357 , \pg.n2358 , \pg.n2407[15] , \pg.n2407[16] , \pg.n22878 , 
         \pg.n49334 , \pg.n2355 , \pg.n2356 , \pg.n2407[17] , \pg.n2407[18] , 
         \pg.n22880 , \pg.n49337 , \pg.n2353 , \pg.n2354 , \pg.n2407[19] , 
         \pg.n2407[20] , \pg.n22882 , \pg.n49340 , \pg.n2351 , \pg.n2352 , 
         \pg.n2407[21] , \pg.n2407[22] , \pg.n22884 , \pg.n49343 , \pg.n2349 , 
         \pg.n2350 , \pg.n2407[23] , \pg.n2407[24] , \pg.n22886 , \pg.n49346 , 
         \pg.n2347 , \pg.n2348 , \pg.n2407[25] , \pg.n2407[26] , \pg.n22888 , 
         \pg.n49385 , \pg.n2345 , \pg.n2346 , \pg.n2407[27] , \pg.n2407[28] , 
         \pg.n22890 , \pg.n49388 , \pg.n2343 , \pg.n2344 , \pg.n2407[29] , 
         \pg.n2407[30] , \pg.n49358 , \pg.n360 , \pg.n2503[9] , \pg.n22894 , 
         \pg.n49361 , \pg.n2458 , \pg.n2459 , \pg.n2503[10] , \pg.n2503[11] , 
         \pg.n22896 , \pg.n49364 , \pg.n2456 , \pg.n2457 , \pg.n2503[12] , 
         \pg.n2503[13] , \pg.n22898 , \pg.n49367 , \pg.n2454 , \pg.n2455 , 
         \pg.n2503[14] , \pg.n2503[15] , \pg.n22900 , \pg.n49370 , \pg.n2452 , 
         \pg.n2453 , \pg.n2503[16] , \pg.n2503[17] , \pg.n22902 , \pg.n49373 , 
         \pg.n2450 , \pg.n2451 , \pg.n2503[18] , \pg.n2503[19] , \pg.n22904 , 
         \pg.n49262 , \pg.n2167 , \pg.n22831 , \pg.n2168 , 
         \pg.n2215_adj_3048[13] , \pg.n2215_adj_3048[14] , \pg.n22833 , 
         \pg.n48431 , \pg.n1585 , \pg.n22324 , \pg.n1586 , 
         \pg.n1639_adj_3049[19] , \pg.n1639_adj_3049[20] , \pg.n22326 , 
         \pg.n48428 , \pg.n351 , \pg.n1639_adj_3049[18] , \pg.n48449 , 
         \pg.n22321 , \pg.n1479 , \pg.n1543_adj_3050[30] , \pg.n48446 , 
         \pg.n1480 , \pg.n22319 , \pg.n1481 , \pg.n1543_adj_3050[28] , 
         \pg.n1543_adj_3050[29] , \pg.n48596 , \pg.n2159_adj_126 , \pg.n22431 , 
         \pg.n2160_adj_125 , \pg.n2215_adj_3051[21] , \pg.n2215_adj_3051[22] , 
         \pg.n22433 , \pg.n48593 , \pg.n2161_adj_130 , \pg.n22429 , 
         \pg.n2162_adj_129 , \pg.n2215_adj_3051[19] , \pg.n2215_adj_3051[20] , 
         \pg.n48590 , \pg.n2163 , \pg.n22427 , \pg.n2164 , 
         \pg.n2215_adj_3051[17] , \pg.n2215_adj_3051[18] , \pg.n48587 , 
         \pg.n2165 , \pg.n22425 , \pg.n2166 , \pg.n2215_adj_3051[15] , 
         \pg.n2215_adj_3051[16] , \pg.n48737 , \pg.n2541 , \pg.n22523 , 
         \pg.n2542 , \pg.n2599[23] , \pg.n2599[24] , \pg.n22525 , \pg.n48734 , 
         \pg.n2543 , \pg.n22521 , \pg.n2544 , \pg.n2599[21] , \pg.n2599[22] , 
         \pg.n48857 , \pg.n2830 , \pg.n22600 , \pg.n2831 , \pg.n2887[22] , 
         \pg.n2887[23] , \pg.n22602 , \pg.n49259 , \pg.n357 , 
         \pg.n2215_adj_3048[12] , \pg.n49289 , \pg.n22828 , \pg.n2055 , 
         \pg.n2119_adj_3052[30] , \pg.n49286 , \pg.n2056 , \pg.n22826 , 
         \pg.n2057 , \pg.n2119_adj_3052[28] , \pg.n2119_adj_3052[29] , 
         \pg.n49283 , \pg.n2058 , \pg.n22824 , \pg.n2059 , 
         \pg.n2119_adj_3052[26] , \pg.n2119_adj_3052[27] , \pg.n49250 , 
         \pg.n2060 , \pg.n22822 , \pg.n2061_adj_138 , \pg.n2119_adj_3052[24] , 
         \pg.n2119_adj_3052[25] , \pg.n49247 , \pg.n2062 , \pg.n22820 , 
         \pg.n2063 , \pg.n2119_adj_3052[22] , \pg.n2119_adj_3052[23] , 
         \pg.n48854 , \pg.n2832 , \pg.n22598 , \pg.n2833 , \pg.n2887[20] , 
         \pg.n2887[21] , \pg.n48731 , \pg.n2545 , \pg.n22519 , \pg.n2546 , 
         \pg.n2599[19] , \pg.n2599[20] , \pg.n48584 , \pg.n2167_adj_142 , 
         \pg.n22423 , \pg.n2168_adj_141 , \pg.n2215_adj_3051[13] , 
         \pg.n2215_adj_3051[14] , \pg.n48443 , \pg.n1482 , \pg.n22317 , 
         \pg.n1483 , \pg.n1543_adj_3050[26] , \pg.n1543_adj_3050[27] , 
         \pg.n50276 , \pg.n2945 , \pg.n22197 , \pg.n2946 , \pg.n2983[3] , 
         \pg.n2983[4] , \pg.n22199 , \pg.n49244 , \pg.n2064 , \pg.n22818 , 
         \pg.n2065 , \pg.n2119_adj_3052[20] , \pg.n2119_adj_3052[21] , 
         \pg.n48851 , \pg.n2834 , \pg.n22596 , \pg.n2835 , \pg.n2887[18] , 
         \pg.n2887[19] , \pg.n48728 , \pg.n2547 , \pg.n22517 , \pg.n2548 , 
         \pg.n2599[17] , \pg.n2599[18] , \pg.n48848 , \pg.n2836 , \pg.n22594 , 
         \pg.n2837 , \pg.n2887[16] , \pg.n2887[17] , \pg.n48725 , \pg.n2549 , 
         \pg.n22515 , \pg.n2550 , \pg.n2599[15] , \pg.n2599[16] , \pg.n48581 , 
         \pg.n357_adj_145 , \pg.n2215_adj_3051[12] , \pg.n49241 , \pg.n2066 , 
         \pg.n22816 , \pg.n2067_adj_148 , \pg.n2119_adj_3052[18] , 
         \pg.n2119_adj_3052[19] , \pg.n48845 , \pg.n2838 , \pg.n22592 , 
         \pg.n2839 , \pg.n2887[14] , \pg.n2887[15] , \pg.n48722 , \pg.n2551 , 
         \pg.n22513 , \pg.n2552 , \pg.n2599[13] , \pg.n2599[14] , \pg.n48611 , 
         \pg.n22420 , \pg.n2055_adj_150 , \pg.n2119_adj_3053[30] , \pg.n48419 , 
         \pg.n1484 , \pg.n22315 , \pg.n1485_adj_152 , \pg.n1543_adj_3050[24] , 
         \pg.n1543_adj_3050[25] , \pg.n50273 , \pg.n124 , \pg.n2983[2] , 
         \pg.n48416 , \pg.n1486 , \pg.n22313 , \pg.n1487 , 
         \pg.n1543_adj_3050[22] , \pg.n1543_adj_3050[23] , \pg.n50315 , 
         \pg.n22194 , \pg.n2823 , \pg.n2887_adj_3054[30] , \pg.n50030 , 
         \pg.n118 , \pg.n2407_adj_3055[8] , \pg.n22038 , \pg.n50312 , 
         \pg.n2824 , \pg.n22192 , \pg.n2825 , \pg.n2887_adj_3054[28] , 
         \pg.n2887_adj_3054[29] , \pg.n50063 , \pg.n22035 , \pg.n2247_adj_162 , 
         \pg.n2311_adj_3056[30] , \pg.n49238 , \pg.n2068 , \pg.n22814 , 
         \pg.n2069 , \pg.n2119_adj_3052[16] , \pg.n2119_adj_3052[17] , 
         \pg.n48842 , \pg.n2840 , \pg.n22590 , \pg.n2841 , \pg.n2887[12] , 
         \pg.n2887[13] , \pg.n49235 , \pg.n2070 , \pg.n22812 , \pg.n2071 , 
         \pg.n2119_adj_3052[14] , \pg.n2119_adj_3052[15] , \pg.n48839 , 
         \pg.n2842 , \pg.n22588 , \pg.n2843 , \pg.n2887[10] , \pg.n2887[11] , 
         \pg.n48719 , \pg.n2553 , \pg.n22511 , \pg.n2554 , \pg.n2599[11] , 
         \pg.n2599[12] , \pg.n48716 , \pg.n2555 , \pg.n22509 , \pg.n2556 , 
         \pg.n2599[9] , \pg.n2599[10] , \pg.n48608 , \pg.n2056_adj_169 , 
         \pg.n22418 , \pg.n2057_adj_168 , \pg.n2119_adj_3053[28] , 
         \pg.n2119_adj_3053[29] , \pg.n48413 , \pg.n1488 , \pg.n22311 , 
         \pg.n1489 , \pg.n1543_adj_3050[20] , \pg.n1543_adj_3050[21] , 
         \pg.n48605 , \pg.n2058_adj_180 , \pg.n22416 , \pg.n2059_adj_179 , 
         \pg.n2119_adj_3053[26] , \pg.n2119_adj_3053[27] , \pg.n48410 , 
         \pg.n350 , \pg.n1543_adj_3050[19] , \pg.n50309 , \pg.n2826 , 
         \pg.n22190 , \pg.n2827 , \pg.n2887_adj_3054[26] , 
         \pg.n2887_adj_3054[27] , \pg.n50306 , \pg.n2828 , \pg.n22188 , 
         \pg.n2829 , \pg.n2887_adj_3054[24] , \pg.n2887_adj_3054[25] , 
         \pg.n49232 , \pg.n356 , \pg.n2119_adj_3052[13] , \pg.n48836 , 
         \pg.n2844 , \pg.n22586 , \pg.n2845 , \pg.n2887[8] , \pg.n2887[9] , 
         \pg.n48833 , \pg.n2846 , \pg.n22584 , \pg.n2847 , \pg.n2887[6] , 
         \pg.n2887[7] , \pg.n48713 , \pg.n361 , \pg.n2599[8] , \pg.n48572 , 
         \pg.n2060_adj_198 , \pg.n22414 , \pg.n2061_adj_197 , 
         \pg.n2119_adj_3053[24] , \pg.n2119_adj_3053[25] , \pg.n48749 , 
         \pg.n22506 , \pg.n2439 , \pg.n2503_adj_3057[30] , \pg.n48569 , 
         \pg.n2062_adj_204 , \pg.n22412 , \pg.n2063_adj_203 , 
         \pg.n2119_adj_3053[22] , \pg.n2119_adj_3053[23] , \pg.n48425 , 
         \pg.n1383 , \pg.n22307 , \pg.n1384 , \pg.n1447_adj_3058[29] , 
         \pg.n1447_adj_3058[30] , \pg.n50303 , \pg.n2830_adj_208 , \pg.n22186 , 
         \pg.n2831_adj_207 , \pg.n2887_adj_3054[22] , \pg.n2887_adj_3054[23] , 
         \pg.n50300 , \pg.n2832_adj_212 , \pg.n22184 , \pg.n2833_adj_211 , 
         \pg.n2887_adj_3054[20] , \pg.n2887_adj_3054[21] , \pg.n49256 , 
         \pg.n1959 , \pg.n22808 , \pg.n1960 , \pg.n2023_adj_3059[29] , 
         \pg.n2023_adj_3059[30] , \pg.n49253 , \pg.n1961 , \pg.n22806 , 
         \pg.n1962 , \pg.n2023_adj_3059[27] , \pg.n2023_adj_3059[28] , 
         \pg.n48830 , \pg.n364 , \pg.n2887[5] , \pg.n48746 , \pg.n2440 , 
         \pg.n22504 , \pg.n2441 , \pg.n2503_adj_3057[28] , 
         \pg.n2503_adj_3057[29] , \pg.n48566 , \pg.n2064_adj_221 , \pg.n22410 , 
         \pg.n2065_adj_220 , \pg.n2119_adj_3053[20] , \pg.n2119_adj_3053[21] , 
         \pg.n48563 , \pg.n2066_adj_227 , \pg.n22408 , \pg.n2067_adj_226 , 
         \pg.n2119_adj_3053[18] , \pg.n2119_adj_3053[19] , \pg.n48743 , 
         \pg.n2442 , \pg.n22502 , \pg.n2443 , \pg.n2503_adj_3057[26] , 
         \pg.n2503_adj_3057[27] , \pg.n48560 , \pg.n2068_adj_233 , \pg.n22406 , 
         \pg.n2069_adj_232 , \pg.n2119_adj_3053[16] , \pg.n2119_adj_3053[17] , 
         \pg.n48422 , \pg.n1385 , \pg.n22305 , \pg.n1386_adj_236 , 
         \pg.n1447_adj_3058[27] , \pg.n1447_adj_3058[28] , \pg.n48398 , 
         \pg.n1387_adj_238 , \pg.n22303 , \pg.n1388_adj_237 , 
         \pg.n1447_adj_3058[25] , \pg.n1447_adj_3058[26] , \pg.n50252 , 
         \pg.n2834_adj_240 , \pg.n22182 , \pg.n2835_adj_239 , 
         \pg.n2887_adj_3054[18] , \pg.n2887_adj_3054[19] , \pg.n50060 , 
         \pg.n2248_adj_244 , \pg.n22033 , \pg.n2249_adj_243 , 
         \pg.n2311_adj_3056[28] , \pg.n2311_adj_3056[29] , \pg.n50057 , 
         \pg.n2250_adj_174 , \pg.n22031 , \pg.n2251_adj_249 , 
         \pg.n2311_adj_3056[26] , \pg.n2311_adj_3056[27] , \pg.n49721 , n106, 
         n1266_adj_3124, \pg.n21828 , \pg.n49220 , \pg.n1963 , \pg.n22804 , 
         \pg.n1964 , \pg.n2023_adj_3059[25] , \pg.n2023_adj_3059[26] , 
         \pg.n48866 , \pg.n2727 , \pg.n22580 , \pg.n2728 , \pg.n2791[29] , 
         \pg.n2791[30] , \pg.n48704 , \pg.n2444 , \pg.n22500 , \pg.n2445 , 
         \pg.n2503_adj_3057[24] , \pg.n2503_adj_3057[25] , \pg.n48557 , 
         \pg.n2070_adj_261 , \pg.n22404 , \pg.n2071_adj_260 , 
         \pg.n2119_adj_3053[14] , \pg.n2119_adj_3053[15] , \pg.n48863 , 
         \pg.n2729 , \pg.n22578 , \pg.n2730 , \pg.n2791[27] , \pg.n2791[28] , 
         \pg.n48701 , \pg.n2446 , \pg.n22498 , \pg.n2447 , 
         \pg.n2503_adj_3057[22] , \pg.n2503_adj_3057[23] , \pg.n48554 , 
         \pg.n356_adj_268 , \pg.n2119_adj_3053[13] , \pg.n48395 , 
         \pg.n1389_adj_271 , \pg.n22301 , \pg.n1390_adj_270 , 
         \pg.n1447_adj_3058[23] , \pg.n1447_adj_3058[24] , \pg.n50249 , 
         \pg.n2836_adj_275 , \pg.n22180 , \pg.n2837_adj_274 , 
         \pg.n2887_adj_3054[16] , \pg.n2887_adj_3054[17] , \pg.n50054 , 
         \pg.n2252_adj_278 , \pg.n22029 , \pg.n2253_adj_160 , 
         \pg.n2311_adj_3056[24] , \pg.n2311_adj_3056[25] , \pg.n49739 , 
         \pg.n21825 , \pg.n219 , \pg.n1159[30] , \pg.n50795 , 
         \pg.n2355_adj_283 , \pg.n21594 , \pg.n2356_adj_282 , 
         \pg.n2407_adj_3060[17] , \pg.n2407_adj_3060[18] , \pg.n21596 , 
         \pg.n50792 , \pg.n2357_adj_288 , \pg.n21592 , \pg.n2358_adj_287 , 
         \pg.n2407_adj_3060[15] , \pg.n2407_adj_3060[16] , \pg.n50528 , 
         \pg.n1486_adj_292 , \pg.n21419 , \pg.n1487_adj_291 , 
         \pg.n1543_adj_3061[22] , \pg.n1543_adj_3061[23] , \pg.n21421 , 
         \pg.n50246 , \pg.n2838_adj_299 , \pg.n22178 , \pg.n2839_adj_298 , 
         \pg.n2887_adj_3054[14] , \pg.n2887_adj_3054[15] , \pg.n50051 , 
         \pg.n2254_adj_156 , \pg.n22027 , \pg.n2255_adj_176 , 
         \pg.n2311_adj_3056[22] , \pg.n2311_adj_3056[23] , \pg.n49736 , 
         \pg.n220 , \pg.n21823 , \pg.n98 , \pg.n1159[28] , \pg.n1159[29] , 
         \pg.n50789 , \pg.n2359_adj_343 , \pg.n21590 , \pg.n2360_adj_342 , 
         \pg.n2407_adj_3060[13] , \pg.n2407_adj_3060[14] , \pg.n50786 , 
         \pg.n2361_adj_348 , \pg.n21588 , \pg.n2362_adj_347 , 
         \pg.n2407_adj_3060[11] , \pg.n2407_adj_3060[12] , \pg.n50525 , 
         \pg.n1488_adj_352 , \pg.n21417 , \pg.n1489_adj_351 , 
         \pg.n1543_adj_3061[20] , \pg.n1543_adj_3061[21] , \pg.n50048 , 
         \pg.n2256 , \pg.n22025 , \pg.n2257_adj_358 , \pg.n2311_adj_3056[20] , 
         \pg.n2311_adj_3056[21] , \pg.n49217 , \pg.n1965_adj_362 , \pg.n22802 , 
         \pg.n1966_adj_361 , \pg.n2023_adj_3059[23] , \pg.n2023_adj_3059[24] , 
         \pg.n48818 , \pg.n2731 , \pg.n22576 , \pg.n2732 , \pg.n2791[25] , 
         \pg.n2791[26] , \pg.n48698 , \pg.n2448 , \pg.n22496 , \pg.n2449 , 
         \pg.n2503_adj_3057[20] , \pg.n2503_adj_3057[21] , \pg.n48578 , 
         \pg.n1959_adj_368 , \pg.n22400 , \pg.n1960_adj_367 , 
         \pg.n2023_adj_3062[29] , \pg.n2023_adj_3062[30] , \pg.n48575 , 
         \pg.n1961_adj_379 , \pg.n22398 , \pg.n1962_adj_378 , 
         \pg.n2023_adj_3062[27] , \pg.n2023_adj_3062[28] , \pg.n48392 , 
         \pg.n1391_adj_383 , \pg.n22299 , \pg.n1392_adj_382 , 
         \pg.n1447_adj_3058[21] , \pg.n1447_adj_3058[22] , \pg.n49214 , 
         \pg.n1967_adj_387 , \pg.n22800 , \pg.n1968_adj_386 , 
         \pg.n2023_adj_3059[21] , \pg.n2023_adj_3059[22] , \pg.n48815 , 
         \pg.n2733 , \pg.n22574 , \pg.n2734 , \pg.n2791[23] , \pg.n2791[24] , 
         \pg.n48695 , \pg.n2450_adj_391 , \pg.n22494 , \pg.n2451_adj_390 , 
         \pg.n2503_adj_3057[18] , \pg.n2503_adj_3057[19] , \pg.n48542 , 
         \pg.n1963_adj_410 , \pg.n22396 , \pg.n1964_adj_409 , 
         \pg.n2023_adj_3062[25] , \pg.n2023_adj_3062[26] , \pg.n48389 , 
         \pg.n349 , \pg.n1447_adj_3058[20] , \pg.n50243 , \pg.n2840_adj_419 , 
         \pg.n22176 , \pg.n2841_adj_418 , \pg.n2887_adj_3054[12] , 
         \pg.n2887_adj_3054[13] , \pg.n48407 , \pg.n22296 , \pg.n1287_adj_427 , 
         \pg.n1351_adj_3063[30] , \pg.n50240 , \pg.n2842_adj_432 , \pg.n22174 , 
         \pg.n2843_adj_431 , \pg.n2887_adj_3054[10] , \pg.n2887_adj_3054[11] , 
         \pg.n50009 , \pg.n2258 , \pg.n22023 , \pg.n2259_adj_158 , 
         \pg.n2311_adj_3056[18] , \pg.n2311_adj_3056[19] , \pg.n49718 , 
         \pg.n99 , \pg.n21821 , \pg.n100 , \pg.n1159[26] , \pg.n1159[27] , 
         \pg.n50783 , \pg.n2363_adj_467 , \pg.n21586 , \pg.n2364_adj_466 , 
         \pg.n2407_adj_3060[9] , \pg.n2407_adj_3060[10] , \pg.n50522 , 
         \pg.n1490_adj_470 , \pg.n21415 , \pg.n1491_adj_469 , 
         \pg.n1543_adj_3061[18] , \pg.n1543_adj_3061[19] , \pg.n50780 , 
         \pg.n152[6] , \pg.n2407_adj_3060[8] , \pg.n50006 , \pg.n2260_adj_371 , 
         \pg.n22021 , \pg.n2261_adj_373 , \pg.n2311_adj_3056[16] , 
         \pg.n2311_adj_3056[17] , \pg.n49715 , \pg.n101 , \pg.n21819 , 
         \pg.n102_c , \pg.n1159[24] , \pg.n1159[25] , \pg.n50237 , 
         \pg.n2844_adj_488 , \pg.n22172 , \pg.n2845_adj_487 , 
         \pg.n2887_adj_3054[8] , \pg.n2887_adj_3054[9] , \pg.n50003 , 
         \pg.n2262_adj_196 , \pg.n22019 , \pg.n2263_adj_372 , 
         \pg.n2311_adj_3056[14] , \pg.n2311_adj_3056[15] , \pg.n49712 , 
         \pg.n103 , \pg.n21817 , \pg.n104 , \pg.n1159[22] , \pg.n1159[23] , 
         \pg.n50816 , \pg.n21583 , \pg.n2247_adj_513 , \pg.n2311_adj_3066[30] , 
         \pg.n50519 , \pg.n152[15] , \pg.n1543_adj_3061[17] , \pg.n50813 , 
         \pg.n2248_adj_523 , \pg.n21581 , \pg.n2249_adj_522 , 
         \pg.n2311_adj_3066[28] , \pg.n2311_adj_3066[29] , \pg.n50537 , 
         \pg.n1383_adj_535 , \pg.n21411 , \pg.n1384_adj_534 , 
         \pg.n1447_adj_3067[29] , \pg.n1447_adj_3067[30] , 
         \pg.counter_30__N_61[6] , \pg.counter_30__N_61[5] , \pg.n51176 , 
         \pg.counter[6]_2 , \pg.n21308 , \pg.counter[5]_2 , int60clk, 
         \pg.n21310 , \pg.n50000 , \pg.n2264_adj_194 , \pg.n22017 , 
         \pg.n2265_adj_202 , \pg.n2311_adj_3056[12] , \pg.n2311_adj_3056[13] , 
         \pg.n49211 , \pg.n1969_adj_564 , \pg.n22798 , \pg.n1970_adj_563 , 
         \pg.n2023_adj_3059[19] , \pg.n2023_adj_3059[20] , \pg.n48812 , 
         \pg.n2735 , \pg.n22572 , \pg.n2736 , \pg.n2791[21] , \pg.n2791[22] , 
         \pg.n48692 , \pg.n2452_adj_572 , \pg.n22492 , \pg.n2453_adj_571 , 
         \pg.n2503_adj_3057[16] , \pg.n2503_adj_3057[17] , \pg.n48539 , 
         \pg.n1965_adj_576 , \pg.n22394 , \pg.n1966_adj_575 , 
         \pg.n2023_adj_3062[23] , \pg.n2023_adj_3062[24] , \pg.n48404 , 
         \pg.n1288_adj_583 , \pg.n22294 , \pg.n1289_adj_582 , 
         \pg.n1351_adj_3063[28] , \pg.n1351_adj_3063[29] , \pg.n49208 , 
         \pg.n1971_adj_585 , \pg.n22796 , \pg.n1972_adj_584 , 
         \pg.n2023_adj_3059[17] , \pg.n2023_adj_3059[18] , \pg.n48809 , 
         \pg.n2737 , \pg.n22570 , \pg.n2738 , \pg.n2791[19] , \pg.n2791[20] , 
         \pg.n48689 , \pg.n2454_adj_598 , \pg.n22490 , \pg.n2455_adj_597 , 
         \pg.n2503_adj_3057[14] , \pg.n2503_adj_3057[15] , \pg.n48686 , 
         \pg.n2456_adj_608 , \pg.n22488 , \pg.n2457_adj_607 , 
         \pg.n2503_adj_3057[12] , \pg.n2503_adj_3057[13] , \pg.n48536 , 
         \pg.n1967_adj_612 , \pg.n22392 , \pg.n1968_adj_611 , 
         \pg.n2023_adj_3062[21] , \pg.n2023_adj_3062[22] , \pg.n48401 , 
         \pg.n1290_adj_616 , \pg.n22292 , \pg.n1291_adj_615 , 
         \pg.n1351_adj_3063[26] , \pg.n1351_adj_3063[27] , \pg.n50234 , 
         \pg.n2846_adj_619 , \pg.n22170 , \pg.n2847_adj_618 , 
         \pg.n2887_adj_3054[6] , \pg.n2887_adj_3054[7] , \pg.n49997 , 
         \pg.n2266 , \pg.n22015 , \pg.n2267 , \pg.n2311_adj_3056[10] , 
         \pg.n2311_adj_3056[11] , \pg.n49709 , \pg.n105 , \pg.n1159[21] , 
         \pg.n48533 , \pg.n1969_adj_668 , \pg.n22390 , \pg.n1970_adj_667 , 
         \pg.n2023_adj_3062[19] , \pg.n2023_adj_3062[20] , \pg.n48380 , 
         \pg.n1292_adj_672 , \pg.n22290 , \pg.n1293_adj_671 , 
         \pg.n1351_adj_3063[24] , \pg.n1351_adj_3063[25] , \pg.n48377 , 
         \pg.n1294_adj_675 , \pg.n22288 , \pg.n1295_adj_674 , 
         \pg.n1351_adj_3063[22] , \pg.n1351_adj_3063[23] , \pg.n50231 , 
         \pg.n2848 , \pg.n22168 , \pg.n2849 , \pg.n2887_adj_3054[4] , 
         \pg.n2887_adj_3054[5] , \pg.n49994 , \pg.n117 , 
         \pg.n2311_adj_3056[9] , \pg.n49268 , \pg.n2163_adj_834 , \pg.n22835 , 
         \pg.n2164_adj_833 , \pg.n2215_adj_3048[17] , \pg.n2215_adj_3048[18] , 
         \pg.n48530 , \pg.n1971_adj_875 , \pg.n22388 , \pg.n1972_adj_874 , 
         \pg.n2023_adj_3062[17] , \pg.n2023_adj_3062[18] , \pg.n48374 , 
         \pg.n348 , \pg.n1351_adj_3063[21] , \pg.n48683 , \pg.n2458_adj_898 , 
         \pg.n22486 , \pg.n2459_adj_890 , \pg.n2503_adj_3057[10] , 
         \pg.n2503_adj_3057[11] , \pg.n49205 , \pg.n1973_adj_903 , \pg.n22794 , 
         \pg.n1974_adj_902 , \pg.n2023_adj_3059[15] , \pg.n2023_adj_3059[16] , 
         \pg.n49202 , \pg.n355 , \pg.n2023_adj_3059[14] , \pg.n49229 , 
         \pg.n22791 , \pg.n1863_adj_918 , \pg.n1927_adj_3074[30] , \pg.n49226 , 
         \pg.n1864_adj_1029 , \pg.n22789 , \pg.n1865_adj_1028 , 
         \pg.n1927_adj_3074[28] , \pg.n1927_adj_3074[29] , \pg.n49223 , 
         \pg.n1866_adj_1041 , \pg.n22787 , \pg.n1867_adj_1040 , 
         \pg.n1927_adj_3074[26] , \pg.n1927_adj_3074[27] , \pg.n49193 , 
         \pg.n1868_adj_1065 , \pg.n22785 , \pg.n1869_adj_1064 , 
         \pg.n1927_adj_3074[24] , \pg.n1927_adj_3074[25] , \pg.n51137 , 
         \pg.n21814 , \pg.n3132 , \pg.n838[9] , \pg.n50810 , 
         \pg.n2250_adj_1126 , \pg.n21579 , \pg.n2251_adj_1125 , 
         \pg.n2311_adj_3066[26] , \pg.n2311_adj_3066[27] , \pg.n50027 , 
         \pg.n2151_adj_355 , \pg.n22011 , \pg.n2152_adj_341 , \pg.n2215[29] , 
         \pg.n2215[30] , \pg.n51134 , \pg.n3133 , \pg.n21812 , \pg.n3134 , 
         \pg.n838[7] , \pg.n838[8] , \pg.n50228 , \pg.n123 , 
         \pg.n2887_adj_3054[3] , \pg.n50024 , \pg.n2153_adj_334 , \pg.n22009 , 
         \pg.n2154_adj_172 , \pg.n2215[27] , \pg.n2215[28] , \pg.n51131 , 
         n3135, \pg.n21810 , \pg.n3136 , \pg.n838[5] , n842, \pg.n50771 , 
         \pg.n2252_adj_1171 , \pg.n21577 , \pg.n2253_adj_1170 , 
         \pg.n2311_adj_3066[24] , \pg.n2311_adj_3066[25] , \pg.n50534 , 
         \pg.n1385_adj_1206 , \pg.n21409 , \pg.n1386_adj_1205 , 
         \pg.n1447_adj_3067[27] , \pg.n1447_adj_3067[28] , 
         \pg.counter_30__N_61[4] , \pg.counter_30__N_61[3] , \pg.n51173 , 
         \pg.counter[4]_2 , \pg.n21306 , \pg.counter[3]_2 , \pg.n50507 , 
         \pg.n1387_adj_1252 , \pg.n21407 , \pg.n1388_adj_1251 , 
         \pg.n1447_adj_3067[25] , \pg.n1447_adj_3067[26] , \pg.n50021 , 
         \pg.n2155_adj_356 , \pg.n22007 , \pg.n2156_adj_346 , \pg.n2215[25] , 
         \pg.n2215[26] , \pg.n51128 , \pg.n3137 , \pg.n21808 , \pg.n3138 , 
         \pg.n838[3] , \pg.n838[4] , \pg.n50768 , \pg.n2254_adj_1297 , 
         \pg.n21575 , \pg.n2255_adj_1296 , \pg.n2311_adj_3066[22] , 
         \pg.n2311_adj_3066[23] , \pg.n50504 , \pg.n1389_adj_1307 , 
         \pg.n21405 , \pg.n1390_adj_1306 , \pg.n1447_adj_3067[23] , 
         \pg.n1447_adj_3067[24] , \pg.counter_30__N_61[2] , 
         \pg.counter_30__N_61[1] , \pg.n51170 , \pg.counter[2]_2 , \pg.n21304 , 
         \pg.counter[1]_2 , \pg.n50501 , \pg.n1391_adj_1319 , \pg.n21403 , 
         \pg.n1392_adj_1318 , \pg.n1447_adj_3067[21] , \pg.n1447_adj_3067[22] , 
         \pg.n51125 , n3139, \pg.n21806 , \pg.n3140 , \pg.n838[1] , n846, 
         \pg.n49190 , \pg.n1870_adj_1352 , \pg.n22783 , \pg.n1871_adj_1351 , 
         \pg.n1927_adj_3074[22] , \pg.n1927_adj_3074[23] , \pg.n48806 , 
         \pg.n2739_adj_781 , \pg.n22568 , \pg.n2740_adj_763 , \pg.n2791[17] , 
         \pg.n2791[18] , \pg.n48680 , \pg.n360_adj_895 , 
         \pg.n2503_adj_3057[9] , \pg.n48527 , \pg.n1973_adj_1333 , \pg.n22386 , 
         \pg.n1974_adj_1375 , \pg.n2023_adj_3062[15] , \pg.n2023_adj_3062[16] , 
         \pg.n48386 , \pg.n1191_adj_1387 , \pg.n22284 , \pg.n1192_adj_1386 , 
         \pg.n1255_adj_3086[29] , \pg.n1255_adj_3086[30] , \pg.n50270 , 
         \pg.n2727_adj_642 , \pg.n22164 , \pg.n2728_adj_640 , 
         \pg.n2791_adj_3069[29] , \pg.n2791_adj_3069[30] , \pg.n50018 , 
         \pg.n2157_adj_133 , \pg.n22005 , \pg.n2158_adj_154 , \pg.n2215[23] , 
         \pg.n2215[24] , \pg.n50399 , \counter[0] , n848, \pg.n48803 , 
         \pg.n2741_adj_779 , \pg.n22566 , \pg.n2742_adj_783 , \pg.n2791[15] , 
         \pg.n2791[16] , \pg.n51122 , \pg.n21803 , \pg.n3015 , \pg.n3079[30] , 
         \pg.n49187 , \pg.n1872_adj_1711 , \pg.n22781 , \pg.n1873_adj_1710 , 
         \pg.n1927_adj_3074[20] , \pg.n1927_adj_3074[21] , \pg.n49184 , 
         \pg.n1874_adj_1727 , \pg.n22779 , \pg.n1875_adj_1726 , 
         \pg.n1927_adj_3074[18] , \pg.n1927_adj_3074[19] , \pg.n48800 , 
         \pg.n2743_adj_773 , \pg.n22564 , \pg.n2744_adj_847 , \pg.n2791[13] , 
         \pg.n2791[14] , \pg.n50267 , \pg.n2729_adj_679 , \pg.n22162 , 
         \pg.n2730_adj_678 , \pg.n2791_adj_3069[27] , \pg.n2791_adj_3069[28] , 
         \pg.n48383 , \pg.n1193_adj_1668 , \pg.n22282 , \pg.n1194_adj_1679 , 
         \pg.n1255_adj_3086[27] , \pg.n1255_adj_3086[28] , \pg.n48710 , 
         \pg.n2343_adj_967 , \pg.n22482 , \pg.n2344_adj_980 , 
         \pg.n2407_adj_3075[29] , \pg.n2407_adj_3075[30] , \pg.n48362 , 
         \pg.n1195_c , \pg.n22280 , \pg.n1196_c , \pg.n1255_adj_3086[25] , 
         \pg.n1255_adj_3086[26] , \pg.n48797 , \pg.n2745_adj_839 , \pg.n22562 , 
         \pg.n2746_adj_792 , \pg.n2791[11] , \pg.n2791[12] , \pg.n48359 , 
         \pg.n1197_c , \pg.n22278 , \pg.n1198_c , \pg.n1255_adj_3086[23] , 
         \pg.n1255_adj_3086[24] , \pg.n50765 , \pg.n2256_adj_1902 , 
         \pg.n21573 , \pg.n2257_adj_1901 , \pg.n2311_adj_3066[20] , 
         \pg.n2311_adj_3066[21] , \pg.n50015 , \pg.n2159_adj_167 , \pg.n22003 , 
         \pg.n2160 , \pg.n2215[21] , \pg.n2215[22] , \pg.n51119 , \pg.n3016 , 
         \pg.n21801 , \pg.n3017 , \pg.n3079[28] , \pg.n3079[29] , \pg.n50762 , 
         \pg.n2258_adj_1922 , \pg.n21571 , \pg.n2259_adj_1921 , 
         \pg.n2311_adj_3066[18] , \pg.n2311_adj_3066[19] , \pg.n50498 , 
         \pg.n1393_adj_1926 , \pg.n21401 , \pg.n1394_adj_1925 , 
         \pg.n1447_adj_3067[19] , \pg.n1447_adj_3067[20] , \pg.n51113 , 
         \pg.n3018 , \pg.n21799 , \pg.n3019 , \pg.n3079[26] , \pg.n3079[27] , 
         \pg.n49181 , \pg.n1876_adj_1929 , \pg.n22777 , \pg.n1877_adj_1928 , 
         \pg.n1927_adj_3074[16] , \pg.n1927_adj_3074[17] , \pg.n48794 , 
         \pg.n2747_adj_935 , \pg.n22560 , \pg.n2748_adj_937 , \pg.n2791[9] , 
         \pg.n2791[10] , \pg.n48707 , \pg.n2345_adj_954 , \pg.n22480 , 
         \pg.n2346_adj_990 , \pg.n2407_adj_3075[27] , \pg.n2407_adj_3075[28] , 
         \pg.n48524 , \pg.n355_adj_1599 , \pg.n2023_adj_3062[14] , \pg.n48356 , 
         \pg.n347 , \pg.n1255_adj_3086[22] , \pg.n48371 , \pg.n22275 , 
         \pg.n456_adj_1692 , \pg.n1159_adj_3089[30] , \pg.n50264 , 
         \pg.n2731_adj_647 , \pg.n22160 , \pg.n2732_adj_638 , 
         \pg.n2791_adj_3069[25] , \pg.n2791_adj_3069[26] , \pg.n50012 , 
         \pg.n2161_adj_340 , \pg.n22001 , \pg.n2162_adj_121 , \pg.n2215[19] , 
         \pg.n2215[20] , \pg.n51110 , \pg.n3020 , \pg.n21797 , \pg.n3021 , 
         \pg.n3079[24] , \pg.n3079[25] , \pg.n50261 , \pg.n2733_adj_645 , 
         \pg.n22158 , \pg.n2734_adj_646 , \pg.n2791_adj_3069[23] , 
         \pg.n2791_adj_3069[24] , \pg.n49973 , \pg.n2163_adj_147 , \pg.n21999 , 
         \pg.n2164_adj_339 , \pg.n2215[17] , \pg.n2215[18] , \pg.n51107 , 
         \pg.n3022 , \pg.n21795 , \pg.n3023 , \pg.n3079[22] , \pg.n3079[23] , 
         \pg.n50759 , \pg.n2260_adj_2257 , \pg.n21569 , \pg.n2261_adj_2256 , 
         \pg.n2311_adj_3066[16] , \pg.n2311_adj_3066[17] , \pg.n50495 , 
         \pg.n152[16] , \pg.n1447_adj_3067[18] , \pg.counter_30__N_61[0] , 
         \pg.n51140 , \pg.n51104 , \pg.n3024 , \pg.n21793 , \pg.n3025 , 
         \pg.n3079[20] , \pg.n3079[21] , \pg.n50756 , \pg.n2262_adj_2328 , 
         \pg.n21567 , \pg.n2263_adj_2324 , \pg.n2311_adj_3066[14] , 
         \pg.n2311_adj_3066[15] , \pg.n50516 , \pg.n21398 , 
         \pg.n1287_adj_2454 , \pg.n1351_adj_3105[30] , \pg.n48347 , 
         \pg.counter[30]_2 , \pg.n21300 , \pg.counter[29]_2 , \pg.n457 , 
         \pg.n50753 , \pg.n2264_adj_2326 , \pg.n21565 , \pg.n2265_adj_2320 , 
         \pg.n2311_adj_3066[12] , \pg.n2311_adj_3066[13] , \pg.n50513 , 
         \pg.n1288_adj_2500 , \pg.n21396 , \pg.n1289_adj_2499 , 
         \pg.n1351_adj_3105[28] , \pg.n1351_adj_3105[29] , \pg.n49178 , 
         \pg.n354_adj_2010 , \pg.n1927_adj_3074[15] , \pg.n49199 , 
         \pg.n1767_adj_2122 , \pg.n22773 , \pg.n1768_adj_2114 , 
         \pg.n1831_adj_3097[29] , \pg.n1831_adj_3097[30] , \pg.n49196 , 
         \pg.n1769_adj_2165 , \pg.n22771 , \pg.n1770_adj_2157 , 
         \pg.n1831_adj_3097[27] , \pg.n1831_adj_3097[28] , \pg.n48791 , 
         \pg.n2749_adj_850 , \pg.n22558 , \pg.n2750_adj_785 , \pg.n2791[7] , 
         \pg.n2791[8] , \pg.n48668 , \pg.n2347_adj_970 , \pg.n22478 , 
         \pg.n2348_adj_982 , \pg.n2407_adj_3075[25] , \pg.n2407_adj_3075[26] , 
         \pg.n48551 , \pg.n22383 , \pg.n1863_adj_1377 , 
         \pg.n1927_adj_3085[30] , \pg.n48368 , \pg.n22273 , \pg.n341 , 
         \pg.n1159_adj_3089[28] , \pg.n1159_adj_3089[29] , \pg.n50258 , 
         \pg.n2735_adj_661 , \pg.n22156 , \pg.n2736_adj_637 , 
         \pg.n2791_adj_3069[21] , \pg.n2791_adj_3069[22] , \pg.n49970 , 
         \pg.n2165_adj_338 , \pg.n21997 , \pg.n2166_adj_191 , \pg.n2215[15] , 
         \pg.n2215[16] , \pg.n49967 , \pg.n2167_adj_337 , \pg.n21995 , 
         \pg.n2168_adj_192 , \pg.n2215[13] , \pg.n2215[14] , \pg.n50402 , 
         \pg.n152[0] , \pg.n21246 , \pg.n48995 , \pg.counter[10]_2 , 
         \pg.n21211 , \pg.counter[9]_2 , \pg.n21213 , \pg.n48788 , \pg.n363 , 
         \pg.n2791[6] , \pg.n48665 , \pg.n2349_adj_1014 , \pg.n22476 , 
         \pg.n2350_adj_984 , \pg.n2407_adj_3075[23] , \pg.n2407_adj_3075[24] , 
         \pg.n48548 , \pg.n1864_adj_1435 , \pg.n22381 , \pg.n1865_adj_1403 , 
         \pg.n1927_adj_3085[28] , \pg.n1927_adj_3085[29] , \pg.n48545 , 
         \pg.n1866_adj_1405 , \pg.n22379 , \pg.n1867_adj_1393 , 
         \pg.n1927_adj_3085[26] , \pg.n1927_adj_3085[27] , \pg.n48365 , 
         \pg.n342 , \pg.n22271 , \pg.n343 , \pg.n1159_adj_3089[26] , 
         \pg.n1159_adj_3089[27] , \pg.n50255 , \pg.n2737_adj_644 , \pg.n22154 , 
         \pg.n2738_adj_680 , \pg.n2791_adj_3069[19] , \pg.n2791_adj_3069[20] , 
         \pg.n48353 , \pg.n344 , \pg.n22269 , \pg.n345 , 
         \pg.n1159_adj_3089[24] , \pg.n1159_adj_3089[25] , \pg.n50207 , 
         \pg.n2739 , \pg.n22152 , \pg.n2740 , \pg.n2791_adj_3069[17] , 
         \pg.n2791_adj_3069[18] , \pg.n50204 , \pg.n2741 , \pg.n22150 , 
         \pg.n2742 , \pg.n2791_adj_3069[15] , \pg.n2791_adj_3069[16] , 
         \pg.n49964 , \pg.n2169 , \pg.n21993 , \pg.n2170 , \pg.n2215[11] , 
         \pg.n2215[12] , \pg.n48827 , \pg.n22555 , \pg.n2631_adj_771 , 
         \pg.n2695_adj_3071[30] , \pg.n48662 , \pg.n2351_adj_956 , \pg.n22474 , 
         \pg.n2352_adj_958 , \pg.n2407_adj_3075[21] , \pg.n2407_adj_3075[22] , 
         \pg.n48659 , \pg.n2353_adj_952 , \pg.n22472 , \pg.n2354_adj_950 , 
         \pg.n2407_adj_3075[19] , \pg.n2407_adj_3075[20] , \pg.n48515 , 
         \pg.n1868_adj_1437 , \pg.n22377 , \pg.n1869_adj_1397 , 
         \pg.n1927_adj_3085[24] , \pg.n1927_adj_3085[25] , \pg.n48350 , 
         \pg.n346 , \pg.n1159_adj_3089[23] , \pg.n50201 , \pg.n2743 , 
         \pg.n22148 , \pg.n2744 , \pg.n2791_adj_3069[13] , 
         \pg.n2791_adj_3069[14] , \pg.n48512 , \pg.n1870_adj_1395 , 
         \pg.n22375 , \pg.n1871_adj_1391 , \pg.n1927_adj_3085[22] , 
         \pg.n1927_adj_3085[23] , \pg.n50396 , \pg.n22266 , \pg.n3132_adj_658 , 
         \pg.n1257[9] , \pg.n50198 , \pg.n2745 , \pg.n22146 , \pg.n2746 , 
         \pg.n2791_adj_3069[11] , \pg.n2791_adj_3069[12] , \pg.n49961 , 
         \pg.n116 , \pg.n2215[10] , \pg.n51101 , \pg.n3026 , \pg.n21791 , 
         \pg.n3027 , \pg.n3079[18] , \pg.n3079[19] , \pg.n50750 , 
         \pg.n2266_adj_2322 , \pg.n21563 , \pg.n2267_adj_2317 , 
         \pg.n2311_adj_3066[10] , \pg.n2311_adj_3066[11] , \pg.n50510 , 
         \pg.n1290_adj_2628 , \pg.n21394 , n1291, \pg.n1351_adj_3105[26] , 
         \pg.n1351_adj_3105[27] , \pg.n50195 , \pg.n2747 , \pg.n22144 , 
         \pg.n2748 , \pg.n2791_adj_3069[9] , \pg.n2791_adj_3069[10] , 
         \pg.n49991 , \pg.n21990 , \pg.n2055_adj_330 , \pg.n2119[30] , 
         \pg.n51098 , \pg.n3028 , \pg.n21789 , \pg.n3029 , \pg.n3079[16] , 
         \pg.n3079[17] , \pg.n50747 , \pg.n152[7] , \pg.n2311_adj_3066[9] , 
         \pg.n50486 , \pg.n1292_adj_2676 , \pg.n21392 , n1293, 
         \pg.n1351_adj_3105[24] , \pg.n1351_adj_3105[25] , \pg.n50483 , n1294, 
         \pg.n21390 , n1295, \pg.n1351_adj_3105[22] , \pg.n1351_adj_3105[23] , 
         \pg.n48344 , \pg.counter[28]_2 , \pg.n21298 , \pg.counter[27]_2 , 
         \pg.n49988 , \pg.n2056_adj_329 , \pg.n21988 , \pg.n2057_adj_331 , 
         \pg.n2119[28] , \pg.n2119[29] , \pg.n51095 , \pg.n3030 , \pg.n21787 , 
         \pg.n3031 , \pg.n3079[14] , \pg.n3079[15] , \pg.n50777 , 
         \pg.n2151_adj_2348 , \pg.n21559 , \pg.n2152_adj_2352 , 
         \pg.n2215_adj_3101[29] , \pg.n2215_adj_3101[30] , \pg.n50480 , n1296, 
         \pg.n21388 , n1297, \pg.n1351_adj_3105[20] , \pg.n1351_adj_3105[21] , 
         \pg.n48341 , \pg.counter[26]_2 , \pg.n21296 , \pg.counter[25]_2 , 
         \pg.n50477 , \pg.n152[17] , \pg.n1351_adj_3105[19] , \pg.n48338 , 
         \pg.counter[24]_2 , \pg.n21294 , \pg.counter[23]_2 , \pg.n48335 , 
         \pg.counter[22]_2 , \pg.n21292 , \pg.counter[21]_2 , \pg.n51092 , 
         \pg.n3032 , \pg.n21785 , \pg.n3033 , \pg.n3079[12] , \pg.n3079[13] , 
         \pg.n48824 , \pg.n2632_adj_831 , \pg.n22553 , \pg.n2633_adj_761 , 
         \pg.n2695_adj_3071[28] , \pg.n2695_adj_3071[29] , \pg.n48656 , 
         \pg.n2355_adj_988 , \pg.n22470 , \pg.n2356_adj_986 , 
         \pg.n2407_adj_3075[17] , \pg.n2407_adj_3075[18] , \pg.n48509 , 
         \pg.n1872_adj_1592 , \pg.n22373 , \pg.n1873_adj_1485 , 
         \pg.n1927_adj_3085[20] , \pg.n1927_adj_3085[21] , \pg.n48506 , 
         \pg.n1874_adj_1574 , \pg.n22371 , \pg.n1875_adj_1440 , 
         \pg.n1927_adj_3085[18] , \pg.n1927_adj_3085[19] , \pg.n50393 , 
         \pg.n3133_adj_543 , \pg.n22264 , \pg.n3134_adj_542 , \pg.n1257[7] , 
         \pg.n1257[8] , \pg.n50192 , \pg.n2749 , \pg.n22142 , \pg.n2750 , 
         \pg.n2791_adj_3069[7] , \pg.n2791_adj_3069[8] , \pg.n49985 , 
         \pg.n2058_adj_324 , \pg.n21986 , \pg.n2059_adj_327 , \pg.n2119[26] , 
         \pg.n2119[27] , \pg.n50390 , \pg.n3135_adj_541 , \pg.n22262 , 
         \pg.n3136_adj_539 , \pg.n1257[5] , \pg.n1257[6] , \pg.n50189 , 
         \pg.n2751 , \pg.n22140 , \pg.n2752 , \pg.n2791_adj_3069[5] , 
         \pg.n2791_adj_3069[6] , \pg.n49982 , \pg.n2060_adj_328 , \pg.n21984 , 
         \pg.n2061 , \pg.n2119[24] , \pg.n2119[25] , \pg.n51089 , \pg.n3034 , 
         \pg.n21783 , \pg.n3035 , \pg.n3079[10] , \pg.n3079[11] , \pg.n50774 , 
         \pg.n2153_adj_2330 , \pg.n21557 , \pg.n2154_adj_2356 , 
         \pg.n2215_adj_3101[27] , \pg.n2215_adj_3101[28] , \pg.n50492 , 
         \pg.n1191_adj_2635 , \pg.n21384 , \pg.n1192_adj_2636 , 
         \pg.n1255_adj_3110[29] , \pg.n1255_adj_3110[30] , \pg.n50489 , 
         \pg.n1193_adj_2638 , \pg.n21382 , n1194, \pg.n1255_adj_3110[27] , 
         \pg.n1255_adj_3110[28] , \pg.n48332 , \pg.counter[20]_2 , \pg.n21290 , 
         \pg.counter[19]_2 , \pg.n49979 , \pg.n2062_adj_185 , \pg.n21982 , 
         \pg.n2063_adj_165 , \pg.n2119[22] , \pg.n2119[23] , \pg.n51086 , 
         \pg.n3036_adj_2309 , \pg.n21781 , \pg.n3037_adj_1750 , \pg.n3079[8] , 
         \pg.n3079[9] , \pg.n50735 , \pg.n2155_adj_2333 , \pg.n21555 , 
         \pg.n2156_adj_2343 , \pg.n2215_adj_3101[25] , \pg.n2215_adj_3101[26] , 
         \pg.n50465 , n1195, \pg.n21380 , n1196, \pg.n1255_adj_3110[25] , 
         n1260, \pg.n48329 , \pg.counter[18]_2 , \pg.n21288 , 
         \pg.counter[17]_2 , \pg.n352 , \pg.n50462 , n1197, \pg.n21378 , n1198, 
         n1263, n1262, \pg.n48326 , \pg.counter[16]_2 , \pg.n21286 , 
         \pg.counter[15]_2 , \pg.n354 , \pg.n353 , \pg.n48323 , 
         \pg.counter[14]_2 , \pg.n21284 , \pg.counter[13]_2 , \pg.n51083 , 
         \pg.n3038_adj_1754 , \pg.n21779 , \pg.n3039_adj_1746 , \pg.n3079[6] , 
         \pg.n3079[7] , \pg.n48653 , \pg.n2357_adj_947 , \pg.n22468 , 
         \pg.n2358_adj_962 , \pg.n2407_adj_3075[15] , \pg.n2407_adj_3075[16] , 
         \pg.n48503 , \pg.n1876_adj_1442 , \pg.n22369 , \pg.n1877_adj_1483 , 
         \pg.n1927_adj_3085[16] , \pg.n1927_adj_3085[17] , \pg.n50387 , 
         \pg.n3137_adj_533 , \pg.n22260 , \pg.n3138_adj_532 , \pg.n1257[3] , 
         \pg.n1257[4] , \pg.n50186 , \pg.n122 , \pg.n2791_adj_3069[4] , 
         \pg.n49976 , \pg.n2064_adj_186 , \pg.n21980 , \pg.n2065_adj_323 , 
         \pg.n2119[20] , \pg.n2119[21] , \pg.n51080 , \pg.n3040_adj_1748 , 
         \pg.n21777 , \pg.n3041_adj_1742 , \pg.n3079[4] , \pg.n3079[5] , 
         \pg.n50732 , \pg.n2157_adj_2341 , \pg.n21553 , \pg.n2158_adj_2339 , 
         \pg.n2215_adj_3101[23] , \pg.n2215_adj_3101[24] , \pg.n50459 , n1199, 
         \pg.n21376 , n1200, n1265, n1264, \pg.n51077 , \pg.n3042_adj_1744 , 
         \pg.n21775 , \pg.n3043_adj_1739 , \pg.n3079[2] , \pg.n3079[3] , 
         \pg.n50729 , \pg.n2159_adj_2358 , \pg.n21551 , \pg.n2160_adj_2335 , 
         \pg.n2215_adj_3101[21] , \pg.n2215_adj_3101[22] , \pg.n50456 , n133, 
         n1266, \pg.n48320 , \pg.counter[12]_2 , \pg.n21282 , 
         \pg.counter[11]_2 , \pg.n358_adj_1017 , \pg.n50726 , 
         \pg.n2161_adj_2350 , \pg.n21549 , \pg.n2162_adj_2337 , 
         \pg.n2215_adj_3101[19] , \pg.n2215_adj_3101[20] , \pg.n49166 , 
         \pg.n1771_adj_2213 , \pg.n22769 , \pg.n1772_adj_2185 , 
         \pg.n1831_adj_3097[25] , \pg.n1831_adj_3097[26] , \pg.n48821 , 
         \pg.n2634_adj_764 , \pg.n22551 , \pg.n2635_adj_793 , 
         \pg.n2695_adj_3071[26] , \pg.n2695_adj_3071[27] , \pg.n48650 , 
         \pg.n2359_adj_994 , \pg.n22466 , \pg.n2360_adj_1182 , 
         \pg.n2407_adj_3075[13] , \pg.n2407_adj_3075[14] , \pg.n48647 , 
         \pg.n2361_adj_1178 , \pg.n22464 , \pg.n2362_adj_965 , 
         \pg.n2407_adj_3075[11] , \pg.n2407_adj_3075[12] , \pg.n48500 , 
         \pg.n1927_adj_3085[15] , \pg.n50339 , \pg.n3139_adj_528 , \pg.n22258 , 
         \pg.n3140_adj_526 , \pg.n1257[1] , \pg.n1257[2] , \pg.n48521 , 
         \pg.n1767_adj_1449 , \pg.n22365 , \pg.n1768_adj_1448 , 
         \pg.n1831_adj_3087[29] , \pg.n1831_adj_3087[30] , \pg.n50336 , 
         \pg.n126 , \pg.n1257[0] , \pg.n50225 , \pg.n22137 , \pg.n2631 , 
         \pg.n2695[30] , \pg.n49940 , \pg.n2066_adj_325 , \pg.n21978 , 
         \pg.n2067 , \pg.n2119[18] , \pg.n2119[19] , \pg.n51074 , 
         \pg.n3079[1] , \pg.n50723 , \pg.n2163_adj_2393 , \pg.n21547 , 
         \pg.n2164_adj_2364 , \pg.n2215_adj_3101[17] , \pg.n2215_adj_3101[18] , 
         \pg.n50720 , \pg.n2165_adj_2360 , \pg.n21545 , \pg.n2166_adj_2368 , 
         \pg.n2215_adj_3101[15] , \pg.n2215_adj_3101[16] , \pg.n50222 , 
         \pg.n2632 , \pg.n22135 , \pg.n2633 , \pg.n2695[28] , \pg.n2695[29] , 
         \pg.n49937 , \pg.n2068_adj_322 , \pg.n21976 , \pg.n2069_adj_321 , 
         \pg.n2119[16] , \pg.n2119[17] , \pg.n51116 , \pg.n2919_adj_1785 , 
         \pg.n21771 , \pg.n2920_adj_1756 , \pg.n2983_adj_3090[29] , 
         \pg.n2983_adj_3090[30] , \pg.n50717 , \pg.n2167_adj_2362 , 
         \pg.n21543 , \pg.n2168_adj_2366 , \pg.n2215_adj_3101[13] , 
         \pg.n2215_adj_3101[14] , \pg.n50714 , \pg.n2169_adj_2370 , 
         \pg.n21541 , \pg.n2170_adj_2841 , \pg.n2215_adj_3101[11] , 
         \pg.n2215_adj_3101[12] , \pg.n49934 , \pg.n2070_adj_189 , \pg.n21974 , 
         \pg.n2071_adj_320 , \pg.n2119[14] , \pg.n2119[15] , \pg.n51071 , 
         \pg.n2921_adj_1765 , \pg.n21769 , \pg.n2922_adj_1761 , 
         \pg.n2983_adj_3090[27] , \pg.n2983_adj_3090[28] , \pg.n50711 , 
         \pg.n152[8] , \pg.n2215_adj_3101[10] , \pg.n51059 , 
         \pg.n2923_adj_1777 , \pg.n21767 , \pg.n2924_adj_1779 , 
         \pg.n2983_adj_3090[25] , \pg.n2983_adj_3090[26] , \pg.n48779 , 
         \pg.n2636_adj_832 , \pg.n22549 , \pg.n2637_adj_794 , 
         \pg.n2695_adj_3071[24] , \pg.n2695_adj_3071[25] , \pg.n48644 , 
         \pg.n359_adj_992 , \pg.n2407_adj_3075[10] , \pg.n48518 , 
         \pg.n1769_adj_1443 , \pg.n22363 , \pg.n1770_adj_1450 , 
         \pg.n1831_adj_3087[27] , \pg.n1831_adj_3087[28] , \pg.n48488 , 
         \pg.n1771_adj_1445 , \pg.n22361 , \pg.n1772_adj_1446 , 
         \pg.n1831_adj_3087[25] , \pg.n1831_adj_3087[26] , \pg.n50384 , 
         \pg.n22255 , \pg.n3015_adj_663 , \pg.n3079_adj_3068[30] , \pg.n50219 , 
         \pg.n2634 , \pg.n22133 , \pg.n2635 , \pg.n2695[26] , \pg.n2695[27] , 
         \pg.n49931 , \pg.n2072 , \pg.n21972 , \pg.n2073 , \pg.n2119[12] , 
         \pg.n2119[13] , \pg.n51056 , \pg.n2925_adj_1767 , \pg.n21765 , 
         \pg.n2926_adj_1791 , \pg.n2983_adj_3090[23] , \pg.n2983_adj_3090[24] , 
         \pg.n50381 , \pg.n3016_adj_604 , \pg.n22253 , \pg.n3017_adj_649 , 
         \pg.n3079_adj_3068[28] , \pg.n3079_adj_3068[29] , \pg.n50216 , 
         \pg.n2636 , \pg.n22131 , \pg.n2637 , \pg.n2695[24] , \pg.n2695[25] , 
         \pg.n50213 , \pg.n2638 , \pg.n22129 , \pg.n2639 , \pg.n2695[22] , 
         \pg.n2695[23] , \pg.n49928 , \pg.n115 , \pg.n2119[11] , \pg.n51053 , 
         \pg.n2927_adj_2301 , \pg.n21763 , \pg.n2928_adj_1842 , 
         \pg.n2983_adj_3090[21] , \pg.n2983_adj_3090[22] , \pg.n50744 , 
         \pg.n21538 , \pg.n2055_adj_2387 , \pg.n2119_adj_3102[30] , 
         \pg.n50474 , \pg.n21373 , \pg.n219_adj_2633 , \pg.n1159_adj_3109[30] , 
         \pg.n48317 , \pg.n21280 , \pg.n48992 , \pg.counter[8]_2 , \pg.n21209 , 
         \pg.counter[7]_2 , \pg.n362_adj_1340 , \pg.n361_adj_1465 , 
         \pg.n48989 , \pg.n21207 , \pg.n364_adj_1230 , \pg.n363_adj_1519 , 
         \pg.n48986 , \pg.n21205 , \pg.n366 , \pg.n365_adj_1137 , \pg.n48980 , 
         \pg.n21203 , \pg.n368 , \pg.n367 , \pg.n49697 , \pg.n21193 , 
         \pg.n21195 , \pg.n49682 , \pg.n21185 , \pg.n111 , \pg.n110 , 
         \pg.n21187 , \pg.n51050 , \pg.n2929_adj_1759 , \pg.n21761 , 
         \pg.n2930_adj_1787 , \pg.n2983_adj_3090[19] , \pg.n2983_adj_3090[20] , 
         \pg.n50741 , \pg.n2056_adj_2400 , \pg.n21536 , \pg.n2057_adj_2372 , 
         \pg.n2119_adj_3102[28] , \pg.n2119_adj_3102[29] , \pg.n50471 , 
         \pg.n220_adj_2658 , \pg.n21371 , \pg.n152[26] , 
         \pg.n1159_adj_3109[28] , \pg.n1159_adj_3109[29] , \pg.n48314 , 
         \pg.n21278 , \pg.n362 , \pg.n48977 , \pg.n369 , \pg.n49706 , 
         \pg.n21199 , \pg.n49694 , \pg.n21191 , \pg.n49025 , \pg.n21231 , 
         \pg.n457_adj_2711 , \pg.n456 , \pg.n49703 , \pg.n21197 , \pg.n49700 , 
         \pg.n49691 , \pg.n21189 , \pg.n107 , \pg.n49679 , \pg.n21183 , 
         \pg.n113 , \pg.n112 , \pg.n49673 , \pg.n21179 , \pg.n21181 , 
         \pg.n49667 , \pg.n21175 , \pg.n121 , \pg.n120 , \pg.n21177 , 
         \pg.n49655 , \pg.n21171 , \pg.n49670 , \pg.n119 , \pg.n49664 , 
         \pg.n21173 , \pg.n50738 , \pg.n2058_adj_2377 , \pg.n21534 , 
         \pg.n2059_adj_2385 , \pg.n2119_adj_3102[26] , \pg.n2119_adj_3102[27] , 
         \pg.n50468 , \pg.n152[25] , \pg.n21369 , \pg.n152[24] , 
         \pg.n1159_adj_3109[26] , \pg.n1159_adj_3109[27] , \pg.n48311 , 
         \pg.n21276 , \pg.n49022 , \pg.n21229 , \pg.n342_adj_2704 , 
         \pg.n341_adj_2707 , \pg.n49019 , \pg.n21227 , \pg.n344_adj_2710 , 
         \pg.n343_adj_2703 , \pg.n49685 , \pg.n109 , \pg.n108 , \pg.n49676 , 
         \pg.n114 , \pg.n50453 , \pg.n152[23] , \pg.n21367 , \pg.n152[22] , 
         \pg.n1159_adj_3109[24] , \pg.n1159_adj_3109[25] , \pg.n48308 , 
         \pg.n365 , \pg.n49016 , \pg.n21225 , \pg.n346_adj_2706 , 
         \pg.n345_adj_2708 , \pg.n49163 , \pg.n1773_adj_2283 , \pg.n22767 , 
         \pg.n1774_adj_2444 , \pg.n1831_adj_3097[23] , \pg.n1831_adj_3097[24] , 
         \pg.n49160 , \pg.n1775_adj_2490 , \pg.n22765 , \pg.n1776_adj_2534 , 
         \pg.n1831_adj_3097[21] , \pg.n1831_adj_3097[22] , \pg.n48776 , 
         \pg.n2638_adj_815 , \pg.n22547 , \pg.n2639_adj_777 , 
         \pg.n2695_adj_3071[22] , \pg.n2695_adj_3071[23] , \pg.n49157 , 
         \pg.n1777_adj_2701 , \pg.n22763 , \pg.n1778_adj_2769 , 
         \pg.n1831_adj_3097[19] , \pg.n1831_adj_3097[20] , \pg.n48773 , 
         \pg.n2640_adj_837 , \pg.n22545 , \pg.n2641_adj_795 , 
         \pg.n2695_adj_3071[20] , \pg.n2695_adj_3071[21] , \pg.n49154 , 
         \pg.n1779_adj_2026 , \pg.n22761 , \pg.n1780_adj_2032 , 
         \pg.n1831_adj_3097[17] , \pg.n1831_adj_3097[18] , \pg.n48770 , 
         \pg.n2642_adj_755 , \pg.n22543 , \pg.n2643_adj_780 , 
         \pg.n2695_adj_3071[18] , \pg.n2695_adj_3071[19] , \pg.n48677 , 
         \pg.n22461 , \pg.n2247_adj_1026 , \pg.n2311_adj_3076[30] , 
         \pg.n48485 , \pg.n1773_adj_1480 , \pg.n22359 , \pg.n1774_adj_1462 , 
         \pg.n1831_adj_3087[23] , \pg.n1831_adj_3087[24] , \pg.n50378 , 
         \pg.n3018_adj_631 , \pg.n22251 , \pg.n3019_adj_549 , 
         \pg.n3079_adj_3068[26] , \pg.n3079_adj_3068[27] , \pg.n50210 , 
         \pg.n2640 , \pg.n22127 , \pg.n2641 , \pg.n2695[20] , \pg.n2695[21] , 
         \pg.n49958 , \pg.n1959_adj_318 , \pg.n21968 , \pg.n1960_adj_315 , 
         \pg.n2023[29] , \pg.n2023[30] , \pg.n51047 , \pg.n2931_adj_1763 , 
         \pg.n21759 , \pg.n2932_adj_1809 , \pg.n2983_adj_3090[17] , 
         \pg.n2983_adj_3090[18] , \pg.n50702 , \pg.n2060_adj_2394 , 
         \pg.n21532 , \pg.n2061_adj_2404 , \pg.n2119_adj_3102[24] , 
         \pg.n2119_adj_3102[25] , \pg.n50699 , \pg.n2062_adj_2381 , 
         \pg.n21530 , \pg.n2063_adj_2398 , \pg.n2119_adj_3102[22] , 
         \pg.n2119_adj_3102[23] , \pg.n51044 , \pg.n2933_adj_1783 , 
         \pg.n21757 , \pg.n2934_adj_1789 , \pg.n2983_adj_3090[15] , 
         \pg.n2983_adj_3090[16] , \pg.n49955 , \pg.n1961_adj_316 , \pg.n21966 , 
         \pg.n1962_adj_313 , \pg.n2023[27] , \pg.n2023[28] , \pg.n50165 , 
         \pg.n2642 , \pg.n22125 , \pg.n2643 , \pg.n2695[18] , \pg.n2695[19] , 
         \pg.n48674 , \pg.n2248_adj_1006 , \pg.n22459 , \pg.n2249_adj_1032 , 
         \pg.n2311_adj_3076[28] , \pg.n2311_adj_3076[29] , \pg.n49151 , 
         \pg.n353_adj_2038 , \pg.n1831_adj_3097[16] , \pg.n48767 , 
         \pg.n2644_adj_762 , \pg.n22541 , \pg.n2645_adj_778 , 
         \pg.n2695_adj_3071[16] , \pg.n2695_adj_3071[17] , \pg.n48671 , 
         \pg.n2250_adj_1038 , \pg.n22457 , \pg.n2251_adj_1008 , 
         \pg.n2311_adj_3076[26] , \pg.n2311_adj_3076[27] , \pg.n48482 , 
         \pg.n1775_adj_1457 , \pg.n22357 , \pg.n1776_adj_1565 , 
         \pg.n1831_adj_3087[21] , \pg.n1831_adj_3087[22] , \pg.n50375 , 
         \pg.n3020_adj_655 , \pg.n22249 , \pg.n3021_adj_634 , 
         \pg.n3079_adj_3068[24] , \pg.n3079_adj_3068[25] , \pg.n50162 , 
         \pg.n2644 , \pg.n22123 , \pg.n2645 , \pg.n2695[16] , \pg.n2695[17] , 
         \pg.n49952 , \pg.n1963_adj_317 , \pg.n21964 , \pg.n1964_adj_312 , 
         \pg.n2023[25] , \pg.n2023[26] , \pg.n50159 , \pg.n2646 , \pg.n22121 , 
         \pg.n2647 , \pg.n2695[14] , \pg.n2695[15] , \pg.n48479 , 
         \pg.n1777_adj_1484 , \pg.n22355 , \pg.n1778_adj_1566 , 
         \pg.n1831_adj_3087[19] , \pg.n1831_adj_3087[20] , \pg.n48635 , 
         \pg.n2252_adj_996 , \pg.n22455 , \pg.n2253_adj_1012 , 
         \pg.n2311_adj_3076[24] , \pg.n2311_adj_3076[25] , \pg.n49175 , 
         \pg.n22758 , \pg.n1671_adj_2120 , \pg.n1735_adj_3096[30] , 
         \pg.n48764 , \pg.n2646_adj_782 , \pg.n22539 , \pg.n2647_adj_772 , 
         \pg.n2695_adj_3071[14] , \pg.n2695_adj_3071[15] , \pg.n48632 , 
         \pg.n2254_adj_1010 , \pg.n22453 , \pg.n2255_adj_1024 , 
         \pg.n2311_adj_3076[22] , \pg.n2311_adj_3076[23] , \pg.n48476 , 
         \pg.n1779_adj_1494 , \pg.n22353 , \pg.n1780_adj_1486 , 
         \pg.n1831_adj_3087[17] , \pg.n1831_adj_3087[18] , \pg.n50372 , 
         \pg.n3022_adj_555 , \pg.n22247 , \pg.n3023_adj_628 , 
         \pg.n3079_adj_3068[22] , \pg.n3079_adj_3068[23] , \pg.n50156 , 
         \pg.n2648 , \pg.n22119 , \pg.n2649 , \pg.n2695[12] , \pg.n2695[13] , 
         \pg.n49949 , \pg.n1965 , \pg.n21962 , \pg.n1966 , \pg.n2023[23] , 
         \pg.n2023[24] , \pg.n51041 , \pg.n2935_adj_1813 , \pg.n21755 , 
         \pg.n2936_adj_1811 , \pg.n2983_adj_3090[13] , \pg.n2983_adj_3090[14] , 
         \pg.n50696 , \pg.n2064_adj_2383 , \pg.n21528 , \pg.n2065_adj_2402 , 
         \pg.n2119_adj_3102[20] , \pg.n2119_adj_3102[21] , \pg.n50153 , 
         \pg.n2650 , \pg.n22117 , \pg.n2651 , \pg.n2695[10] , \pg.n2695[11] , 
         \pg.n50369 , \pg.n3024_adj_568 , \pg.n22245 , \pg.n3025_adj_590 , 
         \pg.n3079_adj_3068[20] , \pg.n3079_adj_3068[21] , \pg.n48761 , 
         \pg.n2648_adj_846 , \pg.n22537 , \pg.n2649_adj_838 , 
         \pg.n2695_adj_3071[12] , \pg.n2695_adj_3071[13] , \pg.n49172 , 
         \pg.n1672_adj_2110 , \pg.n22756 , \pg.n1673_adj_2163 , 
         \pg.n1735_adj_3096[28] , \pg.n1735_adj_3096[29] , \pg.n48758 , 
         \pg.n2650_adj_790 , \pg.n22535 , \pg.n2651_adj_911 , 
         \pg.n2695_adj_3071[10] , \pg.n2695_adj_3071[11] , \pg.n48629 , 
         \pg.n2256_adj_1003 , \pg.n22451 , \pg.n2257_adj_999 , 
         \pg.n2311_adj_3076[20] , \pg.n2311_adj_3076[21] , \pg.n48473 , 
         \pg.n1831_adj_3087[16] , \pg.n50366 , \pg.n3026_adj_625 , \pg.n22243 , 
         \pg.n3027_adj_544 , \pg.n3079_adj_3068[18] , \pg.n3079_adj_3068[19] , 
         \pg.n50150 , \pg.n2652 , \pg.n22115 , \pg.n2653 , \pg.n2695[8] , 
         \pg.n2695[9] , \pg.n51038 , \pg.n2937_adj_1781 , \pg.n21753 , 
         \pg.n2938_adj_1815 , \pg.n2983_adj_3090[11] , \pg.n2983_adj_3090[12] , 
         \pg.n50363 , \pg.n3028_adj_558 , \pg.n22241 , \pg.n3029_adj_601 , 
         \pg.n3079_adj_3068[16] , \pg.n3079_adj_3068[17] , \pg.n50147 , 
         \pg.n2654 , \pg.n22113 , \pg.n2655 , \pg.n2695[6] , \pg.n2695[7] , 
         \pg.n50693 , \pg.n2066_adj_2396 , \pg.n21526 , \pg.n2067_adj_2391 , 
         \pg.n2119_adj_3102[18] , \pg.n2119_adj_3102[19] , \pg.n49169 , 
         \pg.n1674_adj_2155 , \pg.n22754 , \pg.n1675_adj_2211 , 
         \pg.n1735_adj_3096[26] , \pg.n1735_adj_3096[27] , \pg.n48755 , 
         \pg.n2652_adj_910 , \pg.n22533 , \pg.n2653_adj_848 , 
         \pg.n2695_adj_3071[8] , \pg.n2695_adj_3071[9] , \pg.n49652 , 
         \pg.n23082 , \pg.n3132_adj_811 , \pg.n2115[9] , \pg.n48626 , 
         \pg.n2258_adj_1001 , \pg.n22449 , \pg.n2259_adj_1015 , 
         \pg.n2311_adj_3076[18] , \pg.n2311_adj_3076[19] , \pg.n49649 , 
         \pg.n3133_adj_695 , \pg.n23080 , \pg.n3134_adj_694 , \pg.n2115[7] , 
         \pg.n2115[8] , \pg.n48497 , \pg.n22350 , \pg.n1671_adj_1501 , 
         \pg.n1735_adj_3088[30] , \pg.n50360 , \pg.n3030_adj_587 , \pg.n22239 , 
         \pg.n3031_adj_652 , \pg.n3079_adj_3068[14] , \pg.n3079_adj_3068[15] , 
         \pg.n50144 , \pg.n2695[5] , \pg.n49646 , \pg.n3135_adj_690 , 
         \pg.n23078 , \pg.n3136_adj_689 , \pg.n2115[5] , \pg.n2115[6] , 
         \pg.n49946 , \pg.n1967 , \pg.n21960 , \pg.n1968 , \pg.n2023[21] , 
         \pg.n2023[22] , \pg.n49943 , \pg.n1969 , \pg.n21958 , \pg.n1970 , 
         \pg.n2023[19] , \pg.n2023[20] , \pg.n49643 , \pg.n3137_adj_685 , 
         \pg.n23076 , \pg.n3138_adj_684 , \pg.n2115[3] , \pg.n2115[4] , 
         \pg.n51035 , \pg.n2939_adj_1793 , \pg.n21751 , \pg.n2940_adj_1861 , 
         \pg.n2983_adj_3090[9] , \pg.n2983_adj_3090[10] , \pg.n50183 , 
         \pg.n2535 , \pg.n22109 , \pg.n2536 , \pg.n2599_adj_3065[29] , 
         \pg.n2599_adj_3065[30] , \pg.n49907 , \pg.n1971 , \pg.n21956 , 
         \pg.n1972 , \pg.n2023[17] , \pg.n2023[18] , \pg.n49904 , \pg.n1973 , 
         \pg.n21954 , \pg.n1974 , \pg.n2023[15] , \pg.n2023[16] , \pg.n48983 , 
         \pg.n2115[2] , \pg.n50357 , \pg.n3032_adj_579 , \pg.n22237 , 
         \pg.n3033_adj_622 , \pg.n3079_adj_3068[12] , \pg.n3079_adj_3068[13] , 
         \pg.n50180 , \pg.n2537 , \pg.n22107 , \pg.n2538 , 
         \pg.n2599_adj_3065[27] , \pg.n2599_adj_3065[28] , \pg.n49901 , 
         \pg.n1975 , \pg.n21952 , \pg.n1976 , \pg.n2023[13] , \pg.n2023[14] , 
         \pg.n49898 , \pg.n2023[12] , \pg.n49640 , \pg.n23073 , 
         \pg.n3015_adj_879 , \pg.n3079_adj_3072[30] , \pg.n50177 , \pg.n2539 , 
         \pg.n22105 , \pg.n2540 , \pg.n2599_adj_3065[25] , 
         \pg.n2599_adj_3065[26] , \pg.n49925 , \pg.n21949 , \pg.n1863 , 
         \pg.n1927[30] , \pg.n49922 , \pg.n1864 , \pg.n21947 , \pg.n1865 , 
         \pg.n1927[28] , \pg.n1927[29] , \pg.n48494 , \pg.n1672_adj_1497 , 
         \pg.n22348 , \pg.n1673_adj_1500 , \pg.n1735_adj_3088[28] , 
         \pg.n1735_adj_3088[29] , \pg.n49637 , \pg.n3016_adj_855 , \pg.n23071 , 
         \pg.n3017_adj_885 , \pg.n3079_adj_3072[28] , \pg.n3079_adj_3072[29] , 
         \pg.n50354 , \pg.n3034_adj_594 , \pg.n22235 , \pg.n3035_adj_552 , 
         \pg.n3079_adj_3068[10] , \pg.n3079_adj_3068[11] , \pg.n49631 , 
         \pg.n3018_adj_882 , \pg.n23069 , \pg.n3019_adj_820 , 
         \pg.n3079_adj_3072[26] , \pg.n3079_adj_3072[27] , \pg.n50174 , 
         \pg.n2541_adj_501 , \pg.n22103 , \pg.n2542_adj_499 , 
         \pg.n2599_adj_3065[23] , \pg.n2599_adj_3065[24] , \pg.n49919 , 
         \pg.n1866 , \pg.n21945 , \pg.n1867 , \pg.n1927[26] , \pg.n1927[27] , 
         \pg.n51032 , \pg.n2941_adj_1795 , \pg.n21749 , \pg.n2942_adj_1797 , 
         \pg.n2983_adj_3090[7] , \pg.n2983_adj_3090[8] , \pg.n50690 , 
         \pg.n2068_adj_2406 , \pg.n21524 , \pg.n2069_adj_2408 , 
         \pg.n2119_adj_3102[16] , \pg.n2119_adj_3102[17] , \pg.n49628 , 
         \pg.n3020_adj_892 , \pg.n23067 , \pg.n3021_adj_827 , 
         \pg.n3079_adj_3072[24] , \pg.n3079_adj_3072[25] , \pg.n51029 , 
         \pg.n2943_adj_1799 , \pg.n21747 , \pg.n2944_adj_1801 , 
         \pg.n2983_adj_3090[5] , \pg.n2983_adj_3090[6] , \pg.n50687 , 
         \pg.n2070_adj_2410 , \pg.n21522 , \pg.n2071_adj_2833 , 
         \pg.n2119_adj_3102[14] , \pg.n2119_adj_3102[15] , \pg.n49916 , 
         \pg.n1868 , \pg.n21943 , \pg.n1869 , \pg.n1927[24] , \pg.n1927[25] , 
         \pg.n51026 , \pg.n2945_adj_1805 , \pg.n21745 , \pg.n2946_adj_1803 , 
         \pg.n2983_adj_3090[3] , \pg.n2983_adj_3090[4] , \pg.n50684 , 
         \pg.n2072_adj_2829 , \pg.n21520 , \pg.n2073_adj_2831 , 
         \pg.n2119_adj_3102[12] , \pg.n2119_adj_3102[13] , \pg.n51023 , 
         \pg.n2983_adj_3090[2] , \pg.n49625 , \pg.n3022_adj_824 , \pg.n23065 , 
         \pg.n3023_adj_864 , \pg.n3079_adj_3072[22] , \pg.n3079_adj_3072[23] , 
         \pg.n50681 , \pg.n152[9] , \pg.n2119_adj_3102[11] , \pg.n50171 , 
         \pg.n2543_adj_493 , \pg.n22101 , \pg.n2544_adj_500 , 
         \pg.n2599_adj_3065[21] , \pg.n2599_adj_3065[22] , \pg.n49622 , 
         \pg.n3024_adj_870 , \pg.n23063 , \pg.n3025_adj_843 , 
         \pg.n3079_adj_3072[20] , \pg.n3079_adj_3072[21] , \pg.n49913 , 
         \pg.n1870 , \pg.n21941 , \pg.n1871 , \pg.n1927[22] , \pg.n1927[23] , 
         \pg.n49619 , \pg.n3026_adj_861 , \pg.n23061 , \pg.n3027_adj_796 , 
         \pg.n3079_adj_3072[18] , \pg.n3079_adj_3072[19] , \pg.n49616 , 
         \pg.n3028_adj_806 , \pg.n23059 , \pg.n3029_adj_852 , 
         \pg.n3079_adj_3072[16] , \pg.n3079_adj_3072[17] , \pg.n51068 , 
         \pg.n21742 , \pg.n2823_adj_1828 , \pg.n2887_adj_3091[30] , 
         \pg.n51065 , \pg.n2824_adj_1838 , \pg.n21740 , \pg.n2825_adj_1826 , 
         \pg.n2887_adj_3091[28] , \pg.n2887_adj_3091[29] , \pg.n49910 , 
         \pg.n1872 , \pg.n21939 , \pg.n1873 , \pg.n1927[20] , \pg.n1927[21] , 
         \pg.n49613 , \pg.n3030_adj_803 , \pg.n23057 , \pg.n3031_adj_840 , 
         \pg.n3079_adj_3072[14] , \pg.n3079_adj_3072[15] , \pg.n51062 , 
         \pg.n2826_adj_1830 , \pg.n21738 , \pg.n2827_adj_1824 , 
         \pg.n2887_adj_3091[26] , \pg.n2887_adj_3091[27] , \pg.n51014 , 
         \pg.n2828_adj_1847 , \pg.n21736 , \pg.n2829_adj_1853 , 
         \pg.n2887_adj_3091[24] , \pg.n2887_adj_3091[25] , \pg.n50351 , 
         \pg.n3036_adj_1730 , \pg.n22233 , \pg.n3037_adj_1610 , 
         \pg.n3079_adj_3068[8] , \pg.n3079_adj_3068[9] , \pg.n50168 , 
         \pg.n2545_adj_492 , \pg.n22099 , \pg.n2546_adj_503 , 
         \pg.n2599_adj_3065[19] , \pg.n2599_adj_3065[20] , \pg.n49877 , 
         \pg.n1874 , \pg.n21937 , \pg.n1875 , \pg.n1927[18] , \pg.n1927[19] , 
         \pg.n51011 , \pg.n2830_adj_1857 , \pg.n21734 , \pg.n2831_adj_1900 , 
         \pg.n2887_adj_3091[22] , \pg.n2887_adj_3091[23] , \pg.n49610 , 
         \pg.n3032_adj_867 , \pg.n23055 , \pg.n3033_adj_858 , 
         \pg.n3079_adj_3072[12] , \pg.n3079_adj_3072[13] , \pg.n50708 , 
         \pg.n1959_adj_2415 , \pg.n21516 , \pg.n1960_adj_2419 , 
         \pg.n2023_adj_3103[29] , \pg.n2023_adj_3103[30] , \pg.n49874 , 
         \pg.n1876 , \pg.n21935 , \pg.n1877 , \pg.n1927[16] , \pg.n1927[17] , 
         \pg.n51008 , \pg.n2832_adj_1840 , \pg.n21732 , \pg.n2833_adj_1820 , 
         \pg.n2887_adj_3091[20] , \pg.n2887_adj_3091[21] , \pg.n49607 , 
         \pg.n3034_adj_800 , \pg.n23053 , \pg.n3035_adj_817 , 
         \pg.n3079_adj_3072[10] , \pg.n3079_adj_3072[11] , \pg.n50705 , 
         \pg.n1961_adj_2412 , \pg.n21514 , \pg.n1962_adj_2433 , 
         \pg.n2023_adj_3103[27] , \pg.n2023_adj_3103[28] , \pg.n49604 , 
         \pg.n3036_adj_1582 , \pg.n23051 , \pg.n3037_adj_1077 , 
         \pg.n3079_adj_3072[8] , \pg.n3079_adj_3072[9] , \pg.n50123 , 
         \pg.n2547_adj_494 , \pg.n22097 , \pg.n2548_adj_506 , 
         \pg.n2599_adj_3065[17] , \pg.n2599_adj_3065[18] , \pg.n49601 , 
         \pg.n3038_adj_1081 , \pg.n23049 , \pg.n3039_adj_1067 , 
         \pg.n3079_adj_3072[6] , \pg.n3079_adj_3072[7] , \pg.n49871 , 
         \pg.n1878 , \pg.n21933 , \pg.n1879 , \pg.n1927[14] , \pg.n1927[15] , 
         \pg.n51005 , \pg.n2834_adj_1817 , \pg.n21730 , \pg.n2835_adj_1832 , 
         \pg.n2887_adj_3091[18] , \pg.n2887_adj_3091[19] , \pg.n49868 , 
         \pg.n1927[13] , \pg.n51002 , \pg.n2836_adj_1843 , \pg.n21728 , 
         \pg.n2837_adj_1822 , \pg.n2887_adj_3091[16] , \pg.n2887_adj_3091[17] , 
         \pg.n49598 , \pg.n3040_adj_1069 , \pg.n23047 , \pg.n3041_adj_1061 , 
         \pg.n3079_adj_3072[4] , \pg.n3079_adj_3072[5] , \pg.n48623 , 
         \pg.n2260_adj_1088 , \pg.n22447 , \pg.n2261_adj_1160 , 
         \pg.n2311_adj_3076[16] , \pg.n2311_adj_3076[17] , \pg.n48491 , 
         \pg.n1674_adj_1502 , \pg.n22346 , \pg.n1675_adj_1499 , 
         \pg.n1735_adj_3088[26] , \pg.n1735_adj_3088[27] , \pg.n49595 , 
         \pg.n3079_adj_3072[3] , \pg.n50348 , \pg.n3038_adj_1612 , \pg.n22231 , 
         \pg.n3039_adj_1606 , \pg.n3079_adj_3068[6] , \pg.n3079_adj_3068[7] , 
         \pg.n49658 , \pg.n125 , \pg.n50120 , \pg.n2549_adj_498 , \pg.n22095 , 
         \pg.n2550_adj_505 , \pg.n2599_adj_3065[15] , \pg.n2599_adj_3065[16] , 
         \pg.n49634 , \pg.n2919_adj_1114 , \pg.n23043 , \pg.n2920_adj_1083 , 
         \pg.n2983_adj_3080[29] , \pg.n2983_adj_3080[30] , \pg.n49895 , 
         \pg.n1767 , \pg.n21929 , \pg.n1768 , \pg.n1831[29] , \pg.n1831[30] , 
         \pg.n50999 , \pg.n2838_adj_1851 , \pg.n21726 , \pg.n2839_adj_1836 , 
         \pg.n2887_adj_3091[14] , \pg.n2887_adj_3091[15] , \pg.n49892 , 
         \pg.n1769 , \pg.n21927 , \pg.n1770 , \pg.n1831[27] , \pg.n1831[28] , 
         \pg.n49592 , \pg.n2921_adj_1098 , \pg.n23041 , \pg.n2922_adj_1094 , 
         \pg.n2983_adj_3080[27] , \pg.n2983_adj_3080[28] , \pg.n50996 , 
         \pg.n2840_adj_1855 , \pg.n21724 , \pg.n2841_adj_1834 , 
         \pg.n2887_adj_3091[12] , \pg.n2887_adj_3091[13] , \pg.n50669 , 
         \pg.n1963_adj_2427 , \pg.n21512 , \pg.n1964_adj_2425 , 
         \pg.n2023_adj_3103[25] , \pg.n2023_adj_3103[26] , \pg.n50993 , 
         \pg.n2842_adj_1849 , \pg.n21722 , \pg.n2843_adj_1845 , 
         \pg.n2887_adj_3091[10] , \pg.n2887_adj_3091[11] , \pg.n50117 , 
         \pg.n2551_adj_481 , \pg.n22093 , \pg.n2552_adj_483 , 
         \pg.n2599_adj_3065[13] , \pg.n2599_adj_3065[14] , \pg.n49580 , 
         \pg.n2923_adj_1106 , \pg.n23039 , \pg.n2924_adj_1108 , 
         \pg.n2983_adj_3080[25] , \pg.n2983_adj_3080[26] , \pg.n49889 , 
         \pg.n1771 , \pg.n21925 , \pg.n1772 , \pg.n1831[25] , \pg.n1831[26] , 
         \pg.n49577 , \pg.n2925_adj_1103 , \pg.n23037 , \pg.n2926_adj_1130 , 
         \pg.n2983_adj_3080[23] , \pg.n2983_adj_3080[24] , \pg.n50990 , 
         \pg.n2844_adj_1859 , \pg.n21720 , \pg.n2845_adj_1862 , 
         \pg.n2887_adj_3091[8] , \pg.n2887_adj_3091[9] , \pg.n49574 , 
         \pg.n2927_adj_1568 , \pg.n23035 , \pg.n2928_adj_1226 , 
         \pg.n2983_adj_3080[21] , \pg.n2983_adj_3080[22] , \pg.n49886 , 
         \pg.n1773 , \pg.n21923 , \pg.n1774 , \pg.n1831[23] , \pg.n1831[24] , 
         \pg.n50987 , \pg.n2846_adj_1864 , \pg.n21718 , \pg.n2847_adj_2277 , 
         \pg.n2887_adj_3091[6] , \pg.n2887_adj_3091[7] , \pg.n50666 , 
         \pg.n1965_adj_2417 , \pg.n21510 , \pg.n1966_adj_2429 , 
         \pg.n2023_adj_3103[23] , \pg.n2023_adj_3103[24] , \pg.n50663 , 
         \pg.n1967_adj_2421 , \pg.n21508 , \pg.n1968_adj_2423 , 
         \pg.n2023_adj_3103[21] , \pg.n2023_adj_3103[22] , \pg.n50984 , 
         \pg.n2848_adj_2274 , \pg.n21716 , \pg.n2849_adj_2272 , 
         \pg.n2887_adj_3091[4] , \pg.n2887_adj_3091[5] , \pg.n49571 , 
         \pg.n2929_adj_1086 , \pg.n23033 , \pg.n2930_adj_1116 , 
         \pg.n2983_adj_3080[19] , \pg.n2983_adj_3080[20] , \pg.n50345 , 
         \pg.n3040_adj_1608 , \pg.n22229 , \pg.n3041_adj_1603 , 
         \pg.n3079_adj_3068[4] , \pg.n3079_adj_3068[5] , \pg.n50114 , 
         \pg.n2553_adj_478 , \pg.n22091 , \pg.n2554_adj_482 , 
         \pg.n2599_adj_3065[11] , \pg.n2599_adj_3065[12] , \pg.n49883 , 
         \pg.n1775 , \pg.n21921 , \pg.n1776 , \pg.n1831[21] , \pg.n1831[22] , 
         \pg.n49568 , \pg.n2931_adj_1096 , \pg.n23031 , \pg.n2932_adj_1145 , 
         \pg.n2983_adj_3080[17] , \pg.n2983_adj_3080[18] , \pg.n50981 , 
         \pg.n152[1] , \pg.n2887_adj_3091[3] , \pg.n49565 , 
         \pg.n2933_adj_1112 , \pg.n23029 , \pg.n2934_adj_1119 , 
         \pg.n2983_adj_3080[15] , \pg.n2983_adj_3080[16] , \pg.n49880 , 
         \pg.n1777 , \pg.n21919 , \pg.n1778 , \pg.n1831[19] , \pg.n1831[20] , 
         \pg.n51020 , \pg.n2727_adj_1884 , \pg.n21712 , \pg.n2728_adj_1888 , 
         \pg.n2791_adj_3092[29] , \pg.n2791_adj_3092[30] , \pg.n49562 , 
         \pg.n2935_adj_1149 , \pg.n23027 , \pg.n2936_adj_1147 , 
         \pg.n2983_adj_3080[13] , \pg.n2983_adj_3080[14] , \pg.n50660 , 
         \pg.n1969_adj_2435 , \pg.n21506 , \pg.n1970_adj_2431 , 
         \pg.n2023_adj_3103[19] , \pg.n2023_adj_3103[20] , \pg.n51017 , 
         \pg.n2729_adj_1907 , \pg.n21710 , \pg.n2730_adj_1905 , 
         \pg.n2791_adj_3092[27] , \pg.n2791_adj_3092[28] , \pg.n50111 , 
         \pg.n2555_adj_479 , \pg.n22089 , \pg.n2556_adj_477 , 
         \pg.n2599_adj_3065[9] , \pg.n2599_adj_3065[10] , \pg.n49847 , 
         \pg.n1779 , \pg.n21917 , \pg.n1780 , \pg.n1831[17] , \pg.n1831[18] , 
         \pg.n50969 , \pg.n2731_adj_1909 , \pg.n21708 , \pg.n2732_adj_1913 , 
         \pg.n2791_adj_3092[25] , \pg.n2791_adj_3092[26] , \pg.n49844 , 
         \pg.n1781 , \pg.n21915 , \pg.n1782 , \pg.n1831[15] , \pg.n1831[16] , 
         \pg.n50966 , \pg.n2733_adj_1894 , \pg.n21706 , \pg.n2734_adj_1911 , 
         \pg.n2791_adj_3092[23] , \pg.n2791_adj_3092[24] , \pg.n49559 , 
         \pg.n2937_adj_1110 , \pg.n23025 , \pg.n2938_adj_1151 , 
         \pg.n2983_adj_3080[11] , \pg.n2983_adj_3080[12] , \pg.n50657 , 
         \pg.n1971_adj_2437 , \pg.n21504 , \pg.n1972_adj_2439 , 
         \pg.n2023_adj_3103[17] , \pg.n2023_adj_3103[18] , \pg.n50654 , 
         \pg.n1973_adj_2441 , \pg.n21502 , \pg.n1974_adj_2820 , 
         \pg.n2023_adj_3103[15] , \pg.n2023_adj_3103[16] , \pg.n49556 , 
         \pg.n2939_adj_1121 , \pg.n23023 , \pg.n2940_adj_1234 , 
         \pg.n2983_adj_3080[9] , \pg.n2983_adj_3080[10] , \pg.n49553 , 
         \pg.n2941_adj_1139 , \pg.n23021 , \pg.n2942_adj_1141 , 
         \pg.n2983_adj_3080[7] , \pg.n2983_adj_3080[8] , \pg.n50963 , 
         \pg.n2735_adj_1898 , \pg.n21704 , \pg.n2736_adj_1866 , 
         \pg.n2791_adj_3092[21] , \pg.n2791_adj_3092[22] , \pg.n48464 , 
         \pg.n1676_adj_1498 , \pg.n22344 , \pg.n1677_adj_1495 , 
         \pg.n1735_adj_3088[24] , \pg.n1735_adj_3088[25] , \pg.n50342 , 
         \pg.n3042 , \pg.n22227 , \pg.n3043 , \pg.n3079_adj_3068[2] , 
         \pg.n3079_adj_3068[3] , \pg.n50108 , \pg.n2557 , \pg.n22087 , 
         \pg.n2558 , \pg.n2599_adj_3065[7] , \pg.n2599_adj_3065[8] , 
         \pg.n49550 , \pg.n2943_adj_1143 , \pg.n23019 , \pg.n2944_adj_1135 , 
         \pg.n2983_adj_3080[5] , \pg.n2983_adj_3080[6] , \pg.n49841 , 
         \pg.n1831[14] , \pg.n50960 , \pg.n2737_adj_1886 , \pg.n21702 , 
         \pg.n2738_adj_1915 , \pg.n2791_adj_3092[19] , \pg.n2791_adj_3092[20] , 
         \pg.n49865 , \pg.n21912 , \pg.n1671 , \pg.n1735[30] , \pg.n50957 , 
         \pg.n2739_adj_1873 , \pg.n21700 , \pg.n2740_adj_1869 , 
         \pg.n2791_adj_3092[17] , \pg.n2791_adj_3092[18] , \pg.n49547 , 
         \pg.n2983_adj_3080[4] , \pg.n50651 , \pg.n1975_adj_2483 , \pg.n21500 , 
         \pg.n1976_adj_2479 , \pg.n2023_adj_3103[13] , \pg.n2023_adj_3103[14] , 
         \pg.n49589 , \pg.n23016 , \pg.n2823_adj_1188 , 
         \pg.n2887_adj_3081[30] , \pg.n50954 , \pg.n2741_adj_1890 , 
         \pg.n21698 , \pg.n2742_adj_1875 , \pg.n2791_adj_3092[15] , 
         \pg.n2791_adj_3092[16] , \pg.n50105 , \pg.n2599_adj_3065[6] , 
         \pg.n49862 , \pg.n1672 , \pg.n21910 , \pg.n1673 , \pg.n1735[28] , 
         \pg.n1735[29] , \pg.n50951 , \pg.n2743_adj_1892 , \pg.n21696 , 
         \pg.n2744_adj_1896 , \pg.n2791_adj_3092[13] , \pg.n2791_adj_3092[14] , 
         \pg.n49586 , \pg.n2824_adj_1199 , \pg.n23014 , \pg.n2825_adj_1180 , 
         \pg.n2887_adj_3081[28] , \pg.n2887_adj_3081[29] , \pg.n49859 , 
         \pg.n1674 , \pg.n21908 , \pg.n1675 , \pg.n1735[26] , \pg.n1735[27] , 
         \pg.n49583 , \pg.n2826_adj_1191 , \pg.n23012 , \pg.n2827_adj_1166 , 
         \pg.n2887_adj_3081[26] , \pg.n2887_adj_3081[27] , \pg.n50948 , 
         \pg.n2745_adj_1919 , \pg.n21694 , \pg.n2746_adj_1917 , 
         \pg.n2791_adj_3092[11] , \pg.n2791_adj_3092[12] , \pg.n50648 , 
         \pg.n152[10] , \pg.n2023_adj_3103[12] , \pg.n50450 , \pg.n152[21] , 
         \pg.n21365 , \pg.n152[20] , \pg.n1159_adj_3109[22] , 
         \pg.n1159_adj_3109[23] , \pg.n49538 , \pg.n2828_adj_1201 , 
         \pg.n23010 , \pg.n2829_adj_1217 , \pg.n2887_adj_3081[24] , 
         \pg.n2887_adj_3081[25] , \pg.n49535 , \pg.n2830_adj_1222 , 
         \pg.n23008 , \pg.n2831_adj_1262 , \pg.n2887_adj_3081[22] , 
         \pg.n2887_adj_3081[23] , \pg.n50444 , \pg.n21272 , \pg.n50441 , 
         \pg.n21270 , \pg.n50447 , \pg.n152[19] , \pg.n1159_adj_3109[21] , 
         \pg.n50438 , \pg.n21268 , \pg.n50678 , \pg.n21497 , 
         \pg.n1863_adj_2446 , \pg.n1927_adj_3104[30] , \pg.n49532 , 
         \pg.n2832_adj_1224 , \pg.n23006 , \pg.n2833_adj_1156 , 
         \pg.n2887_adj_3081[20] , \pg.n2887_adj_3081[21] , \pg.n50945 , 
         \pg.n2747_adj_1938 , \pg.n21692 , \pg.n2748_adj_1936 , 
         \pg.n2791_adj_3092[9] , \pg.n2791_adj_3092[10] , \pg.n49661 , 
         \pg.n3079_adj_3068[1] , \pg.n50141 , \pg.n22084 , \pg.n2439_adj_460 , 
         \pg.n2503_adj_3064[30] , \pg.n49529 , \pg.n2834_adj_1153 , 
         \pg.n23004 , \pg.n2835_adj_1193 , \pg.n2887_adj_3081[18] , 
         \pg.n2887_adj_3081[19] , \pg.n49856 , \pg.n1676 , \pg.n21906 , 
         \pg.n1677 , \pg.n1735[24] , \pg.n1735[25] , \pg.n50942 , 
         \pg.n2749_adj_1940 , \pg.n21690 , \pg.n2750_adj_1934 , 
         \pg.n2791_adj_3092[7] , \pg.n2791_adj_3092[8] , \pg.n49853 , 
         \pg.n1678 , \pg.n21904 , \pg.n1679 , \pg.n1735[22] , \pg.n1735[23] , 
         \pg.n49526 , \pg.n2836_adj_1228 , \pg.n23002 , \pg.n2837_adj_1163 , 
         \pg.n2887_adj_3081[16] , \pg.n2887_adj_3081[17] , \pg.n50939 , 
         \pg.n2751_adj_2248 , \pg.n21688 , \pg.n2752_adj_2250 , 
         \pg.n2791_adj_3092[5] , \pg.n2791_adj_3092[6] , \pg.n50675 , 
         \pg.n1864_adj_2470 , \pg.n21495 , \pg.n1865_adj_2468 , 
         \pg.n1927_adj_3104[28] , \pg.n1927_adj_3104[29] , \pg.n50936 , 
         \pg.n152[2] , \pg.n2791_adj_3092[4] , \pg.n49523 , 
         \pg.n2838_adj_1215 , \pg.n23000 , \pg.n2839_adj_1197 , 
         \pg.n2887_adj_3081[14] , \pg.n2887_adj_3081[15] , \pg.n49520 , 
         \pg.n2840_adj_1219 , \pg.n22998 , \pg.n2841_adj_1195 , 
         \pg.n2887_adj_3081[12] , \pg.n2887_adj_3081[13] , \pg.n50138 , 
         \pg.n2440_adj_458 , \pg.n22082 , \pg.n2441_adj_450 , 
         \pg.n2503_adj_3064[28] , \pg.n2503_adj_3064[29] , \pg.n49850 , 
         \pg.n1680 , \pg.n21902 , \pg.n1681 , \pg.n1735[20] , \pg.n1735[21] , 
         \pg.n50978 , \pg.n21685 , \pg.n2631_adj_1967 , 
         \pg.n2695_adj_3093[30] , \pg.n49820 , \pg.n1682 , \pg.n21900 , 
         \pg.n1683 , \pg.n1735[18] , \pg.n1735[19] , \pg.n49517 , 
         \pg.n2842_adj_1211 , \pg.n22996 , \pg.n2843_adj_1209 , 
         \pg.n2887_adj_3081[10] , \pg.n2887_adj_3081[11] , \pg.n49514 , 
         \pg.n2844_adj_1232 , \pg.n22994 , \pg.n2845_adj_1530 , 
         \pg.n2887_adj_3081[8] , \pg.n2887_adj_3081[9] , \pg.n50975 , 
         \pg.n2632_adj_1973 , \pg.n21683 , \pg.n2633_adj_1945 , 
         \pg.n2695_adj_3093[28] , \pg.n2695_adj_3093[29] , \pg.n50672 , 
         \pg.n1866_adj_2474 , \pg.n21493 , \pg.n1867_adj_2456 , 
         \pg.n1927_adj_3104[26] , \pg.n1927_adj_3104[27] , \pg.n49511 , 
         \pg.n2846_adj_1282 , \pg.n22992 , \pg.n2847_adj_1213 , 
         \pg.n2887_adj_3081[6] , \pg.n2887_adj_3081[7] , \pg.n50435 , 
         \pg.n21266 , \pg.n50639 , \pg.n1868_adj_2476 , \pg.n21491 , 
         \pg.n1869_adj_2462 , \pg.n1927_adj_3104[24] , \pg.n1927_adj_3104[25] , 
         \pg.n50972 , \pg.n2634_adj_1949 , \pg.n21681 , \pg.n2635_adj_1959 , 
         \pg.n2695_adj_3093[26] , \pg.n2695_adj_3093[27] , \pg.n49508 , 
         \pg.n2887_adj_3081[5] , \pg.n48752 , \pg.n2695_adj_3071[7] , 
         \pg.n48620 , \pg.n2262_adj_1020 , \pg.n22445 , \pg.n2263_adj_1158 , 
         \pg.n2311_adj_3076[14] , \pg.n2311_adj_3076[15] , \pg.n49544 , 
         \pg.n2727_adj_1241 , \pg.n22988 , \pg.n2728_adj_1245 , 
         \pg.n2791_adj_3082[29] , \pg.n2791_adj_3082[30] , \pg.n48461 , 
         \pg.n1678_adj_1490 , \pg.n22342 , \pg.n1679_adj_1487 , 
         \pg.n1735_adj_3088[22] , \pg.n1735_adj_3088[23] , \pg.n49541 , 
         \pg.n2729_adj_1267 , \pg.n22986 , \pg.n2730_adj_1265 , 
         \pg.n2791_adj_3082[27] , \pg.n2791_adj_3082[28] , \pg.n50333 , 
         \pg.n2919_adj_1653 , \pg.n22223 , \pg.n2920_adj_1631 , \pg.n2983[29] , 
         \pg.n2983[30] , \pg.n50135 , \pg.n2442_adj_452 , \pg.n22080 , 
         \pg.n2443_adj_459 , \pg.n2503_adj_3064[26] , \pg.n2503_adj_3064[27] , 
         \pg.n49817 , \pg.n1684 , \pg.n21898 , \pg.n1685 , \pg.n1735[16] , 
         \pg.n1735[17] , \pg.n49496 , \pg.n2731_adj_1269 , \pg.n22984 , 
         \pg.n2732_adj_1275 , \pg.n2791_adj_3082[25] , \pg.n2791_adj_3082[26] , 
         \pg.n50927 , \pg.n2636_adj_1977 , \pg.n21679 , \pg.n2637_adj_1963 , 
         \pg.n2695_adj_3093[24] , \pg.n2695_adj_3093[25] , \pg.n49493 , 
         \pg.n2733_adj_1257 , \pg.n22982 , \pg.n2734_adj_1271 , 
         \pg.n2791_adj_3082[23] , \pg.n2791_adj_3082[24] , \pg.n50636 , 
         \pg.n1870_adj_2458 , \pg.n21489 , \pg.n1871_adj_2449 , 
         \pg.n1927_adj_3104[22] , \pg.n1927_adj_3104[23] , \pg.n49490 , 
         \pg.n2735_adj_1260 , \pg.n22980 , \pg.n2736_adj_1235 , 
         \pg.n2791_adj_3082[21] , \pg.n2791_adj_3082[22] , \pg.n49487 , 
         \pg.n2737_adj_1243 , \pg.n22978 , \pg.n2738_adj_1277 , 
         \pg.n2791_adj_3082[19] , \pg.n2791_adj_3082[20] , \pg.n49814 , 
         \pg.n1735[15] , \pg.n50924 , \pg.n2638_adj_1961 , \pg.n21677 , 
         \pg.n2639_adj_1951 , \pg.n2695_adj_3093[22] , \pg.n2695_adj_3093[23] , 
         \pg.n49484 , \pg.n2739_adj_1239 , \pg.n22976 , \pg.n2740_adj_1238 , 
         \pg.n2791_adj_3082[17] , \pg.n2791_adj_3082[18] , \pg.n50633 , 
         \pg.n1872_adj_2472 , \pg.n21487 , \pg.n1873_adj_2519 , 
         \pg.n1927_adj_3104[20] , \pg.n1927_adj_3104[21] , \pg.n50132 , 
         \pg.n2444_adj_457 , \pg.n22078 , \pg.n2445_adj_448 , 
         \pg.n2503_adj_3064[24] , \pg.n2503_adj_3064[25] , \pg.n49481 , 
         \pg.n2741_adj_1250 , \pg.n22974 , \pg.n2742_adj_1240 , 
         \pg.n2791_adj_3082[15] , \pg.n2791_adj_3082[16] , \pg.n49838 , 
         \pg.n1575 , \pg.n21894 , \pg.n1576 , \pg.n1639[29] , \pg.n1639[30] , 
         \pg.n50921 , \pg.n2640_adj_1979 , \pg.n21675 , \pg.n2641_adj_1965 , 
         \pg.n2695_adj_3093[20] , \pg.n2695_adj_3093[21] , \pg.n50630 , 
         \pg.n1874_adj_2808 , \pg.n21485 , \pg.n1875_adj_2522 , 
         \pg.n1927_adj_3104[18] , \pg.n1927_adj_3104[19] , \pg.n49478 , 
         \pg.n2743_adj_1255 , \pg.n22972 , \pg.n2744_adj_1259 , 
         \pg.n2791_adj_3082[13] , \pg.n2791_adj_3082[14] , \pg.n49835 , 
         \pg.n1577 , \pg.n21892 , \pg.n1578 , \pg.n1639[27] , \pg.n1639[28] , 
         \pg.n49475 , \pg.n2745_adj_1280 , \pg.n22970 , \pg.n2746_adj_1279 , 
         \pg.n2791_adj_3082[11] , \pg.n2791_adj_3082[12] , \pg.n50918 , 
         \pg.n2642_adj_1942 , \pg.n21673 , \pg.n2643_adj_1955 , 
         \pg.n2695_adj_3093[18] , \pg.n2695_adj_3093[19] , \pg.n49472 , 
         \pg.n2747_adj_1514 , \pg.n22968 , \pg.n2748_adj_1516 , 
         \pg.n2791_adj_3082[9] , \pg.n2791_adj_3082[10] , \pg.n50627 , 
         \pg.n1876_adj_2527 , \pg.n21483 , \pg.n1877_adj_2532 , 
         \pg.n1927_adj_3104[16] , \pg.n1927_adj_3104[17] , \pg.n49469 , 
         \pg.n2749_adj_1339 , \pg.n22966 , \pg.n2750_adj_1281 , 
         \pg.n2791_adj_3082[7] , \pg.n2791_adj_3082[8] , \pg.n50330 , 
         \pg.n2921_adj_1640 , \pg.n22221 , \pg.n2922_adj_1636 , \pg.n2983[27] , 
         \pg.n2983[28] , \pg.n50129 , \pg.n2446_adj_455 , \pg.n22076 , 
         \pg.n2447_adj_449 , \pg.n2503_adj_3064[22] , \pg.n2503_adj_3064[23] , 
         \pg.n49832 , \pg.n1579 , \pg.n21890 , \pg.n1580 , \pg.n1639[25] , 
         \pg.n1639[26] , \pg.n49466 , \pg.n2791_adj_3082[6] , \pg.n49829 , 
         \pg.n1581 , \pg.n21888 , \pg.n1582 , \pg.n1639[23] , \pg.n1639[24] , 
         \pg.n50126 , \pg.n2448_adj_447 , \pg.n22074 , \pg.n2449_adj_463 , 
         \pg.n2503_adj_3064[20] , \pg.n2503_adj_3064[21] , \pg.n49505 , 
         \pg.n22963 , \pg.n2631_adj_1316 , \pg.n2695_adj_3083[30] , 
         \pg.n49826 , \pg.n1583 , \pg.n21886 , \pg.n1584 , \pg.n1639[21] , 
         \pg.n1639[22] , \pg.n49823 , \pg.n1585_adj_267 , \pg.n21884 , 
         \pg.n1586_adj_266 , \pg.n1639[19] , \pg.n1639[20] , \pg.n49502 , 
         \pg.n2632_adj_1327 , \pg.n22961 , \pg.n2633_adj_1286 , 
         \pg.n2695_adj_3083[28] , \pg.n2695_adj_3083[29] , \pg.n48458 , 
         \pg.n1680_adj_1555 , \pg.n22340 , \pg.n1681_adj_1522 , 
         \pg.n1735_adj_3088[20] , \pg.n1735_adj_3088[21] , \pg.n50327 , 
         \pg.n2923_adj_1644 , \pg.n22219 , \pg.n2924_adj_1647 , \pg.n2983[25] , 
         \pg.n2983[26] , \pg.n50084 , \pg.n2450_adj_465 , \pg.n22072 , 
         \pg.n2451_adj_453 , \pg.n2503_adj_3064[18] , \pg.n2503_adj_3064[19] , 
         \pg.n49499 , \pg.n2634_adj_1290 , \pg.n22959 , \pg.n2635_adj_1304 , 
         \pg.n2695_adj_3083[26] , \pg.n2695_adj_3083[27] , \pg.n49793 , 
         \pg.n1587 , \pg.n21882 , \pg.n1588 , \pg.n1639[17] , \pg.n1639[18] , 
         \pg.n49457 , \pg.n2636_adj_1324 , \pg.n22957 , \pg.n2637_adj_1312 , 
         \pg.n2695_adj_3083[24] , \pg.n2695_adj_3083[25] , \pg.n50915 , 
         \pg.n2644_adj_1947 , \pg.n21671 , \pg.n2645_adj_1953 , 
         \pg.n2695_adj_3093[16] , \pg.n2695_adj_3093[17] , \pg.n50624 , 
         \pg.n1878_adj_2805 , \pg.n21481 , \pg.n1879_adj_2482 , 
         \pg.n1927_adj_3104[14] , \pg.n1927_adj_3104[15] , \pg.n49454 , 
         \pg.n2638_adj_1310 , \pg.n22955 , \pg.n2639_adj_1292 , 
         \pg.n2695_adj_3083[22] , \pg.n2695_adj_3083[23] , \pg.n50912 , 
         \pg.n2646_adj_1957 , \pg.n21669 , \pg.n2647_adj_1969 , 
         \pg.n2695_adj_3093[14] , \pg.n2695_adj_3093[15] , \pg.n50621 , 
         \pg.n152[11] , \pg.n1927_adj_3104[13] , \pg.n49790 , \pg.n1639[16] , 
         \pg.n50909 , \pg.n2648_adj_1975 , \pg.n21667 , \pg.n2649_adj_1971 , 
         \pg.n2695_adj_3093[12] , \pg.n2695_adj_3093[13] , \pg.n50645 , 
         \pg.n1767_adj_2507 , \pg.n21477 , \pg.n1768_adj_2503 , 
         \pg.n1831_adj_3106[29] , \pg.n1831_adj_3106[30] , \pg.n49451 , 
         \pg.n2640_adj_1329 , \pg.n22953 , \pg.n2641_adj_1314 , 
         \pg.n2695_adj_3083[20] , \pg.n2695_adj_3083[21] , \pg.n50906 , 
         \pg.n2650_adj_1981 , \pg.n21665 , \pg.n2651_adj_1983 , 
         \pg.n2695_adj_3093[10] , \pg.n2695_adj_3093[11] , \pg.n50642 , 
         \pg.n1769_adj_2484 , \pg.n21475 , \pg.n1770_adj_2509 , 
         \pg.n1831_adj_3106[27] , \pg.n1831_adj_3106[28] , \pg.n49448 , 
         \pg.n2642_adj_1283 , \pg.n22951 , \pg.n2643_adj_1300 , 
         \pg.n2695_adj_3083[18] , \pg.n2695_adj_3083[19] , \pg.n49445 , 
         \pg.n2644_adj_1288 , \pg.n22949 , \pg.n2645_adj_1294 , 
         \pg.n2695_adj_3083[16] , \pg.n2695_adj_3083[17] , \pg.n49442 , 
         \pg.n2646_adj_1302 , \pg.n22947 , \pg.n2647_adj_1322 , 
         \pg.n2695_adj_3083[14] , \pg.n2695_adj_3083[15] , \pg.n49439 , 
         \pg.n2648_adj_1335 , \pg.n22945 , \pg.n2649_adj_1331 , 
         \pg.n2695_adj_3083[12] , \pg.n2695_adj_3083[13] , \pg.n49436 , 
         \pg.n2650_adj_1342 , \pg.n22943 , \pg.n2651_adj_1474 , 
         \pg.n2695_adj_3083[10] , \pg.n2695_adj_3083[11] , \pg.n50081 , 
         \pg.n2452_adj_454 , \pg.n22070 , \pg.n2453_adj_464 , 
         \pg.n2503_adj_3064[16] , \pg.n2503_adj_3064[17] , \pg.n49811 , 
         \pg.n21879 , \pg.n1479_adj_259 , \pg.n1543[30] , \pg.n50903 , 
         \pg.n2652_adj_1985 , \pg.n21663 , \pg.n2653_adj_2236 , 
         \pg.n2695_adj_3093[8] , \pg.n2695_adj_3093[9] , \pg.n50609 , 
         \pg.n1771_adj_2487 , \pg.n21473 , \pg.n1772_adj_2497 , 
         \pg.n1831_adj_3106[25] , \pg.n1831_adj_3106[26] , \pg.n49433 , 
         \pg.n2652_adj_1411 , \pg.n22941 , \pg.n2653_adj_1337 , 
         \pg.n2695_adj_3083[8] , \pg.n2695_adj_3083[9] , \pg.n49430 , 
         \pg.n2695_adj_3083[7] , \pg.n50606 , \pg.n1773_adj_2515 , \pg.n21471 , 
         \pg.n1774_adj_2511 , \pg.n1831_adj_3106[23] , \pg.n1831_adj_3106[24] , 
         \pg.n49463 , \pg.n2535_adj_1344 , \pg.n22937 , \pg.n2536_adj_1349 , 
         \pg.n2599_adj_3084[29] , \pg.n2599_adj_3084[30] , \pg.n50900 , 
         \pg.n2654_adj_2232 , \pg.n21661 , \pg.n2655_adj_2234 , 
         \pg.n2695_adj_3093[6] , \pg.n2695_adj_3093[7] , \pg.n50603 , 
         \pg.n1775_adj_2513 , \pg.n21469 , \pg.n1776_adj_2523 , 
         \pg.n1831_adj_3106[21] , \pg.n1831_adj_3106[22] , \pg.n49460 , 
         \pg.n2537_adj_1361 , \pg.n22935 , \pg.n2538_adj_1347 , 
         \pg.n2599_adj_3084[27] , \pg.n2599_adj_3084[28] , \pg.n50600 , 
         \pg.n1777_adj_2517 , \pg.n21467 , \pg.n1778_adj_2553 , 
         \pg.n1831_adj_3106[19] , \pg.n1831_adj_3106[20] , \pg.n49418 , 
         \pg.n2539_adj_1365 , \pg.n22933 , \pg.n2540_adj_1367 , 
         \pg.n2599_adj_3084[25] , \pg.n2599_adj_3084[26] , \pg.n49415 , 
         \pg.n2541_adj_1380 , \pg.n22931 , \pg.n2542_adj_1355 , 
         \pg.n2599_adj_3084[23] , \pg.n2599_adj_3084[24] , \pg.n49808 , 
         \pg.n1480_adj_257 , \pg.n21877 , \pg.n1481_adj_258 , \pg.n1543[28] , 
         \pg.n1543[29] , \pg.n50897 , \pg.n152[3] , \pg.n2695_adj_3093[5] , 
         \pg.n49412 , \pg.n2543_adj_1371 , \pg.n22929 , \pg.n2544_adj_1369 , 
         \pg.n2599_adj_3084[21] , \pg.n2599_adj_3084[22] , \pg.n50597 , 
         \pg.n1779_adj_2520 , \pg.n21465 , \pg.n1780_adj_2525 , 
         \pg.n1831_adj_3106[17] , \pg.n1831_adj_3106[18] , \pg.n49409 , 
         \pg.n2545_adj_1384 , \pg.n22927 , \pg.n2546_adj_1373 , 
         \pg.n2599_adj_3084[19] , \pg.n2599_adj_3084[20] , \pg.n49406 , 
         \pg.n2547_adj_1359 , \pg.n22925 , \pg.n2548_adj_1363 , 
         \pg.n2599_adj_3084[17] , \pg.n2599_adj_3084[18] , \pg.n49403 , 
         \pg.n2549_adj_1382 , \pg.n22923 , \pg.n2550_adj_1401 , 
         \pg.n2599_adj_3084[15] , \pg.n2599_adj_3084[16] , \pg.n49400 , 
         \pg.n2551_adj_1399 , \pg.n22921 , \pg.n2552_adj_1407 , 
         \pg.n2599_adj_3084[13] , \pg.n2599_adj_3084[14] , \pg.n50594 , 
         \pg.n1781_adj_2530 , \pg.n21463 , \pg.n1782_adj_2800 , 
         \pg.n1831_adj_3106[15] , \pg.n1831_adj_3106[16] , \pg.n49397 , 
         \pg.n2553_adj_1460 , \pg.n22919 , \pg.n2554_adj_1461 , 
         \pg.n2599_adj_3084[11] , \pg.n2599_adj_3084[12] , \pg.n49394 , 
         \pg.n2555_adj_1439 , \pg.n22917 , \pg.n2556_adj_1409 , 
         \pg.n2599_adj_3084[9] , \pg.n2599_adj_3084[10] , \pg.n50933 , 
         \pg.n2535_adj_1996 , \pg.n21657 , \pg.n2536_adj_2000 , 
         \pg.n2599_adj_3094[29] , \pg.n2599_adj_3094[30] , \pg.n49391 , 
         \pg.n2599_adj_3084[8] , \pg.n49427 , \pg.n22914 , \pg.n2439_adj_1419 , 
         \pg.n2503[30] , \pg.n50591 , \pg.n152[12] , \pg.n1831_adj_3106[14] , 
         \pg.n49424 , \pg.n2440_adj_1412 , \pg.n22912 , \pg.n2441_adj_1417 , 
         \pg.n2503[28] , \pg.n2503[29] , \pg.n49421 , \pg.n2442_adj_1421 , 
         \pg.n22910 , \pg.n2443_adj_1431 , \pg.n2503[26] , \pg.n2503[27] , 
         \pg.n50432 , \pg.n21264 , \pg.n49382 , \pg.n2444_adj_1415 , 
         \pg.n22908 , \pg.n2445_adj_1423 , \pg.n2503[24] , \pg.n2503[25] , 
         \pg.n49379 , \pg.n2446_adj_1427 , \pg.n22906 , \pg.n2447_adj_1429 , 
         \pg.n2503[22] , \pg.n2503[23] , \pg.n49376 , \pg.n2448_adj_1425 , 
         \pg.n2449_adj_1433 , \pg.n2503[20] , \pg.n2503[21] , \pg.n49265 , 
         \pg.n2165_adj_2006 , \pg.n2166_adj_2008 , \pg.n2215_adj_3048[15] , 
         \pg.n2215_adj_3048[16] , \pg.n49142 , \pg.n1676_adj_2183 , 
         \pg.n22752 , \pg.n1677_adj_2280 , \pg.n1735_adj_3096[24] , 
         \pg.n1735_adj_3096[25] , \pg.n49139 , \pg.n1678_adj_2390 , 
         \pg.n22750 , \pg.n1679_adj_2481 , \pg.n1735_adj_3096[22] , 
         \pg.n1735_adj_3096[23] , \pg.n50618 , \pg.n21460 , 
         \pg.n1671_adj_2558 , \pg.n1735_adj_3107[30] , \pg.n49136 , 
         \pg.n1680_adj_2529 , \pg.n22748 , \pg.n1681_adj_2696 , 
         \pg.n1735_adj_3096[20] , \pg.n1735_adj_3096[21] , \pg.n50324 , 
         \pg.n2925_adj_1642 , \pg.n22217 , \pg.n2926_adj_1660 , \pg.n2983[23] , 
         \pg.n2983[24] , \pg.n50078 , \pg.n2454_adj_443 , \pg.n22068 , 
         \pg.n2455_adj_445 , \pg.n2503_adj_3064[14] , \pg.n2503_adj_3064[15] , 
         \pg.n49133 , \pg.n1682_adj_2765 , \pg.n22746 , \pg.n1683_adj_2021 , 
         \pg.n1735_adj_3096[18] , \pg.n1735_adj_3096[19] , \pg.n49130 , 
         \pg.n352_adj_2030 , \pg.n1735_adj_3096[17] , \pg.n49805 , 
         \pg.n1482_adj_254 , \pg.n21875 , \pg.n1483_adj_253 , \pg.n1543[26] , 
         \pg.n1543[27] , \pg.n49148 , \pg.n1575_adj_2118 , \pg.n22742 , 
         \pg.n1576_adj_2105 , \pg.n1639_adj_3095[29] , \pg.n1639_adj_3095[30] , 
         \pg.n50930 , \pg.n2537_adj_1990 , \pg.n21655 , \pg.n2538_adj_1998 , 
         \pg.n2599_adj_3094[27] , \pg.n2599_adj_3094[28] , \pg.n49145 , 
         \pg.n1577_adj_2161 , \pg.n22740 , \pg.n1578_adj_2153 , 
         \pg.n1639_adj_3095[27] , \pg.n1639_adj_3095[28] , \pg.n50615 , 
         \pg.n1672_adj_2545 , \pg.n21458 , \pg.n1673_adj_2556 , 
         \pg.n1735_adj_3107[28] , \pg.n1735_adj_3107[29] , \pg.n49118 , 
         \pg.n1579_adj_2209 , \pg.n22738 , \pg.n1580_adj_2181 , 
         \pg.n1639_adj_3095[25] , \pg.n1639_adj_3095[26] , \pg.n50885 , 
         \pg.n2539_adj_1994 , \pg.n21653 , \pg.n2540_adj_2004 , 
         \pg.n2599_adj_3094[25] , \pg.n2599_adj_3094[26] , \pg.n50612 , 
         \pg.n1674_adj_2560 , \pg.n21456 , \pg.n1675_adj_2554 , 
         \pg.n1735_adj_3107[26] , \pg.n1735_adj_3107[27] , \pg.n48455 , 
         \pg.n1682_adj_1549 , \pg.n22338 , \pg.n1683_adj_1492 , 
         \pg.n1735_adj_3088[18] , \pg.n1735_adj_3088[19] , \pg.n50075 , 
         \pg.n2456_adj_438 , \pg.n22066 , \pg.n2457_adj_444 , 
         \pg.n2503_adj_3064[12] , \pg.n2503_adj_3064[13] , \pg.n49802 , 
         \pg.n1484_adj_255 , \pg.n21873 , \pg.n1485 , \pg.n1543[24] , 
         \pg.n1543[25] , \pg.n49799 , \pg.n1486_adj_183 , \pg.n21871 , 
         \pg.n1487_adj_161 , \pg.n1543[22] , \pg.n1543[23] , \pg.n49796 , 
         \pg.n1488_adj_177 , \pg.n21869 , \pg.n1489_adj_248 , \pg.n1543[20] , 
         \pg.n1543[21] , \pg.n50882 , \pg.n2541_adj_2034 , \pg.n21651 , 
         \pg.n2542_adj_2002 , \pg.n2599_adj_3094[23] , \pg.n2599_adj_3094[24] , 
         \pg.n50072 , \pg.n2458_adj_436 , \pg.n22064 , \pg.n2459_adj_440 , 
         \pg.n2503_adj_3064[10] , \pg.n2503_adj_3064[11] , \pg.n50582 , 
         \pg.n1676_adj_2539 , \pg.n21454 , \pg.n1677_adj_2543 , 
         \pg.n1735_adj_3107[24] , \pg.n1735_adj_3107[25] , \pg.n48452 , 
         \pg.n1735_adj_3088[17] , \pg.counter_30__N_61[30] , 
         \pg.counter_30__N_61[29] , \pg.n51212 , \pg.n21332 , \pg.n48785 , 
         \pg.n2535_adj_812 , \pg.n22529 , \pg.n2536_adj_830 , \pg.n2599[29] , 
         \pg.n2599[30] , \pg.counter_30__N_61[28] , \pg.counter_30__N_61[27] , 
         \pg.n51209 , \pg.n21330 , \pg.n48617 , \pg.n2264_adj_1089 , 
         \pg.n22443 , \pg.n2265_adj_1105 , \pg.n2311_adj_3076[12] , 
         \pg.n2311_adj_3076[13] , \pg.n50579 , \pg.n1678_adj_2541 , 
         \pg.n21452 , \pg.n1679_adj_2536 , \pg.n1735_adj_3107[22] , 
         \pg.n1735_adj_3107[23] , \pg.n50069 , \pg.n2460 , \pg.n22062 , 
         \pg.n2461 , \pg.n2503_adj_3064[8] , \pg.n2503_adj_3064[9] , 
         \pg.counter_30__N_61[26] , \pg.counter_30__N_61[25] , \pg.n51206 , 
         \pg.n21328 , \pg.n48782 , \pg.n2537_adj_816 , \pg.n22527 , 
         \pg.n2538_adj_814 , \pg.n2599[27] , \pg.n2599[28] , \pg.n50429 , 
         \pg.n21262 , \pg.n50321 , \pg.n2927_adj_1708 , \pg.n22215 , 
         \pg.n2928_adj_1691 , \pg.n2983[21] , \pg.n2983[22] , \pg.n49013 , 
         \pg.n21223 , \pg.n348_adj_2492 , \pg.n347_adj_2451 , \pg.n49010 , 
         \pg.n21221 , \pg.n350_adj_2743 , \pg.n349_adj_2688 , \pg.n48470 , 
         \pg.n1575_adj_1511 , \pg.n22334 , \pg.n1576_adj_1517 , 
         \pg.n1639_adj_3049[29] , \pg.n1639_adj_3049[30] , \pg.n50426 , 
         \pg.n21260 , \pg.counter_30__N_61[24] , \pg.counter_30__N_61[23] , 
         \pg.n51203 , \pg.n21326 , \pg.n50066 , \pg.n2503_adj_3064[7] , 
         \pg.n49769 , \pg.n1490 , \pg.n21867 , \pg.n1491 , \pg.n1543[18] , 
         \pg.n1543[19] , \pg.n50879 , \pg.n2543_adj_2016 , \pg.n21649 , 
         \pg.n2544_adj_2014 , \pg.n2599_adj_3094[21] , \pg.n2599_adj_3094[22] , 
         \pg.n48614 , \pg.n2311_adj_3076[11] , \pg.n50876 , 
         \pg.n2545_adj_2040 , \pg.n21647 , \pg.n2546_adj_2022 , 
         \pg.n2599_adj_3094[19] , \pg.n2599_adj_3094[20] , \pg.n49766 , 
         \pg.n1543[17] , \pg.n50576 , \pg.n1680_adj_2547 , \pg.n21450 , 
         \pg.n1681_adj_2549 , \pg.n1735_adj_3107[20] , \pg.n1735_adj_3107[21] , 
         \pg.n50102 , \pg.n2343_adj_428 , \pg.n22058 , \pg.n2344_adj_403 , 
         \pg.n2407_adj_3055[29] , \pg.n2407_adj_3055[30] , \pg.n50573 , 
         \pg.n1682_adj_2551 , \pg.n21448 , \pg.n1683_adj_2780 , 
         \pg.n1735_adj_3107[18] , \pg.n1735_adj_3107[19] , \pg.n50318 , 
         \pg.n2929_adj_1634 , \pg.n22213 , \pg.n2930_adj_1656 , \pg.n2983[19] , 
         \pg.n2983[20] , \pg.counter_30__N_61[22] , \pg.counter_30__N_61[21] , 
         \pg.n51200 , \pg.n21324 , \pg.n49787 , \pg.n1383_adj_2982 , 
         \pg.n21863 , \pg.n1384_adj_231 , \pg.n1447[29] , \pg.n1447[30] , 
         \pg.n49784 , \pg.n1385_adj_1616 , \pg.n21861 , \pg.n1386 , 
         \pg.n1447[27] , \pg.n1447[28] , \pg.n50873 , \pg.n2547_adj_1987 , 
         \pg.n21645 , \pg.n2548_adj_1992 , \pg.n2599_adj_3094[17] , 
         \pg.n2599_adj_3094[18] , \pg.n48641 , \pg.n2151_adj_1071 , 
         \pg.n22439 , \pg.n2152_adj_1073 , \pg.n2215_adj_3051[29] , 
         \pg.n2215_adj_3051[30] , \pg.n50570 , \pg.n1684_adj_2762 , 
         \pg.n21446 , \pg.n1685_adj_2761 , \pg.n1735_adj_3107[16] , 
         \pg.n1735_adj_3107[17] , \pg.counter_30__N_61[20] , 
         \pg.counter_30__N_61[19] , \pg.n51197 , \pg.n21322 , \pg.n50423 , 
         \pg.n21258 , \pg.n152[13] , \pg.n152[14] , \pg.n48467 , 
         \pg.n1577_adj_1510 , \pg.n22332 , \pg.n1578_adj_1504 , 
         \pg.n1639_adj_3049[27] , \pg.n1639_adj_3049[28] , \pg.n49007 , 
         \pg.n21219 , \pg.n351_adj_2018 , \pg.n49004 , \pg.n21217 , 
         \pg.n50297 , \pg.n2931_adj_1638 , \pg.n22211 , \pg.n2932_adj_1675 , 
         \pg.n2983[17] , \pg.n2983[18] , \pg.counter_30__N_61[18] , 
         \pg.counter_30__N_61[17] , \pg.n51194 , \pg.n21320 , \pg.n49781 , 
         \pg.n1387 , \pg.n21859 , \pg.n1388 , \pg.n1447[25] , \pg.n1447[26] , 
         \pg.n50567 , \pg.n1735_adj_3107[15] , \pg.n50870 , 
         \pg.n2549_adj_2036 , \pg.n21643 , \pg.n2550_adj_2044 , 
         \pg.n2599_adj_3094[15] , \pg.n2599_adj_3094[16] , \pg.n50099 , 
         \pg.n2345_adj_407 , \pg.n22056 , \pg.n2346_adj_406 , 
         \pg.n2407_adj_3055[27] , \pg.n2407_adj_3055[28] , \pg.n48638 , 
         \pg.n2153_adj_1075 , \pg.n22437 , \pg.n2154_adj_1101 , 
         \pg.n2215_adj_3051[27] , \pg.n2215_adj_3051[28] , \pg.n48440 , 
         \pg.n1579_adj_1512 , \pg.n22330 , \pg.n1580_adj_1521 , 
         \pg.n1639_adj_3049[25] , \pg.n1639_adj_3049[26] , \pg.n50294 , 
         \pg.n2933_adj_1651 , \pg.n22209 , \pg.n2934_adj_1658 , \pg.n2983[15] , 
         \pg.n2983[16] , \pg.n50096 , \pg.n2347_adj_416 , \pg.n22054 , 
         \pg.n2348_adj_426 , \pg.n2407_adj_3055[25] , \pg.n2407_adj_3055[26] , 
         \pg.n50093 , \pg.n2349_adj_414 , \pg.n22052 , \pg.n2350_adj_415 , 
         \pg.n2407_adj_3055[23] , \pg.n2407_adj_3055[24] , \pg.n49778 , 
         \pg.n1389 , \pg.n21857 , \pg.n1390 , \pg.n1447[23] , \pg.n1447[24] , 
         \pg.n50291 , \pg.n2935_adj_1684 , \pg.n22207 , \pg.n2936_adj_1677 , 
         \pg.n2983[13] , \pg.n2983[14] , \pg.n50867 , \pg.n2551_adj_2046 , 
         \pg.n21641 , \pg.n2552_adj_2042 , \pg.n2599_adj_3094[13] , 
         \pg.n2599_adj_3094[14] , \pg.n50288 , \pg.n2937_adj_1649 , 
         \pg.n22205 , \pg.n2938_adj_1686 , \pg.n2983[11] , \pg.n2983[12] , 
         \pg.n49775 , \pg.n1391 , \pg.n21855 , \pg.n1392 , \pg.n1447[21] , 
         \pg.n1447[22] , \pg.n50864 , \pg.n2553_adj_2048 , \pg.n21639 , 
         \pg.n2554_adj_2050 , \pg.n2599_adj_3094[11] , \pg.n2599_adj_3094[12] , 
         \pg.n50588 , \pg.n1575_adj_2567 , \pg.n21442 , \pg.n1576_adj_2571 , 
         \pg.n1639_adj_3108[29] , \pg.n1639_adj_3108[30] , \pg.n48437 , 
         \pg.n1581_adj_1537 , \pg.n22328 , \pg.n1582_adj_1542 , 
         \pg.n1639_adj_3049[23] , \pg.n1639_adj_3049[24] , \pg.n50861 , 
         \pg.n2555_adj_2052 , \pg.n21637 , \pg.n2556_adj_2221 , 
         \pg.n2599_adj_3094[9] , \pg.n2599_adj_3094[10] , \pg.n50090 , 
         \pg.n2351_adj_429 , \pg.n22050 , \pg.n2352_adj_423 , 
         \pg.n2407_adj_3055[21] , \pg.n2407_adj_3055[22] , \pg.n48602 , 
         \pg.n2155_adj_1079 , \pg.n22435 , \pg.n2156_adj_1045 , 
         \pg.n2215_adj_3051[25] , \pg.n2215_adj_3051[26] , \pg.n49772 , 
         \pg.n1393 , \pg.n21853 , \pg.n1394 , \pg.n1447[19] , \pg.n1447[20] , 
         \pg.n48740 , \pg.n2539_adj_823 , \pg.n2540_adj_851 , \pg.n2599[25] , 
         \pg.n2599[26] , \pg.n50858 , \pg.n2557_adj_2219 , \pg.n21635 , 
         \pg.n2558_adj_2217 , \pg.n2599_adj_3094[7] , \pg.n2599_adj_3094[8] , 
         \pg.n49688 , \pg.n1447[18] , \pg.n50855 , \pg.n152[4] , 
         \pg.n2599_adj_3094[6] , \pg.n48599 , \pg.n2157_adj_1092 , 
         \pg.n2158_adj_1090 , \pg.n2215_adj_3051[23] , \pg.n2215_adj_3051[24] , 
         \pg.n50585 , \pg.n1577_adj_2565 , \pg.n21440 , \pg.n1578_adj_2562 , 
         \pg.n1639_adj_3108[27] , \pg.n1639_adj_3108[28] , 
         \pg.counter_30__N_61[16] , \pg.counter_30__N_61[15] , \pg.n51191 , 
         \pg.n21318 , \pg.n50555 , \pg.n1579_adj_2569 , \pg.n21438 , 
         \pg.n1580_adj_2573 , \pg.n1639_adj_3108[25] , \pg.n1639_adj_3108[26] , 
         \pg.n50894 , \pg.n21632 , \pg.n2439_adj_2067 , 
         \pg.n2503_adj_3098[30] , \pg.n50285 , \pg.n2939_adj_1662 , 
         \pg.n22203 , \pg.n2940_adj_1701 , \pg.n2983[9] , \pg.n2983[10] , 
         \pg.n50087 , \pg.n2353_adj_425 , \pg.n22048 , \pg.n2354_adj_404 , 
         \pg.n2407_adj_3055[19] , \pg.n2407_adj_3055[20] , \pg.n49763 , 
         \pg.n21850 , \pg.n1287 , \pg.n1351[30] , \pg.n50891 , 
         \pg.n2440_adj_2087 , \pg.n21630 , \pg.n2441_adj_2063 , 
         \pg.n2503_adj_3098[28] , \pg.n2503_adj_3098[29] , \pg.n49760 , 
         \pg.n1288 , \pg.n21848 , \pg.n1289 , \pg.n1351[28] , \pg.n1351[29] , 
         \pg.n50888 , \pg.n2442_adj_2069 , \pg.n21628 , \pg.n2443_adj_2083 , 
         \pg.n2503_adj_3098[26] , \pg.n2503_adj_3098[27] , \pg.n50552 , 
         \pg.n1581_adj_2577 , \pg.n21436 , \pg.n1582_adj_2575 , 
         \pg.n1639_adj_3108[23] , \pg.n1639_adj_3108[24] , \pg.n50846 , 
         \pg.n2444_adj_2089 , \pg.n21626 , \pg.n2445_adj_2071 , 
         \pg.n2503_adj_3098[24] , \pg.n2503_adj_3098[25] , \pg.n50045 , 
         \pg.n2355_adj_413 , \pg.n22046 , \pg.n2356_adj_422 , 
         \pg.n2407_adj_3055[17] , \pg.n2407_adj_3055[18] , \pg.n49754 , 
         \pg.n1290 , \pg.n21846 , n1291_adj_3125, \pg.n1351[26] , 
         \pg.n1351[27] , \pg.n50843 , \pg.n2446_adj_2075 , \pg.n21624 , 
         \pg.n2447_adj_2081 , \pg.n2503_adj_3098[22] , \pg.n2503_adj_3098[23] , 
         \pg.n49751 , \pg.n1292 , \pg.n21844 , n1293_adj_3126, \pg.n1351[24] , 
         \pg.n1351[25] , \pg.n50840 , \pg.n2448_adj_2073 , \pg.n21622 , 
         \pg.n2449_adj_2085 , \pg.n2503_adj_3098[20] , \pg.n2503_adj_3098[21] , 
         \pg.n50549 , \pg.n1583_adj_2746 , \pg.n21434 , \pg.n1584_adj_2584 , 
         \pg.n1639_adj_3108[21] , \pg.n1639_adj_3108[22] , \pg.n50546 , 
         \pg.n1585_adj_2736 , \pg.n21432 , \pg.n1586_adj_2582 , 
         \pg.n1639_adj_3108[19] , \pg.n1639_adj_3108[20] , \pg.n50837 , 
         \pg.n2450_adj_2060 , \pg.n21620 , \pg.n2451_adj_2079 , 
         \pg.n2503_adj_3098[18] , \pg.n2503_adj_3098[19] , \pg.n48434 , 
         \pg.n1583_adj_1538 , \pg.n1584_adj_1539 , \pg.n1639_adj_3049[21] , 
         \pg.n1639_adj_3049[22] , \pg.n50282 , \pg.n2941_adj_1664 , 
         \pg.n22201 , \pg.n2942_adj_1666 , \pg.n2983[7] , \pg.n2983[8] , 
         \pg.n50042 , \pg.n2357_adj_399 , \pg.n22044 , \pg.n2358_adj_401 , 
         \pg.n2407_adj_3055[15] , \pg.n2407_adj_3055[16] , \pg.n49748 , 
         n1294_adj_3127, \pg.n21842 , n1295_adj_3128, \pg.n1351[22] , 
         \pg.n1351[23] , \pg.n50834 , \pg.n2452_adj_2054 , \pg.n21618 , 
         \pg.n2453_adj_2077 , \pg.n2503_adj_3098[16] , \pg.n2503_adj_3098[17] , 
         \pg.n49745 , n1296_adj_3129, \pg.n21840 , n1297_adj_3130, 
         \pg.n1351[20] , \pg.n1351[21] , \pg.n50831 , \pg.n2454_adj_2057 , 
         \pg.n21616 , \pg.n2455_adj_2095 , \pg.n2503_adj_3098[14] , 
         \pg.n2503_adj_3098[15] , \pg.n50543 , \pg.n1587_adj_2739 , 
         \pg.n21430 , \pg.n1588_adj_2740 , \pg.n1639_adj_3108[17] , 
         \pg.n1639_adj_3108[18] , \pg.n50828 , \pg.n2456_adj_2091 , 
         \pg.n21614 , \pg.n2457_adj_2099 , \pg.n2503_adj_3098[12] , 
         \pg.n2503_adj_3098[13] , \pg.n50039 , \pg.n2359_adj_396 , \pg.n22042 , 
         \pg.n2360_adj_400 , \pg.n2407_adj_3055[13] , \pg.n2407_adj_3055[14] , 
         \pg.n49742 , \pg.n1351[19] , \pg.n50825 , \pg.n2458_adj_2093 , 
         \pg.n21612 , \pg.n2459_adj_2097 , \pg.n2503_adj_3098[10] , 
         \pg.n2503_adj_3098[11] , \pg.n49757 , \pg.n1191 , \pg.n21836 , 
         \pg.n1192 , \pg.n1255[29] , \pg.n1255[30] , \pg.n50822 , 
         \pg.n2460_adj_2198 , \pg.n21610 , \pg.n2461_adj_2197 , 
         \pg.n2503_adj_3098[8] , \pg.n2503_adj_3098[9] , \pg.n50540 , 
         \pg.n1639_adj_3108[16] , \pg.counter_30__N_61[14] , 
         \pg.counter_30__N_61[13] , \pg.n51188 , \pg.n21316 , \pg.n50420 , 
         \pg.n21256 , \pg.n50417 , \pg.n21254 , \pg.counter_30__N_61[12] , 
         \pg.counter_30__N_61[11] , \pg.n51185 , \pg.n21314 , \pg.n50414 , 
         \pg.n21252 , \pg.n49001 , \pg.n21215 , \pg.n50411 , \pg.n21250 , 
         \pg.n152[5] , \pg.n50564 , \pg.n21427 , \pg.n1479_adj_2596 , 
         \pg.n1543_adj_3061[30] , \pg.n50819 , \pg.n2503_adj_3098[7] , 
         \pg.n50279 , \pg.n2943_adj_1671 , \pg.n2944_adj_1673 , \pg.n2983[5] , 
         \pg.n2983[6] , \pg.n50036 , \pg.n2361_adj_397 , \pg.n22040 , 
         \pg.n2362_adj_395 , \pg.n2407_adj_3055[11] , \pg.n2407_adj_3055[12] , 
         \pg.n49733 , \pg.n1193 , \pg.n21834 , n1194_adj_3111, \pg.n1255[27] , 
         \pg.n1255[28] , \pg.n50852 , \pg.n2343_adj_2132 , \pg.n21606 , 
         \pg.n2344_adj_2136 , \pg.n2407_adj_3060[29] , \pg.n2407_adj_3060[30] , 
         \pg.n49730 , n1195_adj_3112, \pg.n21832 , n1196_adj_3113, 
         \pg.n1255[25] , n1260_adj_3119, \pg.n50849 , \pg.n2345_adj_2124 , 
         \pg.n21604 , \pg.n2346_adj_2142 , \pg.n2407_adj_3060[27] , 
         \pg.n2407_adj_3060[28] , \pg.n50561 , \pg.n1480_adj_2602 , 
         \pg.n21425 , \pg.n1481_adj_2586 , \pg.n1543_adj_3061[28] , 
         \pg.n1543_adj_3061[29] , \pg.n50807 , \pg.n2347_adj_2134 , 
         \pg.n21602 , \pg.n2348_adj_2138 , \pg.n2407_adj_3060[25] , 
         \pg.n2407_adj_3060[26] , \pg.n50033 , \pg.n2363 , \pg.n2364 , 
         \pg.n2407_adj_3055[9] , \pg.n2407_adj_3055[10] , \pg.n49727 , 
         n1197_adj_3114, \pg.n21830 , n1198_adj_3115, n1263_adj_3121, 
         n1262_adj_3120, \pg.n50804 , \pg.n2349_adj_2128 , \pg.n21600 , 
         \pg.n2350_adj_2140 , \pg.n2407_adj_3060[23] , \pg.n2407_adj_3060[24] , 
         \pg.n49724 , n1199_adj_3116, n1200_adj_3117, n1265_adj_3123, 
         n1264_adj_3122, \pg.n50801 , \pg.n2351_adj_2126 , \pg.n21598 , 
         \pg.n2352_adj_2130 , \pg.n2407_adj_3060[21] , \pg.n2407_adj_3060[22] , 
         \pg.n50558 , \pg.n1482_adj_2592 , \pg.n21423 , \pg.n1483_adj_2598 , 
         \pg.n1543_adj_3061[26] , \pg.n1543_adj_3061[27] , 
         \pg.counter_30__N_61[10] , \pg.counter_30__N_61[9] , \pg.n51182 , 
         \pg.n21312 , \pg.n50408 , \pg.n21248 , \pg.n48998 , \pg.n50405 , 
         \pg.counter_30__N_61[8] , \pg.counter_30__N_61[7] , \pg.n51179 , 
         \pg.n50531 , \pg.n1484_adj_2604 , \pg.n1485_adj_2600 , 
         \pg.n1543_adj_3061[24] , \pg.n1543_adj_3061[25] , \pg.n50798 , 
         \pg.n2353_adj_2111 , \pg.n2354_adj_2106 , \pg.n2407_adj_3060[19] , 
         \pg.n2407_adj_3060[20] , \pg.n49115 , \pg.n1581_adj_2270 , 
         \pg.n22736 , \pg.n1582_adj_2380 , \pg.n1639_adj_3095[23] , 
         \pg.n1639_adj_3095[24] , \pg.n49112 , \pg.n1583_adj_2467 , 
         \pg.n22734 , \pg.n1584_adj_2506 , \pg.n1639_adj_3095[21] , 
         \pg.n1639_adj_3095[22] , \pg.n49109 , \pg.n1585_adj_2692 , 
         \pg.n22732 , \pg.n1586_adj_2751 , \pg.n1639_adj_3095[19] , 
         \pg.n1639_adj_3095[20] , \pg.n49106 , \pg.n1639_adj_3095[18] , 
         \pg.n49127 , \pg.n22729 , \pg.n1479_adj_2116 , 
         \pg.n1543_adj_3099[30] , \pg.n49124 , \pg.n1480_adj_2102 , 
         \pg.n22727 , \pg.n1481_adj_2159 , \pg.n1543_adj_3099[28] , 
         \pg.n1543_adj_3099[29] , \pg.n49121 , \pg.n1482_adj_2151 , 
         \pg.n22725 , \pg.n1483_adj_2204 , \pg.n1543_adj_3099[26] , 
         \pg.n1543_adj_3099[27] , \pg.n49097 , \pg.n1484_adj_2179 , 
         \pg.n22723 , \pg.n1485_adj_2268 , \pg.n1543_adj_3099[24] , 
         \pg.n1543_adj_3099[25] , \pg.n49094 , \pg.n1486_adj_2376 , 
         \pg.n22721 , \pg.n1487_adj_2465 , \pg.n1543_adj_3099[22] , 
         \pg.n1543_adj_3099[23] , \pg.n49091 , \pg.n1488_adj_2496 , 
         \pg.n22719 , \pg.n1489_adj_2690 , \pg.n1543_adj_3099[20] , 
         \pg.n1543_adj_3099[21] , \pg.n49088 , \pg.n1543_adj_3099[19] , 
         \pg.n49103 , \pg.n1383_adj_1059 , \pg.n22715 , \pg.n1384_adj_2732 , 
         \pg.n1447_adj_3100[29] , \pg.n1447_adj_3100[30] , \pg.n49100 , 
         \pg.n1385_adj_1057 , \pg.n22713 , \pg.n1386_adj_2148 , 
         \pg.n1447_adj_3100[27] , \pg.n1447_adj_3100[28] , \pg.n49076 , 
         \pg.n1387_adj_2196 , \pg.n22711 , \pg.n1388_adj_2174 , 
         \pg.n1447_adj_3100[25] , \pg.n1447_adj_3100[26] , \pg.n49073 , 
         \pg.n1389_adj_2264 , \pg.n22709 , \pg.n1390_adj_2355 , 
         \pg.n1447_adj_3100[23] , \pg.n1447_adj_3100[24] , \pg.n49070 , 
         \pg.n1391_adj_2461 , \pg.n22707 , \pg.n1392_adj_2494 , 
         \pg.n1447_adj_3100[21] , \pg.n1447_adj_3100[22] , \pg.n49067 , 
         \pg.n1447_adj_3100[20] , \pg.n49085 , \pg.n22704 , 
         \pg.n1287_adj_1051 , \pg.n1351_adj_3079[30] , \pg.n49082 , 
         \pg.n1288_adj_2729 , \pg.n22702 , \pg.n1289_adj_1054 , 
         \pg.n1351_adj_3079[28] , \pg.n1351_adj_3079[29] , \pg.n49079 , 
         \pg.n1290_adj_2146 , \pg.n22700 , \pg.n1291_adj_2194 , 
         \pg.n1351_adj_3079[26] , \pg.n1351_adj_3079[27] , \pg.n49058 , 
         \pg.n1292_adj_2170 , \pg.n22698 , \pg.n1293_adj_2262 , 
         \pg.n1351_adj_3079[24] , \pg.n1351_adj_3079[25] , \pg.n49055 , 
         \pg.n1294_adj_2347 , \pg.n22696 , \pg.n1295_adj_2453 , 
         \pg.n1351_adj_3079[22] , \pg.n1351_adj_3079[23] , \pg.n49052 , 
         \pg.n1351_adj_3079[21] , \pg.n49064 , \pg.n1191_adj_1049 , 
         \pg.n22692 , \pg.n1192_adj_2718 , \pg.n1255_adj_3078[29] , 
         \pg.n1255_adj_3078[30] , \pg.n49061 , \pg.n1193_adj_1052 , 
         \pg.n22690 , \pg.n1194_adj_2144 , \pg.n1255_adj_3078[27] , 
         \pg.n1255_adj_3078[28] , \pg.n49040 , \pg.n1195_adj_2192 , 
         \pg.n22688 , \pg.n1196_adj_2168 , \pg.n1255_adj_3078[25] , 
         \pg.n1255_adj_3078[26] , \pg.n49037 , \pg.n1197_adj_2260 , 
         \pg.n22686 , \pg.n1198_adj_2345 , \pg.n1255_adj_3078[23] , 
         \pg.n1255_adj_3078[24] , \pg.n49034 , \pg.n1255_adj_3078[22] , 
         \pg.n49049 , \pg.n22683 , \pg.n1159_adj_3077[30] , \pg.n49046 , 
         \pg.n22681 , \pg.n1159_adj_3077[28] , \pg.n1159_adj_3077[29] , 
         \pg.n49043 , \pg.n22679 , \pg.n1159_adj_3077[26] , 
         \pg.n1159_adj_3077[27] , \pg.n49031 , \pg.n22677 , 
         \pg.n1159_adj_3077[24] , \pg.n1159_adj_3077[25] , \pg.n49028 , 
         \pg.n1159_adj_3077[23] , \pg.n48974 , \pg.n22674 , \pg.n3132_adj_716 , 
         \pg.n1686[9] , \pg.n48971 , \pg.n3133_adj_717 , \pg.n22672 , 
         \pg.n3134_adj_713 , \pg.n1686[7] , \pg.n1686[8] , \pg.n48968 , 
         \pg.n3135_adj_710 , \pg.n22670 , \pg.n3136_adj_709 , \pg.n1686[5] , 
         \pg.n1686[6] , \pg.n48965 , \pg.n3137_adj_715 , \pg.n22668 , 
         \pg.n3138_adj_714 , \pg.n1686[3] , \pg.n1686[4] , \pg.n48305 , 
         \pg.n1686[2] , \pg.n48962 , \pg.n22665 , \pg.n3015_adj_765 , 
         \pg.n3079_adj_3070[30] , \pg.n48959 , \pg.n3016_adj_739 , \pg.n22663 , 
         \pg.n3017_adj_774 , \pg.n3079_adj_3070[28] , \pg.n3079_adj_3070[29] , 
         \pg.n48953 , \pg.n3018_adj_768 , \pg.n22661 , \pg.n3019_adj_721 , 
         \pg.n3079_adj_3070[26] , \pg.n3079_adj_3070[27] , \pg.n48950 , 
         \pg.n3020_adj_786 , \pg.n22659 , \pg.n3021_adj_727 , 
         \pg.n3079_adj_3070[24] , \pg.n3079_adj_3070[25] , \pg.n48947 , 
         \pg.n3022_adj_724 , \pg.n22657 , \pg.n3023_adj_749 , 
         \pg.n3079_adj_3070[22] , \pg.n3079_adj_3070[23] , \pg.n48944 , 
         \pg.n3024_adj_757 , \pg.n22655 , \pg.n3025_adj_733 , 
         \pg.n3079_adj_3070[20] , \pg.n3079_adj_3070[21] , \pg.n48941 , 
         \pg.n3026_adj_746 , \pg.n22653 , \pg.n3027_adj_696 , 
         \pg.n3079_adj_3070[18] , \pg.n3079_adj_3070[19] , \pg.n48938 , 
         \pg.n3028_adj_706 , \pg.n22651 , \pg.n3029_adj_736 , 
         \pg.n3079_adj_3070[16] , \pg.n3079_adj_3070[17] , \pg.n48935 , 
         \pg.n3030_adj_703 , \pg.n22649 , \pg.n3031_adj_729 , 
         \pg.n3079_adj_3070[14] , \pg.n3079_adj_3070[15] , \pg.n48932 , 
         \pg.n3032_adj_752 , \pg.n22647 , \pg.n3033_adj_742 , 
         \pg.n3079_adj_3070[12] , \pg.n3079_adj_3070[13] , \pg.n48929 , 
         \pg.n3034_adj_700 , \pg.n22645 , \pg.n3035_adj_718 , 
         \pg.n3079_adj_3070[10] , \pg.n3079_adj_3070[11] , \pg.n48926 , 
         \pg.n3036 , \pg.n22643 , \pg.n3037 , \pg.n3079_adj_3070[8] , 
         \pg.n3079_adj_3070[9] , \pg.n48923 , \pg.n3038 , \pg.n22641 , 
         \pg.n3039 , \pg.n3079_adj_3070[6] , \pg.n3079_adj_3070[7] , 
         \pg.n48920 , \pg.n3040 , \pg.n22639 , \pg.n3041 , 
         \pg.n3079_adj_3070[4] , \pg.n3079_adj_3070[5] , \pg.n48917 , 
         \pg.n3079_adj_3070[3] , \pg.n48956 , \pg.n2919 , \pg.n22635 , 
         \pg.n2920 , \pg.n2983_adj_3073[29] , \pg.n2983_adj_3073[30] , 
         \pg.n48914 , \pg.n2921 , \pg.n22633 , \pg.n2922 , 
         \pg.n2983_adj_3073[27] , \pg.n2983_adj_3073[28] , \pg.n48902 , 
         \pg.n2923 , \pg.n22631 , \pg.n2924 , \pg.n2983_adj_3073[25] , 
         \pg.n2983_adj_3073[26] , \pg.n48899 , \pg.n2925 , \pg.n22629 , 
         \pg.n2926 , \pg.n2983_adj_3073[23] , \pg.n2983_adj_3073[24] , 
         \pg.n48896 , \pg.n2927 , \pg.n22627 , \pg.n2928 , 
         \pg.n2983_adj_3073[21] , \pg.n2983_adj_3073[22] , \pg.n48893 , 
         \pg.n2929 , \pg.n22625 , \pg.n2930 , \pg.n2983_adj_3073[19] , 
         \pg.n2983_adj_3073[20] , \pg.n48890 , \pg.n2931 , \pg.n22623 , 
         \pg.n2932 , \pg.n2983_adj_3073[17] , \pg.n2983_adj_3073[18] , 
         \pg.n48887 , \pg.n2933 , \pg.n22621 , \pg.n2934 , 
         \pg.n2983_adj_3073[15] , \pg.n2983_adj_3073[16] , \pg.n48884 , 
         \pg.n2935 , \pg.n22619 , \pg.n2936 , \pg.n2983_adj_3073[13] , 
         \pg.n2983_adj_3073[14] , \pg.n48881 , \pg.n2937 , \pg.n22617 , 
         \pg.n2938 , \pg.n2983_adj_3073[11] , \pg.n2983_adj_3073[12] , 
         \pg.n48878 , \pg.n2939 , \pg.n22615 , \pg.n2940 , 
         \pg.n2983_adj_3073[9] , \pg.n2983_adj_3073[10] , \pg.n48875 , 
         \pg.n2941 , \pg.n22613 , \pg.n2942 , \pg.n2983_adj_3073[7] , 
         \pg.n2983_adj_3073[8] , \pg.n48872 , \pg.n2943 , \pg.n22611 , 
         \pg.n2944 , \pg.n2983_adj_3073[5] , \pg.n2983_adj_3073[6] , 
         \pg.n48869 , \pg.n2983_adj_3073[4] , \pg.n48911 , \pg.n22608 , 
         \pg.n2823_adj_924 , \pg.n2887[30] , \pg.n48908 , \pg.n2824_adj_930 , 
         \pg.n22606 , \pg.n2825_adj_922 , \pg.n2887[28] , \pg.n2887[29] , 
         \pg.n48905 , \pg.n2826_adj_926 , \pg.n22604 , \pg.n2827_adj_920 , 
         \pg.n2887[26] , \pg.n2887[27] , \pg.n48860 , \pg.n2828_adj_932 , 
         \pg.n2829_adj_945 , \pg.n2887[24] , \pg.n2887[25] , 
         \myvga.row_9__N_1[9] , \myvga.n51167 , \myvga.n21243 , \row[9] , 
         row_0__N_29, row_0__N_30, int25clk, \myvga.row_9__N_1[8] , 
         \myvga.row_9__N_1[7] , \myvga.n51164 , \row[8] , \myvga.n21241 , 
         \row[7] , \myvga.row_9__N_1[6] , \myvga.row_9__N_1[5] , 
         \myvga.n51161 , \row[6] , \myvga.n21239 , \row[5] , 
         \myvga.row_9__N_1[4] , \myvga.row_9__N_1[3] , \myvga.n51158 , 
         \row[4] , \myvga.n21237 , \row[3] , \myvga.row_9__N_1[2] , 
         \myvga.row_9__N_1[1] , \myvga.n51155 , \row[2] , \myvga.n21235 , 
         \row[1] , \myvga.row_9__N_1[0] , \myvga.n51152 , \row[0] , 
         \myvga.col_9__N_31[9] , \myvga.n51227 , \myvga.n21344 , \col[9] , 
         col_0__N_50, \myvga.col_9__N_31[8] , \myvga.col_9__N_31[7] , 
         \myvga.n51224 , \col[8] , \myvga.n21342 , \col[7] , 
         \myvga.col_9__N_31[6] , \myvga.col_9__N_31[5] , \myvga.n51221 , 
         \col[6] , \myvga.n21340 , \col[5] , \myvga.col_9__N_31[4] , 
         \myvga.col_9__N_31[3] , \myvga.n51218 , \col[4] , \myvga.n21338 , 
         \col[3] , \myvga.col_9__N_31[2] , \myvga.col_9__N_31[1] , 
         \myvga.n51215 , \col[2] , \myvga.n21336 , \col[1] , 
         \myvga.col_9__N_31[0] , \myvga.n51143 , \col[0] , 
         \nes_control.clk_div_count_16__N_51[16] , 
         \nes_control.clk_div_count_16__N_51[15] , \nes_control.n51251 , 
         \nes_control.clk_div_count[16] , \nes_control.n21361 , 
         \nes_control.clk_div_count[15] , \nes_control.clk , 
         \nes_control.clk_div_count_16__N_51[14] , 
         \nes_control.clk_div_count_16__N_51[13] , \nes_control.n51248 , 
         \nes_control.clk_div_count[14] , \nes_control.n21359 , 
         \nes_control.clk_div_count[13] , 
         \nes_control.clk_div_count_16__N_51[12] , 
         \nes_control.clk_div_count_16__N_51[11] , \nes_control.n51245 , 
         \nes_control.clk_div_count[12] , \nes_control.n21357 , 
         \nes_control.clk_div_count[11] , 
         \nes_control.clk_div_count_16__N_51[10] , 
         \nes_control.clk_div_count_16__N_51[9] , \nes_control.n51242 , 
         \nes_control.clk_div_count[10] , \nes_control.n21355 , 
         \nes_control.clk_div_count[9] , 
         \nes_control.clk_div_count_16__N_51[8] , 
         \nes_control.clk_div_count_16__N_51[7] , \nes_control.n51239 , 
         \nes_control.clk_div_count[8] , \nes_control.n21353 , 
         \nes_control.clk_div_count[7] , 
         \nes_control.clk_div_count_16__N_51[6] , 
         \nes_control.clk_div_count_16__N_51[5] , \nes_control.n51236 , 
         \nes_control.n11 , \nes_control.n21351 , \nes_control.n12 , 
         \nes_control.clk_div_count_16__N_51[4] , 
         \nes_control.clk_div_count_16__N_51[3] , \nes_control.n51233 , 
         \nes_control.n13 , \nes_control.n21349 , \nes_control.n14 , 
         \nes_control.clk_div_count_16__N_51[2] , 
         \nes_control.clk_div_count_16__N_51[1] , \nes_control.n51230 , 
         \nes_control.n15 , \nes_control.n21347 , \nes_control.n16 , 
         \nes_control.clk_div_count_16__N_51[0] , \nes_control.n51149 , 
         \nes_control.n17 , \nes_control.clk_div_count[7].sig_000.FeedThruLUT , 
         nes_clock_c, \nes_control.clk_div_count[11].sig_014.FeedThruLUT , 
         \nes_control.clk_div_count[10].sig_001.FeedThruLUT , 
         \nes_control.NEScount[2] , \nes_control.NEScount[3] , 
         \nes_control.shift_reg[6].sig_002.FeedThruLUT , 
         \nes_control.shift_reg[6] , \nes_control.shift_reg[7] , 
         \nes_control.shift_reg[4].sig_004.FeedThruLUT , 
         \nes_control.shift_reg[5].sig_003.FeedThruLUT , 
         \nes_control.shift_reg[4] , \nes_control.shift_reg[5] , 
         \nes_control.shift_reg[2].sig_006.FeedThruLUT , 
         \nes_control.shift_reg[3].sig_005.FeedThruLUT , 
         \nes_control.shift_reg[2] , \nes_control.shift_reg[3] , 
         \nes_control.shift_reg[0].sig_008.FeedThruLUT , 
         \nes_control.shift_reg[1].sig_007.FeedThruLUT , 
         \nes_control.shift_reg[0] , \nes_control.shift_reg[1] , 
         \nes_control.clk_div_count[16].sig_009.FeedThruLUT , 
         \nes_control.NEScount[8] , 
         \nes_control.clk_div_count[14].sig_011.FeedThruLUT , 
         \nes_control.clk_div_count[15].sig_010.FeedThruLUT , 
         \nes_control.NEScount[7] , \nes_control.NEScount[6] , 
         \nes_control.clk_div_count[12].sig_013.FeedThruLUT , 
         \nes_control.clk_div_count[13].sig_012.FeedThruLUT , 
         \nes_control.NEScount[5] , \nes_control.NEScount[4] , 
         \nes_control.clk_div_count[8].sig_016.FeedThruLUT , 
         \nes_control.clk_div_count[9].sig_015.FeedThruLUT , 
         \nes_control.NEScount[1] , \nes_control.NEScount[0] , \pg.n1799 , 
         \pg.n1703 , \pg.n9 , \pg.n14_c , \pg.n1991 , \pg.n1895 , \pg.n16 , 
         \pg.n17 , \pg.n4_adj_311 , \pg.n12_adj_314 , \pg.n2183 , \pg.n2087 , 
         \pg.n22 , \pg.n18_adj_357 , \pg.n22_adj_376 , \pg.n16_adj_375 , 
         \pg.n24 , \pg.n4 , \pg.n5_c , n1223_adj_3118, n29180, \pg.n4_adj_217 , 
         \pg.n6 , \pg.n99_adj_216 , \pg.n1319 , \pg.n6_adj_230 , \pg.n1415 , 
         \pg.n4_adj_225 , \pg.n1511 , \pg.n6_adj_256 , \pg.n1607 , 
         \pg.n8_adj_281 , \pg.n7 , \pg.n29028 , \pg.n12 , \pg.n15 , 
         \pg.n14_adj_308 , \pg.n4_adj_307 , \pg.n19 , \pg.n12_adj_326 , 
         \pg.n18 , \pg.n2279 , \pg.n20_adj_377 , \pg.n18_adj_408 , 
         \pg.n24_adj_417 , \pg.n26 , \pg.n2375 , \pg.n22_adj_424 , \pg.n2471 , 
         \pg.n18_adj_491 , \pg.n25 , \pg.n3047 , \pg.n2951_adj_1758 , \pg.n37 , 
         \pg.n25_adj_517 , \pg.n28_adj_512 , \pg.n26_adj_515 , 
         \pg.n27_adj_516 , \pg.n40 , \pg.n53 , \pg.n31_adj_519 , \pg.n32 , 
         \pg.n30 , \pg.n29 , \pg.n41_adj_521 , \pg.n21 , \pg.n47 , \pg.n35 , 
         \pg.n24_adj_504 , \pg.n31 , \pg.n43 , \pg.n41 , \pg.n23_adj_511 , 
         \pg.n45 , \pg.n33 , \pg.n55 , \pg.n3047_adj_546 , \pg.n2951_adj_1633 , 
         \pg.n37_adj_547 , \pg.n25_adj_627 , \pg.n28_adj_603 , 
         \pg.n26_adj_606 , \pg.n27_adj_624 , \pg.n40_adj_660 , 
         \pg.n53_adj_551 , \pg.n29_adj_657 , \pg.n32_adj_636 , 
         \pg.n31_adj_654 , \pg.n30_adj_651 , \pg.n41_adj_666 , 
         \pg.n21_adj_554 , \pg.n47_adj_557 , \pg.n35_adj_560 , 
         \pg.n24_adj_581 , \pg.n31_adj_589 , \pg.n41_adj_592 , 
         \pg.n23_adj_596 , \pg.n43_adj_570 , \pg.n45_adj_630 , 
         \pg.n33_adj_665 , \pg.n55_adj_633 , \pg.n2759 , \pg.n2663 , 
         \pg.n5_adj_688 , \pg.n6_adj_687 , \pg.n29014 , \pg.n3047_adj_698 , 
         \pg.n2951 , \pg.n37_adj_699 , \pg.n28_adj_738 , \pg.n23_adj_702 , 
         \pg.n26_adj_741 , \pg.n31_adj_705 , \pg.n27_adj_744 , 
         \pg.n35_adj_708 , \pg.n33_adj_767 , \pg.n24_adj_754 , 
         \pg.n23_adj_759 , \pg.n40_adj_760 , \pg.n42 , \pg.n21_adj_720 , 
         \pg.n30_adj_776 , \pg.n41_adj_735 , \pg.n25_adj_748 , 
         \pg.n45_adj_751 , \pg.n55_adj_770 , \pg.n29_adj_788 , 
         \pg.n3047_adj_798 , \pg.n2951_adj_1085 , \pg.n37_adj_799 , 
         \pg.n25_adj_863 , \pg.n28_adj_854 , \pg.n26_adj_857 , 
         \pg.n27_adj_860 , \pg.n40_adj_878 , \pg.n23_adj_802 , 
         \pg.n31_adj_805 , \pg.n35_adj_808 , \pg.n33_adj_881 , 
         \pg.n24_adj_869 , \pg.n23_adj_872 , \pg.n42_adj_889 , 
         \pg.n21_adj_819 , \pg.n30_adj_887 , \pg.n41_adj_845 , 
         \pg.n45_adj_866 , \pg.n55_adj_884 , \pg.n29_adj_894 , 
         \pg.n2567_adj_813 , \pg.n2471_adj_873 , \pg.n8_adj_900 , 
         \pg.n10_adj_901 , \pg.n8_adj_711 , \pg.n10 , \pg.n2855_adj_916 , 
         \pg.n8_adj_1030 , \pg.n10_adj_1031 , \pg.n9_adj_914 , 
         \pg.n27_adj_907 , \pg.n8_adj_912 , \pg.n2663_adj_756 , 
         \pg.n8_adj_938 , \pg.n2759_adj_745 , \pg.n32_adj_978 , 
         \pg.n22_adj_977 , \pg.n20216 , \pg.n36 , \pg.n2375_adj_949 , 
         \pg.n2279_adj_998 , \pg.n26_adj_1190 , \pg.n22_adj_1187 , \pg.n20040 , 
         \pg.n8_adj_975 , \pg.n10_adj_976 , \pg.n2183_adj_1047 , 
         \pg.n24_adj_1174 , \pg.n20_adj_1169 , \pg.n29158 , \pg.n34_adj_1023 , 
         \pg.n24_adj_1022 , \pg.n38_adj_1036 , \pg.n24_adj_1186 , 
         \pg.n18_adj_1185 , \pg.n9_adj_1034 , \pg.n1415_adj_2150 , 
         \pg.n1319_adj_1056 , \pg.n29166 , \pg.n8_adj_809 , \pg.n10_adj_810 , 
         \pg.n2087_adj_1100 , \pg.n22_adj_1168 , \pg.n16_adj_1162 , 
         \pg.n16_adj_1627 , \pg.n20_adj_1628 , \pg.n1991_adj_1326 , 
         \pg.n2855_adj_1155 , \pg.n8_adj_1580 , \pg.n10_adj_1581 , 
         \pg.n7_adj_1161 , \pg.n8_adj_1159 , \pg.n8_adj_1183 , 
         \pg.n8_adj_1227 , \pg.n7_adj_1247 , \pg.n29154 , \pg.n22_adj_1554 , 
         \pg.n8_adj_1118 , \pg.n10_adj_1123 , \pg.n8_adj_1624 , 
         \pg.n10_adj_1625 , \pg.n17_adj_1617 , \pg.n16_adj_1601 , 
         \pg.n1895_adj_1379 , \pg.n1799_adj_1444 , \pg.n14_adj_1593 , 
         \pg.n15_adj_1594 , \pg.n29132 , \pg.n2567_adj_1346 , 
         \pg.n2471_adj_1414 , \pg.n9_adj_1477 , \pg.n8_adj_1598 , 
         \pg.n10_adj_1600 , \pg.n1703_adj_1489 , \pg.n20192 , 
         \pg.n10_adj_1571 , \pg.n14_adj_1572 , \pg.n2375_adj_1447 , 
         \pg.n26_adj_1774 , \pg.n22_adj_1773 , \pg.n20148 , \pg.n8_adj_1464 , 
         \pg.n10_adj_1466 , \pg.n12_adj_1560 , \pg.n20190 , \pg.n8_adj_1475 , 
         \pg.n2663_adj_1285 , \pg.n8_adj_1518 , \pg.n1511_adj_1525 , 
         \pg.n1319_adj_1655 , \pg.n1415_adj_1646 , \pg.n6_adj_1725 , 
         \pg.n8_adj_1540 , \pg.n10_adj_1543 , \pg.n2759_adj_1237 , 
         \pg.n8_adj_1531 , \pg.n10_adj_1532 , \pg.n8_adj_1552 , 
         \pg.n10_adj_1553 , \pg.n1607_adj_1506 , \pg.n8_adj_1556 , 
         \pg.n8_adj_1567 , \pg.n10_adj_1570 , \pg.n8_adj_1590 , 
         \pg.n7_adj_1591 , \pg.n24_adj_1578 , \pg.n9_adj_1583 , 
         \pg.n9_adj_1724 , \pg.n8_adj_1722 , \pg.n29212 , \pg.n1223_adj_1670 , 
         \pg.n19744 , \pg.n9_adj_1698 , \pg.n10_adj_1697 , \pg.n8_adj_1696 , 
         \pg.n7_adj_1695 , \pg.n8_adj_1694 , \pg.n7_adj_1700 , 
         \pg.n8_adj_1699 , \pg.n8_adj_1716 , \pg.n2855 , \pg.n34_adj_1720 , 
         \pg.n24_adj_1719 , \pg.n38_adj_1732 , \pg.n19874 , 
         \pg.n2279_adj_1807 , \pg.n8_adj_1452 , \pg.n7_adj_1453 , \pg.n29125 , 
         \pg.n24_adj_1882 , \pg.n20_adj_1881 , \pg.n29184 , \pg.n24_adj_1772 , 
         \pg.n18_adj_1771 , \pg.n8_adj_1769 , \pg.n2183_adj_1883 , 
         \pg.n2087_adj_2029 , \pg.n22_adj_1880 , \pg.n16_adj_1879 , 
         \pg.n2759_adj_1868 , \pg.n2663_adj_1944 , \pg.n5_adj_2278 , 
         \pg.n6_adj_2276 , \pg.n29041 , \pg.n19_adj_2253 , \pg.n20_adj_2252 , 
         \pg.n32_adj_2254 , \pg.n7_adj_1878 , \pg.n8_adj_1877 , 
         \pg.n1991_adj_2013 , \pg.n1895_adj_2012 , \pg.n8_adj_2787 , 
         \pg.n10_adj_2788 , \pg.n8_adj_2793 , \pg.n10_adj_2794 , 
         \pg.n8_adj_2059 , \pg.n10_adj_2062 , \pg.n2567_adj_1989 , 
         \pg.n2471_adj_2056 , \pg.n18_adj_2224 , \pg.n25_adj_2206 , 
         \pg.n1607_adj_2020 , \pg.n1511_adj_2104 , \pg.n6_adj_2747 , 
         \pg.n17_adj_2790 , \pg.n16_adj_2789 , \pg.n16_adj_2797 , 
         \pg.n20_adj_2798 , \pg.n2375_adj_2108 , \pg.n2279_adj_2167 , 
         \pg.n26_adj_2191 , \pg.n22_adj_2190 , \pg.n1799_adj_2028 , 
         \pg.n1703_adj_2025 , \pg.n12_adj_2766 , \pg.n20104 , 
         \pg.n10_adj_2764 , \pg.n15_adj_2784 , \pg.n14_adj_2783 , 
         \pg.n2183_adj_2332 , \pg.n24_adj_2855 , \pg.n20_adj_2854 , 
         \pg.n24_adj_2189 , \pg.n18_adj_2177 , \pg.n16_adj_2176 , 
         \pg.n26_adj_2226 , \pg.n20100 , \pg.n10_adj_2772 , \pg.n14_adj_2773 , 
         \pg.n1223_adj_1050 , \pg.n19876 , \pg.n7_adj_2722 , \pg.n8_adj_2719 , 
         \pg.n2855_adj_1819 , \pg.n34_adj_2307 , \pg.n24_adj_2306 , 
         \pg.n38_adj_2311 , \pg.n2087_adj_2374 , \pg.n22_adj_2846 , 
         \pg.n18_adj_2845 , \pg.n8_adj_2730 , \pg.n22_adj_2853 , 
         \pg.n16_adj_2852 , \pg.n19_adj_2836 , \pg.n12_adj_2834 , 
         \pg.n18_adj_2835 , \pg.n29243 , \pg.n1991_adj_2414 , 
         \pg.n1895_adj_2448 , \pg.n17_adj_2825 , \pg.n16_adj_2824 , 
         \pg.n6_adj_2832 , \pg.n1799_adj_2486 , \pg.n15_adj_2812 , 
         \pg.n14_adj_2811 , \pg.n8_adj_2741 , \pg.n12_adj_2823 , 
         \pg.n9_adj_2745 , \pg.n1703_adj_2538 , \pg.n9_adj_2803 , 
         \pg.n14_adj_2802 , \pg.n8_adj_2750 , \pg.n10_adj_2752 , \pg.n29033 , 
         \pg.n12_adj_2785 , \pg.n5_adj_2781 , \pg.n6_adj_2767 , 
         \pg.n1607_adj_2564 , \pg.n1511_adj_2588 , \pg.n8_adj_2748 , 
         \pg.n7_adj_2753 , \pg.n6_adj_2728 , \pg.n1415_adj_2606 , 
         \pg.n1319_adj_2607 , \pg.n6_adj_2715 , \pg.n4_adj_2699 , 
         \pg.n4_adj_2681 , \pg.n99_adj_2680 , \pg.n6_adj_2678 , n1223, 
         \pg.n4_adj_2632 , n29107, \pg.n5_adj_2656 , \pg.n8_adj_2760 , 
         \pg.n7_adj_2709 , \pg.n8_adj_2705 , \pg.n10_adj_2713 , 
         \pg.n9_adj_2714 , \pg.n8_adj_2712 , \pg.n20120 , \pg.n8_adj_2770 , 
         \pg.n10_adj_2771 , \pg.n8_adj_2777 , \pg.n8_adj_960 , 
         \pg.n10_adj_961 , \pg.n2567 , \pg.n20_adj_639 , \pg.n16_adj_405 , 
         \pg.n5_adj_297 , \pg.n6_adj_296 , \pg.n29200 , \pg.n29047 , 
         \pg.n29195 , \pg.n29031 , \pg.n13 , \pg.n20 , \pg.n8_adj_295 , 
         \pg.n6_adj_304 , \pg.n29023 , \pg.n5_adj_306 , \pg.n8_adj_305 , 
         \pg.n5_adj_310 , \pg.n8_adj_309 , \pg.n29136 , \pg.n29003 , 
         \pg.n29126 , \pg.n29048 , \pg.n6_adj_247 , \pg.n8_c , n102, n36470, 
         \pg.n8_adj_219 , \pg.n5_adj_224 , \pg.n6_adj_265 , \pg.n29159 , 
         \pg.n6_adj_319 , \pg.n6_adj_336 , \pg.n8_adj_365 , \pg.n5_adj_366 , 
         \pg.n4_adj_374 , \pg.n8_adj_394 , \pg.n5_adj_398 , \pg.n4_adj_402 , 
         \pg.n8_adj_441 , \pg.n5_adj_442 , \pg.n4_adj_446 , \pg.n23 , 
         \pg.n26_adj_451 , \pg.n24_adj_456 , \pg.n8_adj_476 , \pg.n5_adj_480 , 
         \pg.n4_adj_484 , \pg.n25_adj_507 , \pg.n28 , \pg.n8_adj_495 , 
         \pg.n5_adj_496 , \pg.n37_adj_2313 , \pg.n36_adj_2312 , 
         \pg.n35_adj_2314 , \pg.n4_adj_497 , \pg.n34 , n3143, \pg.n111_2[7] , 
         \pg.n26_adj_502 , \pg.n27 , \pg.n6_adj_520 , n14, \pg.n29059 , 
         \pg.n29207 , \pg.n156[0] , \pg.n156[1] , \pg.n3143_adj_527 , 
         \pg.n4_adj_2625 , \pg.n156[2] , \pg.n6_adj_2626 , \pg.n18_adj_529 , 
         \pg.n30_adj_530 , \pg.n28_adj_531 , \pg.n156[3] , \pg.n8_adj_2627 , 
         \pg.n156[4] , \pg.n10_adj_2630 , \pg.n29_adj_538 , \pg.n156[5] , 
         \pg.n12_adj_2631 , \pg.n27_adj_540 , \pg.n156[6] , \pg.n14_adj_2643 , 
         \pg.n156[7] , \pg.n16_adj_2644 , \pg.n156[8] , \pg.n18_adj_2645 , 
         \pg.n6_adj_593 , \pg.n29046 , \pg.n8_adj_565 , \pg.n5_adj_566 , 
         \pg.n35_adj_1735 , \pg.n36_adj_1733 , \pg.n37_adj_1734 , 
         \pg.n4_adj_567 , \pg.n34_adj_659 , \pg.n29194 , \pg.n19_adj_641 , 
         \pg.n29_adj_681 , \pg.n32_adj_643 , \pg.n31_adj_662 , 
         \pg.n30_adj_648 , \pg.n31_adj_732 , \pg.n156[9] , \pg.n20212 , 
         \pg.n7_adj_2647 , \pg.n3143_adj_683 , \pg.n38_adj_888 , \pg.n256[2] , 
         \pg.n4_adj_2666 , \pg.n6_adj_2667 , \pg.n256[3] , \pg.n8_adj_2668 , 
         \pg.n256[4] , \pg.n10_adj_2669 , \pg.n8_adj_686 , \pg.n256[5] , 
         \pg.n12_adj_2670 , \pg.n256[6] , \pg.n14_adj_2671 , \pg.n30_adj_691 , 
         \pg.n33_adj_712 , \pg.n34_adj_692 , \pg.n32_adj_693 , \pg.n256[7] , 
         \pg.n16_adj_2672 , \pg.n256[8] , \pg.n18_adj_2673 , 
         \pg.n3143_adj_789 , \pg.n211[7] , \pg.n20142 , \pg.n53_adj_723 , 
         \pg.n35_adj_1044 , \pg.n36_adj_1037 , \pg.n37_adj_1043 , 
         \pg.n47_adj_726 , \pg.n49 , \pg.n29_adj_731 , \pg.n6_adj_1702 , 
         \pg.n29026 , \pg.n31_adj_974 , \pg.n33_adj_973 , \pg.n38 , 
         \pg.n211[2] , \pg.n30_adj_942 , \pg.n25_adj_1256 , \pg.n20188 , 
         \pg.n27_adj_929 , \pg.n25_adj_908 , \pg.n28_adj_905 , 
         \pg.n26_adj_906 , \pg.n29_adj_928 , \pg.n53_adj_822 , 
         \pg.n35_adj_1588 , \pg.n38_adj_1585 , \pg.n36_adj_1586 , 
         \pg.n37_adj_1587 , \pg.n34_adj_1579 , \pg.n47_adj_826 , 
         \pg.n49_adj_829 , \pg.n28_adj_940 , \pg.n20022 , \pg.n32_adj_941 , 
         \pg.n29_adj_842 , \pg.n10_adj_939 , \pg.n28_adj_919 , 
         \pg.n10_adj_913 , \pg.n18_adj_915 , \pg.n23_adj_1273 , 
         \pg.n26_adj_1248 , \pg.n24_adj_1249 , \pg.n256[9] , \pg.n267 , 
         \pg.n211[4] , \pg.n211[3] , \pg.n6_adj_2652 , \pg.n8_adj_2654 , 
         \pg.n211[6] , \pg.n211[8] , \pg.n33_adj_1019 , \pg.n34_adj_979 , 
         \pg.n35_adj_1005 , \pg.n22_adj_1035 , \pg.n20032 , \pg.n34_adj_969 , 
         \pg.n32_adj_972 , \pg.n30_adj_917 , \pg.n29_adj_944 , 
         \pg.n31_adj_943 , \pg.n30_adj_964 , \pg.n20210 , \pg.n10_adj_1184 , 
         \pg.n21_adj_1132 , \pg.n20_adj_1124 , \pg.n19_adj_1129 , 
         \pg.n33_adj_1569 , \pg.n36_adj_1558 , \pg.n34_adj_1561 , 
         \pg.n35_adj_1563 , \pg.n20180 , \pg.n32_adj_1557 , \pg.n22_adj_1584 , 
         \pg.n20200 , \pg.n31_adj_1541 , \pg.n34_adj_1534 , \pg.n32_adj_1535 , 
         \pg.n33_adj_1536 , \pg.n31_adj_1527 , \pg.n32_adj_1524 , 
         \pg.n30_adj_1526 , \pg.n29_adj_1528 , \pg.n30_adj_1533 , \pg.n20174 , 
         \pg.n27_adj_1508 , \pg.n30_adj_1479 , \pg.n28_adj_1482 , 
         \pg.n29_adj_1507 , \pg.n18_adj_1478 , \pg.n26_adj_1468 , 
         \pg.n28_adj_1523 , \pg.n20168 , \pg.n18_adj_1626 , \pg.n20198 , 
         \pg.n10_adj_1520 , \pg.n25_adj_1470 , \pg.n28_adj_1467 , 
         \pg.n27_adj_1469 , \pg.n10_adj_1476 , \pg.n20196 , \pg.n20158 , 
         \pg.n25_adj_1456 , \pg.n23_adj_1459 , \pg.n26_adj_1454 , 
         \pg.n24_adj_1455 , \pg.n10_adj_1546 , \pg.n20186 , \pg.n10_adj_1559 , 
         \pg.n33_adj_1709 , \pg.n36_adj_1705 , \pg.n34_adj_1706 , 
         \pg.n35_adj_1707 , \pg.n6_adj_1721 , \pg.n22_adj_1731 , \pg.n29165 , 
         \pg.n10_adj_1723 , \pg.n10_adj_1717 , \pg.n29040 , \pg.n29174 , 
         \pg.n21_adj_1704 , \pg.n32_adj_1703 , n5, \pg.n4_adj_2590 , 
         \pg.n6_adj_2595 , \pg.n111_2[4] , \pg.n111_2[3] , \pg.n111_2[5] , 
         \pg.n111_2[8] , \pg.n33_adj_2302 , \pg.n36_adj_2298 , 
         \pg.n34_adj_2299 , \pg.n35_adj_2300 , \pg.n21_adj_2297 , 
         \pg.n32_adj_2296 , \pg.n22_adj_2310 , \pg.n10_adj_1770 , 
         \pg.n21_adj_2101 , \pg.n29093 , \pg.n29010 , \pg.n6_adj_2308 , 
         \pg.n31_adj_2288 , \pg.n34_adj_2284 , \pg.n32_adj_2286 , 
         \pg.n33_adj_2287 , \pg.n30_adj_2281 , \pg.n29090 , \pg.n28988 , 
         \pg.n29_adj_2266 , \pg.n30_adj_2255 , \pg.n31_adj_2265 , 
         \pg.n20_adj_2065 , \pg.n19_adj_2066 , \pg.n27_adj_2244 , 
         \pg.n8_adj_2275 , \pg.n30_adj_2241 , \pg.n29_adj_2243 , 
         \pg.n28_adj_2242 , \pg.n18_adj_2239 , rgb_c_3, \pg.rgb_c_0_N_99 , 
         \pg.n6_adj_2646 , rgb_c_1, rgb_c_0_N_98, rgb_c_3_N_92, 
         \pg.rgb_c_3_N_94 , \pg.rgb_c_3_N_93 , rgb_c_2, rgb_c_0, 
         \myvga.n30533 , \myvga.n19972 , \pg.n29227 , \pg.n29072 , 
         \pg.n25_adj_2228 , \pg.n28_adj_2225 , \pg.n27_adj_2227 , 
         \pg.n18_adj_2795 , \pg.n20084 , \pg.n10_adj_2757 , \pg.n20078 , 
         \pg.n29177 , \pg.n7_adj_2779 , \pg.n20088 , \pg.n29218 , \pg.n29067 , 
         \pg.n4_adj_2223 , \pg.n5_adj_2222 , \pg.n26_adj_2202 , 
         \pg.n24_adj_2205 , \pg.n23_adj_2207 , \pg.n8_adj_2220 , 
         \pg.n4_adj_2201 , \pg.n5_adj_2200 , \pg.n10_adj_2731 , 
         \pg.n10_adj_2744 , \pg.n20112 , \pg.n8_adj_2171 , \pg.n5_adj_2172 , 
         \pg.n4_adj_2175 , \pg.n8_adj_2199 , \pg.n6_adj_2235 , 
         \pg.n6_adj_2251 , \pg.n6_adj_2295 , \pg.n4_adj_2851 , 
         \pg.n5_adj_2850 , \pg.n8_adj_2849 , \pg.n13_adj_2844 , 
         \pg.n20_adj_2843 , \pg.n29142 , \pg.n29017 , \pg.n29074 , 
         \pg.n4_adj_2822 , \pg.n5_adj_2821 , \pg.n4_adj_2810 , 
         \pg.n5_adj_2809 , \pg.n8_adj_2806 , \pg.n29148 , \pg.n29009 , n19062, 
         int60clk_N_112, \pg.n111_2[1] , \pg.n8_adj_2763 , \pg.n8_adj_2611 , 
         \pg.n29083 , \pg.n29071 , \pg.n29230 , \pg.n29060 , \pg.n10_adj_2613 , 
         \pg.n12_adj_2616 , \pg.n14_adj_2618 , \pg.n16_adj_2620 , n11, 
         \pg.n111_2[9] , \pg.n18_adj_2624 , \pg.n11771 , \pg.n8_adj_2697 , 
         \pg.n45353 , int60clk_N_113, \pg.n19964 , \pg.n4_adj_2651 , 
         \pg.n8_adj_2653 , \pg.n10_adj_2657 , \pg.n211[5] , \pg.n12_adj_2661 , 
         \pg.n14_adj_2663 , \pg.n16_adj_2665 , \pg.n211[9] , \pg.n222 , 
         \pg.n18_adj_2674 , n8, n36468, n102_adj_3132, \pg.n5_adj_2698 , 
         \pg.n6_adj_2723 , \pg.n6_adj_2742 , \pg.n6_adj_2801 , 
         \pg.n8_adj_2819 , \pg.n6_adj_2842 , n103_adj_3131, n103, 
         int60clk_N_114, \myvga.n14_adj_118 , \myvga.n13 , \myvga.n10 , 
         \myvga.n16 , \myvga.n11_c , \myvga.VSYNC_c_N_101 , VSYNC_c, 
         \myvga.HSYNC_c_N_100 , HSYNC_c, \nes_control.n14_adj_115 , 
         \nes_control.nes_latch_c_N_103 , \nes_control.n15_adj_116 , 
         \nes_control.nes_clock_c_enable_8 , \nes_control.nes_latch_c_N_102 , 
         nes_latch_c, ext12clk_c, \pll.lscc_pll_inst.feedback_w , test_out_c, 
         nes_data_c, nes_outs_c_0, nes_outs_c_1, nes_outs_c_2, nes_outs_c_3, 
         nes_outs_c_4, nes_outs_c_5, nes_outs_c_6, nes_outs_c_7;

  pg_SLICE_0 \pg.SLICE_0 ( .D1(\pg.n49271 ), .C1(VCC_net), .B1(\pg.n2161 ), 
    .D0(\pg.n22837 ), .B0(\pg.n2162 ), .CIN0(\pg.n22837 ), .CIN1(\pg.n49271 ), 
    .F0(\pg.n2215_adj_3048[19] ), .F1(\pg.n2215_adj_3048[20] ), 
    .COUT1(\pg.n22839 ), .COUT0(\pg.n49271 ));
  pg_SLICE_1 \pg.SLICE_1 ( .D1(\pg.n49274 ), .C1(VCC_net), .B1(\pg.n2159 ), 
    .D0(\pg.n22839 ), .C0(VCC_net), .B0(\pg.n2160_adj_119 ), 
    .CIN0(\pg.n22839 ), .CIN1(\pg.n49274 ), .F0(\pg.n2215_adj_3048[21] ), 
    .F1(\pg.n2215_adj_3048[22] ), .COUT1(\pg.n22841 ), .COUT0(\pg.n49274 ));
  pg_SLICE_2 \pg.SLICE_2 ( .D1(\pg.n49277 ), .C1(VCC_net), .B1(\pg.n2157 ), 
    .D0(\pg.n22841 ), .C0(VCC_net), .B0(\pg.n2158 ), .CIN0(\pg.n22841 ), 
    .CIN1(\pg.n49277 ), .F0(\pg.n2215_adj_3048[23] ), 
    .F1(\pg.n2215_adj_3048[24] ), .COUT1(\pg.n22843 ), .COUT0(\pg.n49277 ));
  pg_SLICE_3 \pg.SLICE_3 ( .D1(\pg.n49280 ), .C1(VCC_net), .B1(\pg.n2155 ), 
    .D0(\pg.n22843 ), .C0(VCC_net), .B0(\pg.n2156 ), .CIN0(\pg.n22843 ), 
    .CIN1(\pg.n49280 ), .F0(\pg.n2215_adj_3048[25] ), 
    .F1(\pg.n2215_adj_3048[26] ), .COUT1(\pg.n22845 ), .COUT0(\pg.n49280 ));
  pg_SLICE_4 \pg.SLICE_4 ( .D1(\pg.n49316 ), .C1(VCC_net), .B1(\pg.n2153 ), 
    .D0(\pg.n22845 ), .C0(VCC_net), .B0(\pg.n2154 ), .CIN0(\pg.n22845 ), 
    .CIN1(\pg.n49316 ), .F0(\pg.n2215_adj_3048[27] ), 
    .F1(\pg.n2215_adj_3048[28] ), .COUT1(\pg.n22847 ), .COUT0(\pg.n49316 ));
  pg_SLICE_5 \pg.SLICE_5 ( .D1(\pg.n49319 ), .C1(VCC_net), .B1(\pg.n2151 ), 
    .D0(\pg.n22847 ), .C0(VCC_net), .B0(\pg.n2152 ), .CIN0(\pg.n22847 ), 
    .CIN1(\pg.n49319 ), .F0(\pg.n2215_adj_3048[29] ), 
    .F1(\pg.n2215_adj_3048[30] ), .COUT0(\pg.n49319 ));
  pg_SLICE_6 \pg.SLICE_6 ( .D1(\pg.n49292 ), .C1(VCC_net), .B1(\pg.n358 ), 
    .CIN1(\pg.n49292 ), .F1(\pg.n2311[11] ), .COUT1(\pg.n22851 ), 
    .COUT0(\pg.n49292 ));
  pg_SLICE_7 \pg.SLICE_7 ( .D1(\pg.n49295 ), .C1(VCC_net), .B1(\pg.n2264 ), 
    .D0(\pg.n22851 ), .B0(\pg.n2265 ), .CIN0(\pg.n22851 ), .CIN1(\pg.n49295 ), 
    .F0(\pg.n2311[12] ), .F1(\pg.n2311[13] ), .COUT1(\pg.n22853 ), 
    .COUT0(\pg.n49295 ));
  pg_SLICE_8 \pg.SLICE_8 ( .D1(\pg.n49298 ), .C1(VCC_net), .B1(\pg.n2262 ), 
    .D0(\pg.n22853 ), .C0(VCC_net), .B0(\pg.n2263 ), .CIN0(\pg.n22853 ), 
    .CIN1(\pg.n49298 ), .F0(\pg.n2311[14] ), .F1(\pg.n2311[15] ), 
    .COUT1(\pg.n22855 ), .COUT0(\pg.n49298 ));
  pg_SLICE_9 \pg.SLICE_9 ( .D1(\pg.n49301 ), .C1(VCC_net), .B1(\pg.n2260 ), 
    .D0(\pg.n22855 ), .C0(VCC_net), .B0(\pg.n2261 ), .CIN0(\pg.n22855 ), 
    .CIN1(\pg.n49301 ), .F0(\pg.n2311[16] ), .F1(\pg.n2311[17] ), 
    .COUT1(\pg.n22857 ), .COUT0(\pg.n49301 ));
  pg_SLICE_10 \pg.SLICE_10 ( .D1(\pg.n49304 ), .C1(VCC_net), 
    .B1(\pg.n2258_adj_123 ), .D0(\pg.n22857 ), .B0(\pg.n2259 ), 
    .CIN0(\pg.n22857 ), .CIN1(\pg.n49304 ), .F0(\pg.n2311[18] ), 
    .F1(\pg.n2311[19] ), .COUT1(\pg.n22859 ), .COUT0(\pg.n49304 ));
  pg_SLICE_11 \pg.SLICE_11 ( .D1(\pg.n49307 ), .C1(VCC_net), 
    .B1(\pg.n2256_adj_124 ), .D0(\pg.n22859 ), .C0(VCC_net), .B0(\pg.n2257 ), 
    .CIN0(\pg.n22859 ), .CIN1(\pg.n49307 ), .F0(\pg.n2311[20] ), 
    .F1(\pg.n2311[21] ), .COUT1(\pg.n22861 ), .COUT0(\pg.n49307 ));
  pg_SLICE_12 \pg.SLICE_12 ( .D1(\pg.n49310 ), .C1(VCC_net), .B1(\pg.n2254 ), 
    .D0(\pg.n22861 ), .C0(VCC_net), .B0(\pg.n2255 ), .CIN0(\pg.n22861 ), 
    .CIN1(\pg.n49310 ), .F0(\pg.n2311[22] ), .F1(\pg.n2311[23] ), 
    .COUT1(\pg.n22863 ), .COUT0(\pg.n49310 ));
  pg_SLICE_13 \pg.SLICE_13 ( .D1(\pg.n49313 ), .C1(VCC_net), .B1(\pg.n2252 ), 
    .D0(\pg.n22863 ), .C0(VCC_net), .B0(\pg.n2253 ), .CIN0(\pg.n22863 ), 
    .CIN1(\pg.n49313 ), .F0(\pg.n2311[24] ), .F1(\pg.n2311[25] ), 
    .COUT1(\pg.n22865 ), .COUT0(\pg.n49313 ));
  pg_SLICE_14 \pg.SLICE_14 ( .D1(\pg.n49349 ), .C1(VCC_net), .B1(\pg.n2250 ), 
    .D0(\pg.n22865 ), .C0(VCC_net), .B0(\pg.n2251 ), .CIN0(\pg.n22865 ), 
    .CIN1(\pg.n49349 ), .F0(\pg.n2311[26] ), .F1(\pg.n2311[27] ), 
    .COUT1(\pg.n22867 ), .COUT0(\pg.n49349 ));
  pg_SLICE_15 \pg.SLICE_15 ( .D1(\pg.n49352 ), .C1(VCC_net), .B1(\pg.n2248 ), 
    .D0(\pg.n22867 ), .C0(VCC_net), .B0(\pg.n2249 ), .CIN0(\pg.n22867 ), 
    .CIN1(\pg.n49352 ), .F0(\pg.n2311[28] ), .F1(\pg.n2311[29] ), 
    .COUT1(\pg.n22869 ), .COUT0(\pg.n49352 ));
  pg_SLICE_16 \pg.SLICE_16 ( .D1(\pg.n49355 ), .D0(\pg.n22869 ), .C0(VCC_net), 
    .B0(\pg.n2247 ), .CIN0(\pg.n22869 ), .CIN1(\pg.n49355 ), 
    .F0(\pg.n2311[30] ), .COUT0(\pg.n49355 ));
  pg_SLICE_17 \pg.SLICE_17 ( .D1(\pg.n49322 ), .C1(VCC_net), .B1(\pg.n359 ), 
    .CIN1(\pg.n49322 ), .F1(\pg.n2407[10] ), .COUT1(\pg.n22872 ), 
    .COUT0(\pg.n49322 ));
  pg_SLICE_18 \pg.SLICE_18 ( .D1(\pg.n49325 ), .C1(VCC_net), .B1(\pg.n2361 ), 
    .D0(\pg.n22872 ), .B0(\pg.n2362 ), .CIN0(\pg.n22872 ), .CIN1(\pg.n49325 ), 
    .F0(\pg.n2407[11] ), .F1(\pg.n2407[12] ), .COUT1(\pg.n22874 ), 
    .COUT0(\pg.n49325 ));
  pg_SLICE_19 \pg.SLICE_19 ( .D1(\pg.n49328 ), .C1(VCC_net), .B1(\pg.n2359 ), 
    .D0(\pg.n22874 ), .C0(VCC_net), .B0(\pg.n2360 ), .CIN0(\pg.n22874 ), 
    .CIN1(\pg.n49328 ), .F0(\pg.n2407[13] ), .F1(\pg.n2407[14] ), 
    .COUT1(\pg.n22876 ), .COUT0(\pg.n49328 ));
  pg_SLICE_20 \pg.SLICE_20 ( .D1(\pg.n49331 ), .C1(VCC_net), .B1(\pg.n2357 ), 
    .D0(\pg.n22876 ), .C0(VCC_net), .B0(\pg.n2358 ), .CIN0(\pg.n22876 ), 
    .CIN1(\pg.n49331 ), .F0(\pg.n2407[15] ), .F1(\pg.n2407[16] ), 
    .COUT1(\pg.n22878 ), .COUT0(\pg.n49331 ));
  pg_SLICE_21 \pg.SLICE_21 ( .D1(\pg.n49334 ), .C1(VCC_net), .B1(\pg.n2355 ), 
    .D0(\pg.n22878 ), .B0(\pg.n2356 ), .CIN0(\pg.n22878 ), .CIN1(\pg.n49334 ), 
    .F0(\pg.n2407[17] ), .F1(\pg.n2407[18] ), .COUT1(\pg.n22880 ), 
    .COUT0(\pg.n49334 ));
  pg_SLICE_22 \pg.SLICE_22 ( .D1(\pg.n49337 ), .C1(VCC_net), .B1(\pg.n2353 ), 
    .D0(\pg.n22880 ), .C0(VCC_net), .B0(\pg.n2354 ), .CIN0(\pg.n22880 ), 
    .CIN1(\pg.n49337 ), .F0(\pg.n2407[19] ), .F1(\pg.n2407[20] ), 
    .COUT1(\pg.n22882 ), .COUT0(\pg.n49337 ));
  pg_SLICE_23 \pg.SLICE_23 ( .D1(\pg.n49340 ), .C1(VCC_net), .B1(\pg.n2351 ), 
    .D0(\pg.n22882 ), .C0(VCC_net), .B0(\pg.n2352 ), .CIN0(\pg.n22882 ), 
    .CIN1(\pg.n49340 ), .F0(\pg.n2407[21] ), .F1(\pg.n2407[22] ), 
    .COUT1(\pg.n22884 ), .COUT0(\pg.n49340 ));
  pg_SLICE_24 \pg.SLICE_24 ( .D1(\pg.n49343 ), .C1(VCC_net), .B1(\pg.n2349 ), 
    .D0(\pg.n22884 ), .C0(VCC_net), .B0(\pg.n2350 ), .CIN0(\pg.n22884 ), 
    .CIN1(\pg.n49343 ), .F0(\pg.n2407[23] ), .F1(\pg.n2407[24] ), 
    .COUT1(\pg.n22886 ), .COUT0(\pg.n49343 ));
  pg_SLICE_25 \pg.SLICE_25 ( .D1(\pg.n49346 ), .C1(VCC_net), .B1(\pg.n2347 ), 
    .D0(\pg.n22886 ), .C0(VCC_net), .B0(\pg.n2348 ), .CIN0(\pg.n22886 ), 
    .CIN1(\pg.n49346 ), .F0(\pg.n2407[25] ), .F1(\pg.n2407[26] ), 
    .COUT1(\pg.n22888 ), .COUT0(\pg.n49346 ));
  pg_SLICE_26 \pg.SLICE_26 ( .D1(\pg.n49385 ), .C1(VCC_net), .B1(\pg.n2345 ), 
    .D0(\pg.n22888 ), .C0(VCC_net), .B0(\pg.n2346 ), .CIN0(\pg.n22888 ), 
    .CIN1(\pg.n49385 ), .F0(\pg.n2407[27] ), .F1(\pg.n2407[28] ), 
    .COUT1(\pg.n22890 ), .COUT0(\pg.n49385 ));
  pg_SLICE_27 \pg.SLICE_27 ( .D1(\pg.n49388 ), .C1(VCC_net), .B1(\pg.n2343 ), 
    .D0(\pg.n22890 ), .C0(VCC_net), .B0(\pg.n2344 ), .CIN0(\pg.n22890 ), 
    .CIN1(\pg.n49388 ), .F0(\pg.n2407[29] ), .F1(\pg.n2407[30] ), 
    .COUT0(\pg.n49388 ));
  pg_SLICE_28 \pg.SLICE_28 ( .D1(\pg.n49358 ), .C1(VCC_net), .B1(\pg.n360 ), 
    .CIN1(\pg.n49358 ), .F1(\pg.n2503[9] ), .COUT1(\pg.n22894 ), 
    .COUT0(\pg.n49358 ));
  pg_SLICE_29 \pg.SLICE_29 ( .D1(\pg.n49361 ), .C1(VCC_net), .B1(\pg.n2458 ), 
    .D0(\pg.n22894 ), .B0(\pg.n2459 ), .CIN0(\pg.n22894 ), .CIN1(\pg.n49361 ), 
    .F0(\pg.n2503[10] ), .F1(\pg.n2503[11] ), .COUT1(\pg.n22896 ), 
    .COUT0(\pg.n49361 ));
  pg_SLICE_30 \pg.SLICE_30 ( .D1(\pg.n49364 ), .C1(VCC_net), .B1(\pg.n2456 ), 
    .D0(\pg.n22896 ), .C0(VCC_net), .B0(\pg.n2457 ), .CIN0(\pg.n22896 ), 
    .CIN1(\pg.n49364 ), .F0(\pg.n2503[12] ), .F1(\pg.n2503[13] ), 
    .COUT1(\pg.n22898 ), .COUT0(\pg.n49364 ));
  pg_SLICE_31 \pg.SLICE_31 ( .D1(\pg.n49367 ), .C1(VCC_net), .B1(\pg.n2454 ), 
    .D0(\pg.n22898 ), .C0(VCC_net), .B0(\pg.n2455 ), .CIN0(\pg.n22898 ), 
    .CIN1(\pg.n49367 ), .F0(\pg.n2503[14] ), .F1(\pg.n2503[15] ), 
    .COUT1(\pg.n22900 ), .COUT0(\pg.n49367 ));
  pg_SLICE_32 \pg.SLICE_32 ( .D1(\pg.n49370 ), .C1(VCC_net), .B1(\pg.n2452 ), 
    .D0(\pg.n22900 ), .B0(\pg.n2453 ), .CIN0(\pg.n22900 ), .CIN1(\pg.n49370 ), 
    .F0(\pg.n2503[16] ), .F1(\pg.n2503[17] ), .COUT1(\pg.n22902 ), 
    .COUT0(\pg.n49370 ));
  pg_SLICE_33 \pg.SLICE_33 ( .D1(\pg.n49373 ), .C1(VCC_net), .B1(\pg.n2450 ), 
    .D0(\pg.n22902 ), .C0(VCC_net), .B0(\pg.n2451 ), .CIN0(\pg.n22902 ), 
    .CIN1(\pg.n49373 ), .F0(\pg.n2503[18] ), .F1(\pg.n2503[19] ), 
    .COUT1(\pg.n22904 ), .COUT0(\pg.n49373 ));
  pg_SLICE_34 \pg.SLICE_34 ( .D1(\pg.n49262 ), .C1(VCC_net), .B1(\pg.n2167 ), 
    .D0(\pg.n22831 ), .B0(\pg.n2168 ), .CIN0(\pg.n22831 ), .CIN1(\pg.n49262 ), 
    .F0(\pg.n2215_adj_3048[13] ), .F1(\pg.n2215_adj_3048[14] ), 
    .COUT1(\pg.n22833 ), .COUT0(\pg.n49262 ));
  pg_SLICE_35 \pg.SLICE_35 ( .D1(\pg.n48431 ), .C1(VCC_net), .B1(\pg.n1585 ), 
    .D0(\pg.n22324 ), .B0(\pg.n1586 ), .CIN0(\pg.n22324 ), .CIN1(\pg.n48431 ), 
    .F0(\pg.n1639_adj_3049[19] ), .F1(\pg.n1639_adj_3049[20] ), 
    .COUT1(\pg.n22326 ), .COUT0(\pg.n48431 ));
  pg_SLICE_36 \pg.SLICE_36 ( .D1(\pg.n48428 ), .C1(VCC_net), .B1(\pg.n351 ), 
    .CIN1(\pg.n48428 ), .F1(\pg.n1639_adj_3049[18] ), .COUT1(\pg.n22324 ), 
    .COUT0(\pg.n48428 ));
  pg_SLICE_37 \pg.SLICE_37 ( .D1(\pg.n48449 ), .D0(\pg.n22321 ), .C0(VCC_net), 
    .B0(\pg.n1479 ), .CIN0(\pg.n22321 ), .CIN1(\pg.n48449 ), 
    .F0(\pg.n1543_adj_3050[30] ), .COUT0(\pg.n48449 ));
  pg_SLICE_38 \pg.SLICE_38 ( .D1(\pg.n48446 ), .C1(VCC_net), .B1(\pg.n1480 ), 
    .D0(\pg.n22319 ), .C0(VCC_net), .B0(\pg.n1481 ), .CIN0(\pg.n22319 ), 
    .CIN1(\pg.n48446 ), .F0(\pg.n1543_adj_3050[28] ), 
    .F1(\pg.n1543_adj_3050[29] ), .COUT1(\pg.n22321 ), .COUT0(\pg.n48446 ));
  pg_SLICE_39 \pg.SLICE_39 ( .D1(\pg.n48596 ), .C1(VCC_net), 
    .B1(\pg.n2159_adj_126 ), .D0(\pg.n22431 ), .C0(VCC_net), 
    .B0(\pg.n2160_adj_125 ), .CIN0(\pg.n22431 ), .CIN1(\pg.n48596 ), 
    .F0(\pg.n2215_adj_3051[21] ), .F1(\pg.n2215_adj_3051[22] ), 
    .COUT1(\pg.n22433 ), .COUT0(\pg.n48596 ));
  pg_SLICE_40 \pg.SLICE_40 ( .D1(\pg.n48593 ), .C1(VCC_net), 
    .B1(\pg.n2161_adj_130 ), .D0(\pg.n22429 ), .B0(\pg.n2162_adj_129 ), 
    .CIN0(\pg.n22429 ), .CIN1(\pg.n48593 ), .F0(\pg.n2215_adj_3051[19] ), 
    .F1(\pg.n2215_adj_3051[20] ), .COUT1(\pg.n22431 ), .COUT0(\pg.n48593 ));
  pg_SLICE_41 \pg.SLICE_41 ( .D1(\pg.n48590 ), .C1(VCC_net), .B1(\pg.n2163 ), 
    .D0(\pg.n22427 ), .C0(VCC_net), .B0(\pg.n2164 ), .CIN0(\pg.n22427 ), 
    .CIN1(\pg.n48590 ), .F0(\pg.n2215_adj_3051[17] ), 
    .F1(\pg.n2215_adj_3051[18] ), .COUT1(\pg.n22429 ), .COUT0(\pg.n48590 ));
  pg_SLICE_42 \pg.SLICE_42 ( .D1(\pg.n48587 ), .C1(VCC_net), .B1(\pg.n2165 ), 
    .D0(\pg.n22425 ), .C0(VCC_net), .B0(\pg.n2166 ), .CIN0(\pg.n22425 ), 
    .CIN1(\pg.n48587 ), .F0(\pg.n2215_adj_3051[15] ), 
    .F1(\pg.n2215_adj_3051[16] ), .COUT1(\pg.n22427 ), .COUT0(\pg.n48587 ));
  pg_SLICE_43 \pg.SLICE_43 ( .D1(\pg.n48737 ), .C1(VCC_net), .B1(\pg.n2541 ), 
    .D0(\pg.n22523 ), .C0(VCC_net), .B0(\pg.n2542 ), .CIN0(\pg.n22523 ), 
    .CIN1(\pg.n48737 ), .F0(\pg.n2599[23] ), .F1(\pg.n2599[24] ), 
    .COUT1(\pg.n22525 ), .COUT0(\pg.n48737 ));
  pg_SLICE_44 \pg.SLICE_44 ( .D1(\pg.n48734 ), .C1(VCC_net), .B1(\pg.n2543 ), 
    .D0(\pg.n22521 ), .C0(VCC_net), .B0(\pg.n2544 ), .CIN0(\pg.n22521 ), 
    .CIN1(\pg.n48734 ), .F0(\pg.n2599[21] ), .F1(\pg.n2599[22] ), 
    .COUT1(\pg.n22523 ), .COUT0(\pg.n48734 ));
  pg_SLICE_45 \pg.SLICE_45 ( .D1(\pg.n48857 ), .C1(VCC_net), .B1(\pg.n2830 ), 
    .D0(\pg.n22600 ), .C0(VCC_net), .B0(\pg.n2831 ), .CIN0(\pg.n22600 ), 
    .CIN1(\pg.n48857 ), .F0(\pg.n2887[22] ), .F1(\pg.n2887[23] ), 
    .COUT1(\pg.n22602 ), .COUT0(\pg.n48857 ));
  pg_SLICE_46 \pg.SLICE_46 ( .D1(\pg.n49259 ), .C1(VCC_net), .B1(\pg.n357 ), 
    .CIN1(\pg.n49259 ), .F1(\pg.n2215_adj_3048[12] ), .COUT1(\pg.n22831 ), 
    .COUT0(\pg.n49259 ));
  pg_SLICE_47 \pg.SLICE_47 ( .D1(\pg.n49289 ), .D0(\pg.n22828 ), .C0(VCC_net), 
    .B0(\pg.n2055 ), .CIN0(\pg.n22828 ), .CIN1(\pg.n49289 ), 
    .F0(\pg.n2119_adj_3052[30] ), .COUT0(\pg.n49289 ));
  pg_SLICE_48 \pg.SLICE_48 ( .D1(\pg.n49286 ), .C1(VCC_net), .B1(\pg.n2056 ), 
    .D0(\pg.n22826 ), .C0(VCC_net), .B0(\pg.n2057 ), .CIN0(\pg.n22826 ), 
    .CIN1(\pg.n49286 ), .F0(\pg.n2119_adj_3052[28] ), 
    .F1(\pg.n2119_adj_3052[29] ), .COUT1(\pg.n22828 ), .COUT0(\pg.n49286 ));
  pg_SLICE_49 \pg.SLICE_49 ( .D1(\pg.n49283 ), .C1(VCC_net), .B1(\pg.n2058 ), 
    .D0(\pg.n22824 ), .C0(VCC_net), .B0(\pg.n2059 ), .CIN0(\pg.n22824 ), 
    .CIN1(\pg.n49283 ), .F0(\pg.n2119_adj_3052[26] ), 
    .F1(\pg.n2119_adj_3052[27] ), .COUT1(\pg.n22826 ), .COUT0(\pg.n49283 ));
  pg_SLICE_50 \pg.SLICE_50 ( .D1(\pg.n49250 ), .C1(VCC_net), .B1(\pg.n2060 ), 
    .D0(\pg.n22822 ), .C0(VCC_net), .B0(\pg.n2061_adj_138 ), 
    .CIN0(\pg.n22822 ), .CIN1(\pg.n49250 ), .F0(\pg.n2119_adj_3052[24] ), 
    .F1(\pg.n2119_adj_3052[25] ), .COUT1(\pg.n22824 ), .COUT0(\pg.n49250 ));
  pg_SLICE_51 \pg.SLICE_51 ( .D1(\pg.n49247 ), .C1(VCC_net), .B1(\pg.n2062 ), 
    .D0(\pg.n22820 ), .C0(VCC_net), .B0(\pg.n2063 ), .CIN0(\pg.n22820 ), 
    .CIN1(\pg.n49247 ), .F0(\pg.n2119_adj_3052[22] ), 
    .F1(\pg.n2119_adj_3052[23] ), .COUT1(\pg.n22822 ), .COUT0(\pg.n49247 ));
  pg_SLICE_52 \pg.SLICE_52 ( .D1(\pg.n48854 ), .C1(VCC_net), .B1(\pg.n2832 ), 
    .D0(\pg.n22598 ), .C0(VCC_net), .B0(\pg.n2833 ), .CIN0(\pg.n22598 ), 
    .CIN1(\pg.n48854 ), .F0(\pg.n2887[20] ), .F1(\pg.n2887[21] ), 
    .COUT1(\pg.n22600 ), .COUT0(\pg.n48854 ));
  pg_SLICE_53 \pg.SLICE_53 ( .D1(\pg.n48731 ), .C1(VCC_net), .B1(\pg.n2545 ), 
    .D0(\pg.n22519 ), .C0(VCC_net), .B0(\pg.n2546 ), .CIN0(\pg.n22519 ), 
    .CIN1(\pg.n48731 ), .F0(\pg.n2599[19] ), .F1(\pg.n2599[20] ), 
    .COUT1(\pg.n22521 ), .COUT0(\pg.n48731 ));
  pg_SLICE_54 \pg.SLICE_54 ( .D1(\pg.n48584 ), .C1(VCC_net), 
    .B1(\pg.n2167_adj_142 ), .D0(\pg.n22423 ), .B0(\pg.n2168_adj_141 ), 
    .CIN0(\pg.n22423 ), .CIN1(\pg.n48584 ), .F0(\pg.n2215_adj_3051[13] ), 
    .F1(\pg.n2215_adj_3051[14] ), .COUT1(\pg.n22425 ), .COUT0(\pg.n48584 ));
  pg_SLICE_55 \pg.SLICE_55 ( .D1(\pg.n48443 ), .C1(VCC_net), .B1(\pg.n1482 ), 
    .D0(\pg.n22317 ), .B0(\pg.n1483 ), .CIN0(\pg.n22317 ), .CIN1(\pg.n48443 ), 
    .F0(\pg.n1543_adj_3050[26] ), .F1(\pg.n1543_adj_3050[27] ), 
    .COUT1(\pg.n22319 ), .COUT0(\pg.n48443 ));
  pg_SLICE_56 \pg.SLICE_56 ( .D1(\pg.n50276 ), .B1(\pg.n2945 ), 
    .D0(\pg.n22197 ), .B0(\pg.n2946 ), .CIN0(\pg.n22197 ), .CIN1(\pg.n50276 ), 
    .F0(\pg.n2983[3] ), .F1(\pg.n2983[4] ), .COUT1(\pg.n22199 ), 
    .COUT0(\pg.n50276 ));
  pg_SLICE_57 \pg.SLICE_57 ( .D1(\pg.n49244 ), .C1(VCC_net), .B1(\pg.n2064 ), 
    .D0(\pg.n22818 ), .B0(\pg.n2065 ), .CIN0(\pg.n22818 ), .CIN1(\pg.n49244 ), 
    .F0(\pg.n2119_adj_3052[20] ), .F1(\pg.n2119_adj_3052[21] ), 
    .COUT1(\pg.n22820 ), .COUT0(\pg.n49244 ));
  pg_SLICE_58 \pg.SLICE_58 ( .D1(\pg.n48851 ), .C1(VCC_net), .B1(\pg.n2834 ), 
    .D0(\pg.n22596 ), .C0(VCC_net), .B0(\pg.n2835 ), .CIN0(\pg.n22596 ), 
    .CIN1(\pg.n48851 ), .F0(\pg.n2887[18] ), .F1(\pg.n2887[19] ), 
    .COUT1(\pg.n22598 ), .COUT0(\pg.n48851 ));
  pg_SLICE_59 \pg.SLICE_59 ( .D1(\pg.n48728 ), .C1(VCC_net), .B1(\pg.n2547 ), 
    .D0(\pg.n22517 ), .C0(VCC_net), .B0(\pg.n2548 ), .CIN0(\pg.n22517 ), 
    .CIN1(\pg.n48728 ), .F0(\pg.n2599[17] ), .F1(\pg.n2599[18] ), 
    .COUT1(\pg.n22519 ), .COUT0(\pg.n48728 ));
  pg_SLICE_60 \pg.SLICE_60 ( .D1(\pg.n48848 ), .C1(VCC_net), .B1(\pg.n2836 ), 
    .D0(\pg.n22594 ), .C0(VCC_net), .B0(\pg.n2837 ), .CIN0(\pg.n22594 ), 
    .CIN1(\pg.n48848 ), .F0(\pg.n2887[16] ), .F1(\pg.n2887[17] ), 
    .COUT1(\pg.n22596 ), .COUT0(\pg.n48848 ));
  pg_SLICE_61 \pg.SLICE_61 ( .D1(\pg.n48725 ), .C1(VCC_net), .B1(\pg.n2549 ), 
    .D0(\pg.n22515 ), .B0(\pg.n2550 ), .CIN0(\pg.n22515 ), .CIN1(\pg.n48725 ), 
    .F0(\pg.n2599[15] ), .F1(\pg.n2599[16] ), .COUT1(\pg.n22517 ), 
    .COUT0(\pg.n48725 ));
  pg_SLICE_62 \pg.SLICE_62 ( .D1(\pg.n48581 ), .C1(VCC_net), 
    .B1(\pg.n357_adj_145 ), .CIN1(\pg.n48581 ), .F1(\pg.n2215_adj_3051[12] ), 
    .COUT1(\pg.n22423 ), .COUT0(\pg.n48581 ));
  pg_SLICE_63 \pg.SLICE_63 ( .D1(\pg.n49241 ), .C1(VCC_net), .B1(\pg.n2066 ), 
    .D0(\pg.n22816 ), .C0(VCC_net), .B0(\pg.n2067_adj_148 ), 
    .CIN0(\pg.n22816 ), .CIN1(\pg.n49241 ), .F0(\pg.n2119_adj_3052[18] ), 
    .F1(\pg.n2119_adj_3052[19] ), .COUT1(\pg.n22818 ), .COUT0(\pg.n49241 ));
  pg_SLICE_64 \pg.SLICE_64 ( .D1(\pg.n48845 ), .C1(VCC_net), .B1(\pg.n2838 ), 
    .D0(\pg.n22592 ), .C0(VCC_net), .B0(\pg.n2839 ), .CIN0(\pg.n22592 ), 
    .CIN1(\pg.n48845 ), .F0(\pg.n2887[14] ), .F1(\pg.n2887[15] ), 
    .COUT1(\pg.n22594 ), .COUT0(\pg.n48845 ));
  pg_SLICE_65 \pg.SLICE_65 ( .D1(\pg.n48722 ), .C1(VCC_net), .B1(\pg.n2551 ), 
    .D0(\pg.n22513 ), .C0(VCC_net), .B0(\pg.n2552 ), .CIN0(\pg.n22513 ), 
    .CIN1(\pg.n48722 ), .F0(\pg.n2599[13] ), .F1(\pg.n2599[14] ), 
    .COUT1(\pg.n22515 ), .COUT0(\pg.n48722 ));
  pg_SLICE_66 \pg.SLICE_66 ( .D1(\pg.n48611 ), .D0(\pg.n22420 ), .C0(VCC_net), 
    .B0(\pg.n2055_adj_150 ), .CIN0(\pg.n22420 ), .CIN1(\pg.n48611 ), 
    .F0(\pg.n2119_adj_3053[30] ), .COUT0(\pg.n48611 ));
  pg_SLICE_67 \pg.SLICE_67 ( .D1(\pg.n48419 ), .C1(VCC_net), .B1(\pg.n1484 ), 
    .D0(\pg.n22315 ), .C0(VCC_net), .B0(\pg.n1485_adj_152 ), 
    .CIN0(\pg.n22315 ), .CIN1(\pg.n48419 ), .F0(\pg.n1543_adj_3050[24] ), 
    .F1(\pg.n1543_adj_3050[25] ), .COUT1(\pg.n22317 ), .COUT0(\pg.n48419 ));
  pg_SLICE_68 \pg.SLICE_68 ( .D1(\pg.n50273 ), .C1(VCC_net), .B1(\pg.n124 ), 
    .CIN1(\pg.n50273 ), .F1(\pg.n2983[2] ), .COUT1(\pg.n22197 ), 
    .COUT0(\pg.n50273 ));
  pg_SLICE_69 \pg.SLICE_69 ( .D1(\pg.n48416 ), .C1(VCC_net), .B1(\pg.n1486 ), 
    .D0(\pg.n22313 ), .C0(VCC_net), .B0(\pg.n1487 ), .CIN0(\pg.n22313 ), 
    .CIN1(\pg.n48416 ), .F0(\pg.n1543_adj_3050[22] ), 
    .F1(\pg.n1543_adj_3050[23] ), .COUT1(\pg.n22315 ), .COUT0(\pg.n48416 ));
  pg_SLICE_70 \pg.SLICE_70 ( .D1(\pg.n50315 ), .D0(\pg.n22194 ), .C0(VCC_net), 
    .B0(\pg.n2823 ), .CIN0(\pg.n22194 ), .CIN1(\pg.n50315 ), 
    .F0(\pg.n2887_adj_3054[30] ), .COUT0(\pg.n50315 ));
  pg_SLICE_71 \pg.SLICE_71 ( .D1(\pg.n50030 ), .C1(VCC_net), .B1(\pg.n118 ), 
    .CIN1(\pg.n50030 ), .F1(\pg.n2407_adj_3055[8] ), .COUT1(\pg.n22038 ), 
    .COUT0(\pg.n50030 ));
  pg_SLICE_72 \pg.SLICE_72 ( .D1(\pg.n50312 ), .C1(VCC_net), .B1(\pg.n2824 ), 
    .D0(\pg.n22192 ), .C0(VCC_net), .B0(\pg.n2825 ), .CIN0(\pg.n22192 ), 
    .CIN1(\pg.n50312 ), .F0(\pg.n2887_adj_3054[28] ), 
    .F1(\pg.n2887_adj_3054[29] ), .COUT1(\pg.n22194 ), .COUT0(\pg.n50312 ));
  pg_SLICE_73 \pg.SLICE_73 ( .D1(\pg.n50063 ), .D0(\pg.n22035 ), .C0(VCC_net), 
    .B0(\pg.n2247_adj_162 ), .CIN0(\pg.n22035 ), .CIN1(\pg.n50063 ), 
    .F0(\pg.n2311_adj_3056[30] ), .COUT0(\pg.n50063 ));
  pg_SLICE_74 \pg.SLICE_74 ( .D1(\pg.n49238 ), .C1(VCC_net), .B1(\pg.n2068 ), 
    .D0(\pg.n22814 ), .C0(VCC_net), .B0(\pg.n2069 ), .CIN0(\pg.n22814 ), 
    .CIN1(\pg.n49238 ), .F0(\pg.n2119_adj_3052[16] ), 
    .F1(\pg.n2119_adj_3052[17] ), .COUT1(\pg.n22816 ), .COUT0(\pg.n49238 ));
  pg_SLICE_75 \pg.SLICE_75 ( .D1(\pg.n48842 ), .C1(VCC_net), .B1(\pg.n2840 ), 
    .D0(\pg.n22590 ), .B0(\pg.n2841 ), .CIN0(\pg.n22590 ), .CIN1(\pg.n48842 ), 
    .F0(\pg.n2887[12] ), .F1(\pg.n2887[13] ), .COUT1(\pg.n22592 ), 
    .COUT0(\pg.n48842 ));
  pg_SLICE_76 \pg.SLICE_76 ( .D1(\pg.n49235 ), .C1(VCC_net), .B1(\pg.n2070 ), 
    .D0(\pg.n22812 ), .B0(\pg.n2071 ), .CIN0(\pg.n22812 ), .CIN1(\pg.n49235 ), 
    .F0(\pg.n2119_adj_3052[14] ), .F1(\pg.n2119_adj_3052[15] ), 
    .COUT1(\pg.n22814 ), .COUT0(\pg.n49235 ));
  pg_SLICE_77 \pg.SLICE_77 ( .D1(\pg.n48839 ), .C1(VCC_net), .B1(\pg.n2842 ), 
    .D0(\pg.n22588 ), .C0(VCC_net), .B0(\pg.n2843 ), .CIN0(\pg.n22588 ), 
    .CIN1(\pg.n48839 ), .F0(\pg.n2887[10] ), .F1(\pg.n2887[11] ), 
    .COUT1(\pg.n22590 ), .COUT0(\pg.n48839 ));
  pg_SLICE_78 \pg.SLICE_78 ( .D1(\pg.n48719 ), .C1(VCC_net), .B1(\pg.n2553 ), 
    .D0(\pg.n22511 ), .C0(VCC_net), .B0(\pg.n2554 ), .CIN0(\pg.n22511 ), 
    .CIN1(\pg.n48719 ), .F0(\pg.n2599[11] ), .F1(\pg.n2599[12] ), 
    .COUT1(\pg.n22513 ), .COUT0(\pg.n48719 ));
  pg_SLICE_79 \pg.SLICE_79 ( .D1(\pg.n48716 ), .C1(VCC_net), .B1(\pg.n2555 ), 
    .D0(\pg.n22509 ), .B0(\pg.n2556 ), .CIN0(\pg.n22509 ), .CIN1(\pg.n48716 ), 
    .F0(\pg.n2599[9] ), .F1(\pg.n2599[10] ), .COUT1(\pg.n22511 ), 
    .COUT0(\pg.n48716 ));
  pg_SLICE_80 \pg.SLICE_80 ( .D1(\pg.n48608 ), .C1(VCC_net), 
    .B1(\pg.n2056_adj_169 ), .D0(\pg.n22418 ), .C0(VCC_net), 
    .B0(\pg.n2057_adj_168 ), .CIN0(\pg.n22418 ), .CIN1(\pg.n48608 ), 
    .F0(\pg.n2119_adj_3053[28] ), .F1(\pg.n2119_adj_3053[29] ), 
    .COUT1(\pg.n22420 ), .COUT0(\pg.n48608 ));
  pg_SLICE_81 \pg.SLICE_81 ( .D1(\pg.n48413 ), .C1(VCC_net), .B1(\pg.n1488 ), 
    .D0(\pg.n22311 ), .B0(\pg.n1489 ), .CIN0(\pg.n22311 ), .CIN1(\pg.n48413 ), 
    .F0(\pg.n1543_adj_3050[20] ), .F1(\pg.n1543_adj_3050[21] ), 
    .COUT1(\pg.n22313 ), .COUT0(\pg.n48413 ));
  pg_SLICE_82 \pg.SLICE_82 ( .D1(\pg.n48605 ), .C1(VCC_net), 
    .B1(\pg.n2058_adj_180 ), .D0(\pg.n22416 ), .C0(VCC_net), 
    .B0(\pg.n2059_adj_179 ), .CIN0(\pg.n22416 ), .CIN1(\pg.n48605 ), 
    .F0(\pg.n2119_adj_3053[26] ), .F1(\pg.n2119_adj_3053[27] ), 
    .COUT1(\pg.n22418 ), .COUT0(\pg.n48605 ));
  pg_SLICE_83 \pg.SLICE_83 ( .D1(\pg.n48410 ), .C1(VCC_net), .B1(\pg.n350 ), 
    .CIN1(\pg.n48410 ), .F1(\pg.n1543_adj_3050[19] ), .COUT1(\pg.n22311 ), 
    .COUT0(\pg.n48410 ));
  pg_SLICE_84 \pg.SLICE_84 ( .D1(\pg.n50309 ), .C1(VCC_net), .B1(\pg.n2826 ), 
    .D0(\pg.n22190 ), .C0(VCC_net), .B0(\pg.n2827 ), .CIN0(\pg.n22190 ), 
    .CIN1(\pg.n50309 ), .F0(\pg.n2887_adj_3054[26] ), 
    .F1(\pg.n2887_adj_3054[27] ), .COUT1(\pg.n22192 ), .COUT0(\pg.n50309 ));
  pg_SLICE_85 \pg.SLICE_85 ( .D1(\pg.n50306 ), .C1(VCC_net), .B1(\pg.n2828 ), 
    .D0(\pg.n22188 ), .C0(VCC_net), .B0(\pg.n2829 ), .CIN0(\pg.n22188 ), 
    .CIN1(\pg.n50306 ), .F0(\pg.n2887_adj_3054[24] ), 
    .F1(\pg.n2887_adj_3054[25] ), .COUT1(\pg.n22190 ), .COUT0(\pg.n50306 ));
  pg_SLICE_86 \pg.SLICE_86 ( .D1(\pg.n49232 ), .C1(VCC_net), .B1(\pg.n356 ), 
    .CIN1(\pg.n49232 ), .F1(\pg.n2119_adj_3052[13] ), .COUT1(\pg.n22812 ), 
    .COUT0(\pg.n49232 ));
  pg_SLICE_87 \pg.SLICE_87 ( .D1(\pg.n48836 ), .C1(VCC_net), .B1(\pg.n2844 ), 
    .D0(\pg.n22586 ), .C0(VCC_net), .B0(\pg.n2845 ), .CIN0(\pg.n22586 ), 
    .CIN1(\pg.n48836 ), .F0(\pg.n2887[8] ), .F1(\pg.n2887[9] ), 
    .COUT1(\pg.n22588 ), .COUT0(\pg.n48836 ));
  pg_SLICE_88 \pg.SLICE_88 ( .D1(\pg.n48833 ), .C1(VCC_net), .B1(\pg.n2846 ), 
    .D0(\pg.n22584 ), .B0(\pg.n2847 ), .CIN0(\pg.n22584 ), .CIN1(\pg.n48833 ), 
    .F0(\pg.n2887[6] ), .F1(\pg.n2887[7] ), .COUT1(\pg.n22586 ), 
    .COUT0(\pg.n48833 ));
  pg_SLICE_89 \pg.SLICE_89 ( .D1(\pg.n48713 ), .C1(VCC_net), .B1(\pg.n361 ), 
    .CIN1(\pg.n48713 ), .F1(\pg.n2599[8] ), .COUT1(\pg.n22509 ), 
    .COUT0(\pg.n48713 ));
  pg_SLICE_90 \pg.SLICE_90 ( .D1(\pg.n48572 ), .C1(VCC_net), 
    .B1(\pg.n2060_adj_198 ), .D0(\pg.n22414 ), .C0(VCC_net), 
    .B0(\pg.n2061_adj_197 ), .CIN0(\pg.n22414 ), .CIN1(\pg.n48572 ), 
    .F0(\pg.n2119_adj_3053[24] ), .F1(\pg.n2119_adj_3053[25] ), 
    .COUT1(\pg.n22416 ), .COUT0(\pg.n48572 ));
  pg_SLICE_91 \pg.SLICE_91 ( .D1(\pg.n48749 ), .D0(\pg.n22506 ), .C0(VCC_net), 
    .B0(\pg.n2439 ), .CIN0(\pg.n22506 ), .CIN1(\pg.n48749 ), 
    .F0(\pg.n2503_adj_3057[30] ), .COUT0(\pg.n48749 ));
  pg_SLICE_92 \pg.SLICE_92 ( .D1(\pg.n48569 ), .C1(VCC_net), 
    .B1(\pg.n2062_adj_204 ), .D0(\pg.n22412 ), .C0(VCC_net), 
    .B0(\pg.n2063_adj_203 ), .CIN0(\pg.n22412 ), .CIN1(\pg.n48569 ), 
    .F0(\pg.n2119_adj_3053[22] ), .F1(\pg.n2119_adj_3053[23] ), 
    .COUT1(\pg.n22414 ), .COUT0(\pg.n48569 ));
  pg_SLICE_93 \pg.SLICE_93 ( .D1(\pg.n48425 ), .C1(VCC_net), .B1(\pg.n1383 ), 
    .D0(\pg.n22307 ), .C0(VCC_net), .B0(\pg.n1384 ), .CIN0(\pg.n22307 ), 
    .CIN1(\pg.n48425 ), .F0(\pg.n1447_adj_3058[29] ), 
    .F1(\pg.n1447_adj_3058[30] ), .COUT0(\pg.n48425 ));
  pg_SLICE_94 \pg.SLICE_94 ( .D1(\pg.n50303 ), .C1(VCC_net), 
    .B1(\pg.n2830_adj_208 ), .D0(\pg.n22186 ), .C0(VCC_net), 
    .B0(\pg.n2831_adj_207 ), .CIN0(\pg.n22186 ), .CIN1(\pg.n50303 ), 
    .F0(\pg.n2887_adj_3054[22] ), .F1(\pg.n2887_adj_3054[23] ), 
    .COUT1(\pg.n22188 ), .COUT0(\pg.n50303 ));
  pg_SLICE_95 \pg.SLICE_95 ( .D1(\pg.n50300 ), .C1(VCC_net), 
    .B1(\pg.n2832_adj_212 ), .D0(\pg.n22184 ), .C0(VCC_net), 
    .B0(\pg.n2833_adj_211 ), .CIN0(\pg.n22184 ), .CIN1(\pg.n50300 ), 
    .F0(\pg.n2887_adj_3054[20] ), .F1(\pg.n2887_adj_3054[21] ), 
    .COUT1(\pg.n22186 ), .COUT0(\pg.n50300 ));
  pg_SLICE_96 \pg.SLICE_96 ( .D1(\pg.n49256 ), .C1(VCC_net), .B1(\pg.n1959 ), 
    .D0(\pg.n22808 ), .C0(VCC_net), .B0(\pg.n1960 ), .CIN0(\pg.n22808 ), 
    .CIN1(\pg.n49256 ), .F0(\pg.n2023_adj_3059[29] ), 
    .F1(\pg.n2023_adj_3059[30] ), .COUT0(\pg.n49256 ));
  pg_SLICE_97 \pg.SLICE_97 ( .D1(\pg.n49253 ), .C1(VCC_net), .B1(\pg.n1961 ), 
    .D0(\pg.n22806 ), .C0(VCC_net), .B0(\pg.n1962 ), .CIN0(\pg.n22806 ), 
    .CIN1(\pg.n49253 ), .F0(\pg.n2023_adj_3059[27] ), 
    .F1(\pg.n2023_adj_3059[28] ), .COUT1(\pg.n22808 ), .COUT0(\pg.n49253 ));
  pg_SLICE_98 \pg.SLICE_98 ( .D1(\pg.n48830 ), .C1(VCC_net), .B1(\pg.n364 ), 
    .CIN1(\pg.n48830 ), .F1(\pg.n2887[5] ), .COUT1(\pg.n22584 ), 
    .COUT0(\pg.n48830 ));
  pg_SLICE_99 \pg.SLICE_99 ( .D1(\pg.n48746 ), .C1(VCC_net), .B1(\pg.n2440 ), 
    .D0(\pg.n22504 ), .C0(VCC_net), .B0(\pg.n2441 ), .CIN0(\pg.n22504 ), 
    .CIN1(\pg.n48746 ), .F0(\pg.n2503_adj_3057[28] ), 
    .F1(\pg.n2503_adj_3057[29] ), .COUT1(\pg.n22506 ), .COUT0(\pg.n48746 ));
  pg_SLICE_100 \pg.SLICE_100 ( .D1(\pg.n48566 ), .C1(VCC_net), 
    .B1(\pg.n2064_adj_221 ), .D0(\pg.n22410 ), .B0(\pg.n2065_adj_220 ), 
    .CIN0(\pg.n22410 ), .CIN1(\pg.n48566 ), .F0(\pg.n2119_adj_3053[20] ), 
    .F1(\pg.n2119_adj_3053[21] ), .COUT1(\pg.n22412 ), .COUT0(\pg.n48566 ));
  pg_SLICE_101 \pg.SLICE_101 ( .D1(\pg.n48563 ), .C1(VCC_net), 
    .B1(\pg.n2066_adj_227 ), .D0(\pg.n22408 ), .C0(VCC_net), 
    .B0(\pg.n2067_adj_226 ), .CIN0(\pg.n22408 ), .CIN1(\pg.n48563 ), 
    .F0(\pg.n2119_adj_3053[18] ), .F1(\pg.n2119_adj_3053[19] ), 
    .COUT1(\pg.n22410 ), .COUT0(\pg.n48563 ));
  pg_SLICE_102 \pg.SLICE_102 ( .D1(\pg.n48743 ), .C1(VCC_net), .B1(\pg.n2442 ), 
    .D0(\pg.n22502 ), .C0(VCC_net), .B0(\pg.n2443 ), .CIN0(\pg.n22502 ), 
    .CIN1(\pg.n48743 ), .F0(\pg.n2503_adj_3057[26] ), 
    .F1(\pg.n2503_adj_3057[27] ), .COUT1(\pg.n22504 ), .COUT0(\pg.n48743 ));
  pg_SLICE_103 \pg.SLICE_103 ( .D1(\pg.n48560 ), .C1(VCC_net), 
    .B1(\pg.n2068_adj_233 ), .D0(\pg.n22406 ), .C0(VCC_net), 
    .B0(\pg.n2069_adj_232 ), .CIN0(\pg.n22406 ), .CIN1(\pg.n48560 ), 
    .F0(\pg.n2119_adj_3053[16] ), .F1(\pg.n2119_adj_3053[17] ), 
    .COUT1(\pg.n22408 ), .COUT0(\pg.n48560 ));
  pg_SLICE_104 \pg.SLICE_104 ( .D1(\pg.n48422 ), .C1(VCC_net), .B1(\pg.n1385 ), 
    .D0(\pg.n22305 ), .B0(\pg.n1386_adj_236 ), .CIN0(\pg.n22305 ), 
    .CIN1(\pg.n48422 ), .F0(\pg.n1447_adj_3058[27] ), 
    .F1(\pg.n1447_adj_3058[28] ), .COUT1(\pg.n22307 ), .COUT0(\pg.n48422 ));
  pg_SLICE_105 \pg.SLICE_105 ( .D1(\pg.n48398 ), .C1(VCC_net), 
    .B1(\pg.n1387_adj_238 ), .D0(\pg.n22303 ), .C0(VCC_net), 
    .B0(\pg.n1388_adj_237 ), .CIN0(\pg.n22303 ), .CIN1(\pg.n48398 ), 
    .F0(\pg.n1447_adj_3058[25] ), .F1(\pg.n1447_adj_3058[26] ), 
    .COUT1(\pg.n22305 ), .COUT0(\pg.n48398 ));
  pg_SLICE_106 \pg.SLICE_106 ( .D1(\pg.n50252 ), .C1(VCC_net), 
    .B1(\pg.n2834_adj_240 ), .D0(\pg.n22182 ), .C0(VCC_net), 
    .B0(\pg.n2835_adj_239 ), .CIN0(\pg.n22182 ), .CIN1(\pg.n50252 ), 
    .F0(\pg.n2887_adj_3054[18] ), .F1(\pg.n2887_adj_3054[19] ), 
    .COUT1(\pg.n22184 ), .COUT0(\pg.n50252 ));
  pg_SLICE_107 \pg.SLICE_107 ( .D1(\pg.n50060 ), .C1(VCC_net), 
    .B1(\pg.n2248_adj_244 ), .D0(\pg.n22033 ), .C0(VCC_net), 
    .B0(\pg.n2249_adj_243 ), .CIN0(\pg.n22033 ), .CIN1(\pg.n50060 ), 
    .F0(\pg.n2311_adj_3056[28] ), .F1(\pg.n2311_adj_3056[29] ), 
    .COUT1(\pg.n22035 ), .COUT0(\pg.n50060 ));
  pg_SLICE_108 \pg.SLICE_108 ( .D1(\pg.n50057 ), .C1(VCC_net), 
    .B1(\pg.n2250_adj_174 ), .D0(\pg.n22031 ), .C0(VCC_net), 
    .B0(\pg.n2251_adj_249 ), .CIN0(\pg.n22031 ), .CIN1(\pg.n50057 ), 
    .F0(\pg.n2311_adj_3056[26] ), .F1(\pg.n2311_adj_3056[27] ), 
    .COUT1(\pg.n22033 ), .COUT0(\pg.n50057 ));
  pg_SLICE_109 \pg.SLICE_109 ( .D1(\pg.n49721 ), .C1(VCC_net), .B1(n106), 
    .CIN1(\pg.n49721 ), .F1(n1266_adj_3124), .COUT1(\pg.n21828 ), 
    .COUT0(\pg.n49721 ));
  pg_SLICE_110 \pg.SLICE_110 ( .D1(\pg.n49220 ), .C1(VCC_net), .B1(\pg.n1963 ), 
    .D0(\pg.n22804 ), .C0(VCC_net), .B0(\pg.n1964 ), .CIN0(\pg.n22804 ), 
    .CIN1(\pg.n49220 ), .F0(\pg.n2023_adj_3059[25] ), 
    .F1(\pg.n2023_adj_3059[26] ), .COUT1(\pg.n22806 ), .COUT0(\pg.n49220 ));
  pg_SLICE_111 \pg.SLICE_111 ( .D1(\pg.n48866 ), .C1(VCC_net), .B1(\pg.n2727 ), 
    .D0(\pg.n22580 ), .C0(VCC_net), .B0(\pg.n2728 ), .CIN0(\pg.n22580 ), 
    .CIN1(\pg.n48866 ), .F0(\pg.n2791[29] ), .F1(\pg.n2791[30] ), 
    .COUT0(\pg.n48866 ));
  pg_SLICE_112 \pg.SLICE_112 ( .D1(\pg.n48704 ), .C1(VCC_net), .B1(\pg.n2444 ), 
    .D0(\pg.n22500 ), .C0(VCC_net), .B0(\pg.n2445 ), .CIN0(\pg.n22500 ), 
    .CIN1(\pg.n48704 ), .F0(\pg.n2503_adj_3057[24] ), 
    .F1(\pg.n2503_adj_3057[25] ), .COUT1(\pg.n22502 ), .COUT0(\pg.n48704 ));
  pg_SLICE_113 \pg.SLICE_113 ( .D1(\pg.n48557 ), .C1(VCC_net), 
    .B1(\pg.n2070_adj_261 ), .D0(\pg.n22404 ), .B0(\pg.n2071_adj_260 ), 
    .CIN0(\pg.n22404 ), .CIN1(\pg.n48557 ), .F0(\pg.n2119_adj_3053[14] ), 
    .F1(\pg.n2119_adj_3053[15] ), .COUT1(\pg.n22406 ), .COUT0(\pg.n48557 ));
  pg_SLICE_114 \pg.SLICE_114 ( .D1(\pg.n48863 ), .C1(VCC_net), .B1(\pg.n2729 ), 
    .D0(\pg.n22578 ), .C0(VCC_net), .B0(\pg.n2730 ), .CIN0(\pg.n22578 ), 
    .CIN1(\pg.n48863 ), .F0(\pg.n2791[27] ), .F1(\pg.n2791[28] ), 
    .COUT1(\pg.n22580 ), .COUT0(\pg.n48863 ));
  pg_SLICE_115 \pg.SLICE_115 ( .D1(\pg.n48701 ), .C1(VCC_net), .B1(\pg.n2446 ), 
    .D0(\pg.n22498 ), .C0(VCC_net), .B0(\pg.n2447 ), .CIN0(\pg.n22498 ), 
    .CIN1(\pg.n48701 ), .F0(\pg.n2503_adj_3057[22] ), 
    .F1(\pg.n2503_adj_3057[23] ), .COUT1(\pg.n22500 ), .COUT0(\pg.n48701 ));
  pg_SLICE_116 \pg.SLICE_116 ( .D1(\pg.n48554 ), .C1(VCC_net), 
    .B1(\pg.n356_adj_268 ), .CIN1(\pg.n48554 ), .F1(\pg.n2119_adj_3053[13] ), 
    .COUT1(\pg.n22404 ), .COUT0(\pg.n48554 ));
  pg_SLICE_117 \pg.SLICE_117 ( .D1(\pg.n48395 ), .C1(VCC_net), 
    .B1(\pg.n1389_adj_271 ), .D0(\pg.n22301 ), .C0(VCC_net), 
    .B0(\pg.n1390_adj_270 ), .CIN0(\pg.n22301 ), .CIN1(\pg.n48395 ), 
    .F0(\pg.n1447_adj_3058[23] ), .F1(\pg.n1447_adj_3058[24] ), 
    .COUT1(\pg.n22303 ), .COUT0(\pg.n48395 ));
  pg_SLICE_118 \pg.SLICE_118 ( .D1(\pg.n50249 ), .C1(VCC_net), 
    .B1(\pg.n2836_adj_275 ), .D0(\pg.n22180 ), .C0(VCC_net), 
    .B0(\pg.n2837_adj_274 ), .CIN0(\pg.n22180 ), .CIN1(\pg.n50249 ), 
    .F0(\pg.n2887_adj_3054[16] ), .F1(\pg.n2887_adj_3054[17] ), 
    .COUT1(\pg.n22182 ), .COUT0(\pg.n50249 ));
  pg_SLICE_119 \pg.SLICE_119 ( .D1(\pg.n50054 ), .C1(VCC_net), 
    .B1(\pg.n2252_adj_278 ), .D0(\pg.n22029 ), .C0(VCC_net), 
    .B0(\pg.n2253_adj_160 ), .CIN0(\pg.n22029 ), .CIN1(\pg.n50054 ), 
    .F0(\pg.n2311_adj_3056[24] ), .F1(\pg.n2311_adj_3056[25] ), 
    .COUT1(\pg.n22031 ), .COUT0(\pg.n50054 ));
  pg_SLICE_120 \pg.SLICE_120 ( .D1(\pg.n49739 ), .D0(\pg.n21825 ), 
    .B0(\pg.n219 ), .CIN0(\pg.n21825 ), .CIN1(\pg.n49739 ), 
    .F0(\pg.n1159[30] ), .COUT0(\pg.n49739 ));
  pg_SLICE_121 \pg.SLICE_121 ( .D1(\pg.n50795 ), .C1(VCC_net), 
    .B1(\pg.n2355_adj_283 ), .D0(\pg.n21594 ), .B0(\pg.n2356_adj_282 ), 
    .CIN0(\pg.n21594 ), .CIN1(\pg.n50795 ), .F0(\pg.n2407_adj_3060[17] ), 
    .F1(\pg.n2407_adj_3060[18] ), .COUT1(\pg.n21596 ), .COUT0(\pg.n50795 ));
  pg_SLICE_122 \pg.SLICE_122 ( .D1(\pg.n50792 ), .B1(\pg.n2357_adj_288 ), 
    .D0(\pg.n21592 ), .C0(VCC_net), .B0(\pg.n2358_adj_287 ), 
    .CIN0(\pg.n21592 ), .CIN1(\pg.n50792 ), .F0(\pg.n2407_adj_3060[15] ), 
    .F1(\pg.n2407_adj_3060[16] ), .COUT1(\pg.n21594 ), .COUT0(\pg.n50792 ));
  pg_SLICE_123 \pg.SLICE_123 ( .D1(\pg.n50528 ), .C1(VCC_net), 
    .B1(\pg.n1486_adj_292 ), .D0(\pg.n21419 ), .C0(VCC_net), 
    .B0(\pg.n1487_adj_291 ), .CIN0(\pg.n21419 ), .CIN1(\pg.n50528 ), 
    .F0(\pg.n1543_adj_3061[22] ), .F1(\pg.n1543_adj_3061[23] ), 
    .COUT1(\pg.n21421 ), .COUT0(\pg.n50528 ));
  pg_SLICE_124 \pg.SLICE_124 ( .D1(\pg.n50246 ), .C1(VCC_net), 
    .B1(\pg.n2838_adj_299 ), .D0(\pg.n22178 ), .C0(VCC_net), 
    .B0(\pg.n2839_adj_298 ), .CIN0(\pg.n22178 ), .CIN1(\pg.n50246 ), 
    .F0(\pg.n2887_adj_3054[14] ), .F1(\pg.n2887_adj_3054[15] ), 
    .COUT1(\pg.n22180 ), .COUT0(\pg.n50246 ));
  pg_SLICE_125 \pg.SLICE_125 ( .D1(\pg.n50051 ), .C1(VCC_net), 
    .B1(\pg.n2254_adj_156 ), .D0(\pg.n22027 ), .C0(VCC_net), 
    .B0(\pg.n2255_adj_176 ), .CIN0(\pg.n22027 ), .CIN1(\pg.n50051 ), 
    .F0(\pg.n2311_adj_3056[22] ), .F1(\pg.n2311_adj_3056[23] ), 
    .COUT1(\pg.n22029 ), .COUT0(\pg.n50051 ));
  pg_SLICE_126 \pg.SLICE_126 ( .D1(\pg.n49736 ), .B1(\pg.n220 ), 
    .D0(\pg.n21823 ), .C0(VCC_net), .B0(\pg.n98 ), .CIN0(\pg.n21823 ), 
    .CIN1(\pg.n49736 ), .F0(\pg.n1159[28] ), .F1(\pg.n1159[29] ), 
    .COUT1(\pg.n21825 ), .COUT0(\pg.n49736 ));
  pg_SLICE_127 \pg.SLICE_127 ( .D1(\pg.n50789 ), .C1(VCC_net), 
    .B1(\pg.n2359_adj_343 ), .D0(\pg.n21590 ), .C0(VCC_net), 
    .B0(\pg.n2360_adj_342 ), .CIN0(\pg.n21590 ), .CIN1(\pg.n50789 ), 
    .F0(\pg.n2407_adj_3060[13] ), .F1(\pg.n2407_adj_3060[14] ), 
    .COUT1(\pg.n21592 ), .COUT0(\pg.n50789 ));
  pg_SLICE_128 \pg.SLICE_128 ( .D1(\pg.n50786 ), .B1(\pg.n2361_adj_348 ), 
    .D0(\pg.n21588 ), .B0(\pg.n2362_adj_347 ), .CIN0(\pg.n21588 ), 
    .CIN1(\pg.n50786 ), .F0(\pg.n2407_adj_3060[11] ), 
    .F1(\pg.n2407_adj_3060[12] ), .COUT1(\pg.n21590 ), .COUT0(\pg.n50786 ));
  pg_SLICE_129 \pg.SLICE_129 ( .D1(\pg.n50525 ), .B1(\pg.n1488_adj_352 ), 
    .D0(\pg.n21417 ), .B0(\pg.n1489_adj_351 ), .CIN0(\pg.n21417 ), 
    .CIN1(\pg.n50525 ), .F0(\pg.n1543_adj_3061[20] ), 
    .F1(\pg.n1543_adj_3061[21] ), .COUT1(\pg.n21419 ), .COUT0(\pg.n50525 ));
  pg_SLICE_130 \pg.SLICE_130 ( .D1(\pg.n50048 ), .C1(VCC_net), .B1(\pg.n2256 ), 
    .D0(\pg.n22025 ), .C0(VCC_net), .B0(\pg.n2257_adj_358 ), 
    .CIN0(\pg.n22025 ), .CIN1(\pg.n50048 ), .F0(\pg.n2311_adj_3056[20] ), 
    .F1(\pg.n2311_adj_3056[21] ), .COUT1(\pg.n22027 ), .COUT0(\pg.n50048 ));
  pg_SLICE_131 \pg.SLICE_131 ( .D1(\pg.n49217 ), .C1(VCC_net), 
    .B1(\pg.n1965_adj_362 ), .D0(\pg.n22802 ), .C0(VCC_net), 
    .B0(\pg.n1966_adj_361 ), .CIN0(\pg.n22802 ), .CIN1(\pg.n49217 ), 
    .F0(\pg.n2023_adj_3059[23] ), .F1(\pg.n2023_adj_3059[24] ), 
    .COUT1(\pg.n22804 ), .COUT0(\pg.n49217 ));
  pg_SLICE_132 \pg.SLICE_132 ( .D1(\pg.n48818 ), .C1(VCC_net), .B1(\pg.n2731 ), 
    .D0(\pg.n22576 ), .C0(VCC_net), .B0(\pg.n2732 ), .CIN0(\pg.n22576 ), 
    .CIN1(\pg.n48818 ), .F0(\pg.n2791[25] ), .F1(\pg.n2791[26] ), 
    .COUT1(\pg.n22578 ), .COUT0(\pg.n48818 ));
  pg_SLICE_133 \pg.SLICE_133 ( .D1(\pg.n48698 ), .C1(VCC_net), .B1(\pg.n2448 ), 
    .D0(\pg.n22496 ), .C0(VCC_net), .B0(\pg.n2449 ), .CIN0(\pg.n22496 ), 
    .CIN1(\pg.n48698 ), .F0(\pg.n2503_adj_3057[20] ), 
    .F1(\pg.n2503_adj_3057[21] ), .COUT1(\pg.n22498 ), .COUT0(\pg.n48698 ));
  pg_SLICE_134 \pg.SLICE_134 ( .D1(\pg.n48578 ), .C1(VCC_net), 
    .B1(\pg.n1959_adj_368 ), .D0(\pg.n22400 ), .C0(VCC_net), 
    .B0(\pg.n1960_adj_367 ), .CIN0(\pg.n22400 ), .CIN1(\pg.n48578 ), 
    .F0(\pg.n2023_adj_3062[29] ), .F1(\pg.n2023_adj_3062[30] ), 
    .COUT0(\pg.n48578 ));
  pg_SLICE_135 \pg.SLICE_135 ( .D1(\pg.n48575 ), .C1(VCC_net), 
    .B1(\pg.n1961_adj_379 ), .D0(\pg.n22398 ), .C0(VCC_net), 
    .B0(\pg.n1962_adj_378 ), .CIN0(\pg.n22398 ), .CIN1(\pg.n48575 ), 
    .F0(\pg.n2023_adj_3062[27] ), .F1(\pg.n2023_adj_3062[28] ), 
    .COUT1(\pg.n22400 ), .COUT0(\pg.n48575 ));
  pg_SLICE_136 \pg.SLICE_136 ( .D1(\pg.n48392 ), .C1(VCC_net), 
    .B1(\pg.n1391_adj_383 ), .D0(\pg.n22299 ), .B0(\pg.n1392_adj_382 ), 
    .CIN0(\pg.n22299 ), .CIN1(\pg.n48392 ), .F0(\pg.n1447_adj_3058[21] ), 
    .F1(\pg.n1447_adj_3058[22] ), .COUT1(\pg.n22301 ), .COUT0(\pg.n48392 ));
  pg_SLICE_137 \pg.SLICE_137 ( .D1(\pg.n49214 ), .C1(VCC_net), 
    .B1(\pg.n1967_adj_387 ), .D0(\pg.n22800 ), .B0(\pg.n1968_adj_386 ), 
    .CIN0(\pg.n22800 ), .CIN1(\pg.n49214 ), .F0(\pg.n2023_adj_3059[21] ), 
    .F1(\pg.n2023_adj_3059[22] ), .COUT1(\pg.n22802 ), .COUT0(\pg.n49214 ));
  pg_SLICE_138 \pg.SLICE_138 ( .D1(\pg.n48815 ), .C1(VCC_net), .B1(\pg.n2733 ), 
    .D0(\pg.n22574 ), .C0(VCC_net), .B0(\pg.n2734 ), .CIN0(\pg.n22574 ), 
    .CIN1(\pg.n48815 ), .F0(\pg.n2791[23] ), .F1(\pg.n2791[24] ), 
    .COUT1(\pg.n22576 ), .COUT0(\pg.n48815 ));
  pg_SLICE_139 \pg.SLICE_139 ( .D1(\pg.n48695 ), .C1(VCC_net), 
    .B1(\pg.n2450_adj_391 ), .D0(\pg.n22494 ), .C0(VCC_net), 
    .B0(\pg.n2451_adj_390 ), .CIN0(\pg.n22494 ), .CIN1(\pg.n48695 ), 
    .F0(\pg.n2503_adj_3057[18] ), .F1(\pg.n2503_adj_3057[19] ), 
    .COUT1(\pg.n22496 ), .COUT0(\pg.n48695 ));
  pg_SLICE_140 \pg.SLICE_140 ( .D1(\pg.n48542 ), .C1(VCC_net), 
    .B1(\pg.n1963_adj_410 ), .D0(\pg.n22396 ), .C0(VCC_net), 
    .B0(\pg.n1964_adj_409 ), .CIN0(\pg.n22396 ), .CIN1(\pg.n48542 ), 
    .F0(\pg.n2023_adj_3062[25] ), .F1(\pg.n2023_adj_3062[26] ), 
    .COUT1(\pg.n22398 ), .COUT0(\pg.n48542 ));
  pg_SLICE_141 \pg.SLICE_141 ( .D1(\pg.n48389 ), .C1(VCC_net), .B1(\pg.n349 ), 
    .CIN1(\pg.n48389 ), .F1(\pg.n1447_adj_3058[20] ), .COUT1(\pg.n22299 ), 
    .COUT0(\pg.n48389 ));
  pg_SLICE_142 \pg.SLICE_142 ( .D1(\pg.n50243 ), .C1(VCC_net), 
    .B1(\pg.n2840_adj_419 ), .D0(\pg.n22176 ), .B0(\pg.n2841_adj_418 ), 
    .CIN0(\pg.n22176 ), .CIN1(\pg.n50243 ), .F0(\pg.n2887_adj_3054[12] ), 
    .F1(\pg.n2887_adj_3054[13] ), .COUT1(\pg.n22178 ), .COUT0(\pg.n50243 ));
  pg_SLICE_143 \pg.SLICE_143 ( .D1(\pg.n48407 ), .D0(\pg.n22296 ), 
    .C0(VCC_net), .B0(\pg.n1287_adj_427 ), .CIN0(\pg.n22296 ), 
    .CIN1(\pg.n48407 ), .F0(\pg.n1351_adj_3063[30] ), .COUT0(\pg.n48407 ));
  pg_SLICE_144 \pg.SLICE_144 ( .D1(\pg.n50240 ), .B1(\pg.n2842_adj_432 ), 
    .D0(\pg.n22174 ), .C0(VCC_net), .B0(\pg.n2843_adj_431 ), 
    .CIN0(\pg.n22174 ), .CIN1(\pg.n50240 ), .F0(\pg.n2887_adj_3054[10] ), 
    .F1(\pg.n2887_adj_3054[11] ), .COUT1(\pg.n22176 ), .COUT0(\pg.n50240 ));
  pg_SLICE_145 \pg.SLICE_145 ( .D1(\pg.n50009 ), .C1(VCC_net), .B1(\pg.n2258 ), 
    .D0(\pg.n22023 ), .B0(\pg.n2259_adj_158 ), .CIN0(\pg.n22023 ), 
    .CIN1(\pg.n50009 ), .F0(\pg.n2311_adj_3056[18] ), 
    .F1(\pg.n2311_adj_3056[19] ), .COUT1(\pg.n22025 ), .COUT0(\pg.n50009 ));
  pg_SLICE_146 \pg.SLICE_146 ( .D1(\pg.n49718 ), .C1(VCC_net), .B1(\pg.n99 ), 
    .D0(\pg.n21821 ), .C0(VCC_net), .B0(\pg.n100 ), .CIN0(\pg.n21821 ), 
    .CIN1(\pg.n49718 ), .F0(\pg.n1159[26] ), .F1(\pg.n1159[27] ), 
    .COUT1(\pg.n21823 ), .COUT0(\pg.n49718 ));
  pg_SLICE_147 \pg.SLICE_147 ( .D1(\pg.n50783 ), .B1(\pg.n2363_adj_467 ), 
    .D0(\pg.n21586 ), .B0(\pg.n2364_adj_466 ), .CIN0(\pg.n21586 ), 
    .CIN1(\pg.n50783 ), .F0(\pg.n2407_adj_3060[9] ), 
    .F1(\pg.n2407_adj_3060[10] ), .COUT1(\pg.n21588 ), .COUT0(\pg.n50783 ));
  pg_SLICE_148 \pg.SLICE_148 ( .D1(\pg.n50522 ), .B1(\pg.n1490_adj_470 ), 
    .D0(\pg.n21415 ), .B0(\pg.n1491_adj_469 ), .CIN0(\pg.n21415 ), 
    .CIN1(\pg.n50522 ), .F0(\pg.n1543_adj_3061[18] ), 
    .F1(\pg.n1543_adj_3061[19] ), .COUT1(\pg.n21417 ), .COUT0(\pg.n50522 ));
  pg_SLICE_149 \pg.SLICE_149 ( .D1(\pg.n50780 ), .C1(VCC_net), 
    .B1(\pg.n152[6] ), .CIN1(\pg.n50780 ), .F1(\pg.n2407_adj_3060[8] ), 
    .COUT1(\pg.n21586 ), .COUT0(\pg.n50780 ));
  pg_SLICE_150 \pg.SLICE_150 ( .D1(\pg.n50006 ), .B1(\pg.n2260_adj_371 ), 
    .D0(\pg.n22021 ), .C0(VCC_net), .B0(\pg.n2261_adj_373 ), 
    .CIN0(\pg.n22021 ), .CIN1(\pg.n50006 ), .F0(\pg.n2311_adj_3056[16] ), 
    .F1(\pg.n2311_adj_3056[17] ), .COUT1(\pg.n22023 ), .COUT0(\pg.n50006 ));
  pg_SLICE_151 \pg.SLICE_151 ( .D1(\pg.n49715 ), .B1(\pg.n101 ), 
    .D0(\pg.n21819 ), .B0(\pg.n102_c ), .CIN0(\pg.n21819 ), .CIN1(\pg.n49715 ), 
    .F0(\pg.n1159[24] ), .F1(\pg.n1159[25] ), .COUT1(\pg.n21821 ), 
    .COUT0(\pg.n49715 ));
  pg_SLICE_152 \pg.SLICE_152 ( .D1(\pg.n50237 ), .C1(VCC_net), 
    .B1(\pg.n2844_adj_488 ), .D0(\pg.n22172 ), .C0(VCC_net), 
    .B0(\pg.n2845_adj_487 ), .CIN0(\pg.n22172 ), .CIN1(\pg.n50237 ), 
    .F0(\pg.n2887_adj_3054[8] ), .F1(\pg.n2887_adj_3054[9] ), 
    .COUT1(\pg.n22174 ), .COUT0(\pg.n50237 ));
  pg_SLICE_153 \pg.SLICE_153 ( .D1(\pg.n50003 ), .C1(VCC_net), 
    .B1(\pg.n2262_adj_196 ), .D0(\pg.n22019 ), .C0(VCC_net), 
    .B0(\pg.n2263_adj_372 ), .CIN0(\pg.n22019 ), .CIN1(\pg.n50003 ), 
    .F0(\pg.n2311_adj_3056[14] ), .F1(\pg.n2311_adj_3056[15] ), 
    .COUT1(\pg.n22021 ), .COUT0(\pg.n50003 ));
  pg_SLICE_154 \pg.SLICE_154 ( .D1(\pg.n49712 ), .B1(\pg.n103 ), 
    .D0(\pg.n21817 ), .B0(\pg.n104 ), .CIN0(\pg.n21817 ), .CIN1(\pg.n49712 ), 
    .F0(\pg.n1159[22] ), .F1(\pg.n1159[23] ), .COUT1(\pg.n21819 ), 
    .COUT0(\pg.n49712 ));
  pg_SLICE_155 \pg.SLICE_155 ( .D1(\pg.n50816 ), .D0(\pg.n21583 ), 
    .C0(VCC_net), .B0(\pg.n2247_adj_513 ), .CIN0(\pg.n21583 ), 
    .CIN1(\pg.n50816 ), .F0(\pg.n2311_adj_3066[30] ), .COUT0(\pg.n50816 ));
  pg_SLICE_156 \pg.SLICE_156 ( .D1(\pg.n50519 ), .C1(VCC_net), 
    .B1(\pg.n152[15] ), .CIN1(\pg.n50519 ), .F1(\pg.n1543_adj_3061[17] ), 
    .COUT1(\pg.n21415 ), .COUT0(\pg.n50519 ));
  pg_SLICE_157 \pg.SLICE_157 ( .D1(\pg.n50813 ), .C1(VCC_net), 
    .B1(\pg.n2248_adj_523 ), .D0(\pg.n21581 ), .C0(VCC_net), 
    .B0(\pg.n2249_adj_522 ), .CIN0(\pg.n21581 ), .CIN1(\pg.n50813 ), 
    .F0(\pg.n2311_adj_3066[28] ), .F1(\pg.n2311_adj_3066[29] ), 
    .COUT1(\pg.n21583 ), .COUT0(\pg.n50813 ));
  pg_SLICE_158 \pg.SLICE_158 ( .D1(\pg.n50537 ), .C1(VCC_net), 
    .B1(\pg.n1383_adj_535 ), .D0(\pg.n21411 ), .C0(VCC_net), 
    .B0(\pg.n1384_adj_534 ), .CIN0(\pg.n21411 ), .CIN1(\pg.n50537 ), 
    .F0(\pg.n1447_adj_3067[29] ), .F1(\pg.n1447_adj_3067[30] ), 
    .COUT0(\pg.n50537 ));
  pg_SLICE_159 \pg.SLICE_159 ( .DI1(\pg.counter_30__N_61[6] ), 
    .DI0(\pg.counter_30__N_61[5] ), .D1(\pg.n51176 ), .C1(\pg.counter[6]_2 ), 
    .D0(\pg.n21308 ), .C0(\pg.counter[5]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21308 ), .CIN1(\pg.n51176 ), .Q0(\pg.counter[5]_2 ), 
    .Q1(\pg.counter[6]_2 ), .F0(\pg.counter_30__N_61[5] ), 
    .F1(\pg.counter_30__N_61[6] ), .COUT1(\pg.n21310 ), .COUT0(\pg.n51176 ));
  pg_SLICE_160 \pg.SLICE_160 ( .D1(\pg.n50000 ), .B1(\pg.n2264_adj_194 ), 
    .D0(\pg.n22017 ), .B0(\pg.n2265_adj_202 ), .CIN0(\pg.n22017 ), 
    .CIN1(\pg.n50000 ), .F0(\pg.n2311_adj_3056[12] ), 
    .F1(\pg.n2311_adj_3056[13] ), .COUT1(\pg.n22019 ), .COUT0(\pg.n50000 ));
  pg_SLICE_161 \pg.SLICE_161 ( .D1(\pg.n49211 ), .C1(VCC_net), 
    .B1(\pg.n1969_adj_564 ), .D0(\pg.n22798 ), .C0(VCC_net), 
    .B0(\pg.n1970_adj_563 ), .CIN0(\pg.n22798 ), .CIN1(\pg.n49211 ), 
    .F0(\pg.n2023_adj_3059[19] ), .F1(\pg.n2023_adj_3059[20] ), 
    .COUT1(\pg.n22800 ), .COUT0(\pg.n49211 ));
  pg_SLICE_162 \pg.SLICE_162 ( .D1(\pg.n48812 ), .C1(VCC_net), .B1(\pg.n2735 ), 
    .D0(\pg.n22572 ), .C0(VCC_net), .B0(\pg.n2736 ), .CIN0(\pg.n22572 ), 
    .CIN1(\pg.n48812 ), .F0(\pg.n2791[21] ), .F1(\pg.n2791[22] ), 
    .COUT1(\pg.n22574 ), .COUT0(\pg.n48812 ));
  pg_SLICE_163 \pg.SLICE_163 ( .D1(\pg.n48692 ), .C1(VCC_net), 
    .B1(\pg.n2452_adj_572 ), .D0(\pg.n22492 ), .B0(\pg.n2453_adj_571 ), 
    .CIN0(\pg.n22492 ), .CIN1(\pg.n48692 ), .F0(\pg.n2503_adj_3057[16] ), 
    .F1(\pg.n2503_adj_3057[17] ), .COUT1(\pg.n22494 ), .COUT0(\pg.n48692 ));
  pg_SLICE_164 \pg.SLICE_164 ( .D1(\pg.n48539 ), .C1(VCC_net), 
    .B1(\pg.n1965_adj_576 ), .D0(\pg.n22394 ), .C0(VCC_net), 
    .B0(\pg.n1966_adj_575 ), .CIN0(\pg.n22394 ), .CIN1(\pg.n48539 ), 
    .F0(\pg.n2023_adj_3062[23] ), .F1(\pg.n2023_adj_3062[24] ), 
    .COUT1(\pg.n22396 ), .COUT0(\pg.n48539 ));
  pg_SLICE_165 \pg.SLICE_165 ( .D1(\pg.n48404 ), .C1(VCC_net), 
    .B1(\pg.n1288_adj_583 ), .D0(\pg.n22294 ), .B0(\pg.n1289_adj_582 ), 
    .CIN0(\pg.n22294 ), .CIN1(\pg.n48404 ), .F0(\pg.n1351_adj_3063[28] ), 
    .F1(\pg.n1351_adj_3063[29] ), .COUT1(\pg.n22296 ), .COUT0(\pg.n48404 ));
  pg_SLICE_166 \pg.SLICE_166 ( .D1(\pg.n49208 ), .C1(VCC_net), 
    .B1(\pg.n1971_adj_585 ), .D0(\pg.n22796 ), .C0(VCC_net), 
    .B0(\pg.n1972_adj_584 ), .CIN0(\pg.n22796 ), .CIN1(\pg.n49208 ), 
    .F0(\pg.n2023_adj_3059[17] ), .F1(\pg.n2023_adj_3059[18] ), 
    .COUT1(\pg.n22798 ), .COUT0(\pg.n49208 ));
  pg_SLICE_167 \pg.SLICE_167 ( .D1(\pg.n48809 ), .C1(VCC_net), .B1(\pg.n2737 ), 
    .D0(\pg.n22570 ), .C0(VCC_net), .B0(\pg.n2738 ), .CIN0(\pg.n22570 ), 
    .CIN1(\pg.n48809 ), .F0(\pg.n2791[19] ), .F1(\pg.n2791[20] ), 
    .COUT1(\pg.n22572 ), .COUT0(\pg.n48809 ));
  pg_SLICE_168 \pg.SLICE_168 ( .D1(\pg.n48689 ), .C1(VCC_net), 
    .B1(\pg.n2454_adj_598 ), .D0(\pg.n22490 ), .C0(VCC_net), 
    .B0(\pg.n2455_adj_597 ), .CIN0(\pg.n22490 ), .CIN1(\pg.n48689 ), 
    .F0(\pg.n2503_adj_3057[14] ), .F1(\pg.n2503_adj_3057[15] ), 
    .COUT1(\pg.n22492 ), .COUT0(\pg.n48689 ));
  pg_SLICE_169 \pg.SLICE_169 ( .D1(\pg.n48686 ), .C1(VCC_net), 
    .B1(\pg.n2456_adj_608 ), .D0(\pg.n22488 ), .C0(VCC_net), 
    .B0(\pg.n2457_adj_607 ), .CIN0(\pg.n22488 ), .CIN1(\pg.n48686 ), 
    .F0(\pg.n2503_adj_3057[12] ), .F1(\pg.n2503_adj_3057[13] ), 
    .COUT1(\pg.n22490 ), .COUT0(\pg.n48686 ));
  pg_SLICE_170 \pg.SLICE_170 ( .D1(\pg.n48536 ), .C1(VCC_net), 
    .B1(\pg.n1967_adj_612 ), .D0(\pg.n22392 ), .B0(\pg.n1968_adj_611 ), 
    .CIN0(\pg.n22392 ), .CIN1(\pg.n48536 ), .F0(\pg.n2023_adj_3062[21] ), 
    .F1(\pg.n2023_adj_3062[22] ), .COUT1(\pg.n22394 ), .COUT0(\pg.n48536 ));
  pg_SLICE_171 \pg.SLICE_171 ( .D1(\pg.n48401 ), .C1(VCC_net), 
    .B1(\pg.n1290_adj_616 ), .D0(\pg.n22292 ), .C0(VCC_net), 
    .B0(\pg.n1291_adj_615 ), .CIN0(\pg.n22292 ), .CIN1(\pg.n48401 ), 
    .F0(\pg.n1351_adj_3063[26] ), .F1(\pg.n1351_adj_3063[27] ), 
    .COUT1(\pg.n22294 ), .COUT0(\pg.n48401 ));
  pg_SLICE_172 \pg.SLICE_172 ( .D1(\pg.n50234 ), .B1(\pg.n2846_adj_619 ), 
    .D0(\pg.n22170 ), .B0(\pg.n2847_adj_618 ), .CIN0(\pg.n22170 ), 
    .CIN1(\pg.n50234 ), .F0(\pg.n2887_adj_3054[6] ), 
    .F1(\pg.n2887_adj_3054[7] ), .COUT1(\pg.n22172 ), .COUT0(\pg.n50234 ));
  pg_SLICE_173 \pg.SLICE_173 ( .D1(\pg.n49997 ), .B1(\pg.n2266 ), 
    .D0(\pg.n22015 ), .B0(\pg.n2267 ), .CIN0(\pg.n22015 ), .CIN1(\pg.n49997 ), 
    .F0(\pg.n2311_adj_3056[10] ), .F1(\pg.n2311_adj_3056[11] ), 
    .COUT1(\pg.n22017 ), .COUT0(\pg.n49997 ));
  pg_SLICE_174 \pg.SLICE_174 ( .D1(\pg.n49709 ), .C1(VCC_net), .B1(\pg.n105 ), 
    .CIN1(\pg.n49709 ), .F1(\pg.n1159[21] ), .COUT1(\pg.n21817 ), 
    .COUT0(\pg.n49709 ));
  pg_SLICE_175 \pg.SLICE_175 ( .D1(\pg.n48533 ), .C1(VCC_net), 
    .B1(\pg.n1969_adj_668 ), .D0(\pg.n22390 ), .C0(VCC_net), 
    .B0(\pg.n1970_adj_667 ), .CIN0(\pg.n22390 ), .CIN1(\pg.n48533 ), 
    .F0(\pg.n2023_adj_3062[19] ), .F1(\pg.n2023_adj_3062[20] ), 
    .COUT1(\pg.n22392 ), .COUT0(\pg.n48533 ));
  pg_SLICE_176 \pg.SLICE_176 ( .D1(\pg.n48380 ), .C1(VCC_net), 
    .B1(\pg.n1292_adj_672 ), .D0(\pg.n22290 ), .C0(VCC_net), 
    .B0(\pg.n1293_adj_671 ), .CIN0(\pg.n22290 ), .CIN1(\pg.n48380 ), 
    .F0(\pg.n1351_adj_3063[24] ), .F1(\pg.n1351_adj_3063[25] ), 
    .COUT1(\pg.n22292 ), .COUT0(\pg.n48380 ));
  pg_SLICE_177 \pg.SLICE_177 ( .D1(\pg.n48377 ), .C1(VCC_net), 
    .B1(\pg.n1294_adj_675 ), .D0(\pg.n22288 ), .B0(\pg.n1295_adj_674 ), 
    .CIN0(\pg.n22288 ), .CIN1(\pg.n48377 ), .F0(\pg.n1351_adj_3063[22] ), 
    .F1(\pg.n1351_adj_3063[23] ), .COUT1(\pg.n22290 ), .COUT0(\pg.n48377 ));
  pg_SLICE_178 \pg.SLICE_178 ( .D1(\pg.n50231 ), .B1(\pg.n2848 ), 
    .D0(\pg.n22168 ), .B0(\pg.n2849 ), .CIN0(\pg.n22168 ), .CIN1(\pg.n50231 ), 
    .F0(\pg.n2887_adj_3054[4] ), .F1(\pg.n2887_adj_3054[5] ), 
    .COUT1(\pg.n22170 ), .COUT0(\pg.n50231 ));
  pg_SLICE_179 \pg.SLICE_179 ( .D1(\pg.n49994 ), .C1(VCC_net), .B1(\pg.n117 ), 
    .CIN1(\pg.n49994 ), .F1(\pg.n2311_adj_3056[9] ), .COUT1(\pg.n22015 ), 
    .COUT0(\pg.n49994 ));
  pg_SLICE_180 \pg.SLICE_180 ( .D1(\pg.n49268 ), .C1(VCC_net), 
    .B1(\pg.n2163_adj_834 ), .D0(\pg.n22835 ), .C0(VCC_net), 
    .B0(\pg.n2164_adj_833 ), .CIN0(\pg.n22835 ), .CIN1(\pg.n49268 ), 
    .F0(\pg.n2215_adj_3048[17] ), .F1(\pg.n2215_adj_3048[18] ), 
    .COUT1(\pg.n22837 ), .COUT0(\pg.n49268 ));
  pg_SLICE_181 \pg.SLICE_181 ( .D1(\pg.n48530 ), .C1(VCC_net), 
    .B1(\pg.n1971_adj_875 ), .D0(\pg.n22388 ), .C0(VCC_net), 
    .B0(\pg.n1972_adj_874 ), .CIN0(\pg.n22388 ), .CIN1(\pg.n48530 ), 
    .F0(\pg.n2023_adj_3062[17] ), .F1(\pg.n2023_adj_3062[18] ), 
    .COUT1(\pg.n22390 ), .COUT0(\pg.n48530 ));
  pg_SLICE_182 \pg.SLICE_182 ( .D1(\pg.n48374 ), .C1(VCC_net), .B1(\pg.n348 ), 
    .CIN1(\pg.n48374 ), .F1(\pg.n1351_adj_3063[21] ), .COUT1(\pg.n22288 ), 
    .COUT0(\pg.n48374 ));
  pg_SLICE_183 \pg.SLICE_183 ( .D1(\pg.n48683 ), .C1(VCC_net), 
    .B1(\pg.n2458_adj_898 ), .D0(\pg.n22486 ), .B0(\pg.n2459_adj_890 ), 
    .CIN0(\pg.n22486 ), .CIN1(\pg.n48683 ), .F0(\pg.n2503_adj_3057[10] ), 
    .F1(\pg.n2503_adj_3057[11] ), .COUT1(\pg.n22488 ), .COUT0(\pg.n48683 ));
  pg_SLICE_184 \pg.SLICE_184 ( .D1(\pg.n49205 ), .C1(VCC_net), 
    .B1(\pg.n1973_adj_903 ), .D0(\pg.n22794 ), .B0(\pg.n1974_adj_902 ), 
    .CIN0(\pg.n22794 ), .CIN1(\pg.n49205 ), .F0(\pg.n2023_adj_3059[15] ), 
    .F1(\pg.n2023_adj_3059[16] ), .COUT1(\pg.n22796 ), .COUT0(\pg.n49205 ));
  pg_SLICE_185 \pg.SLICE_185 ( .D1(\pg.n49202 ), .C1(VCC_net), .B1(\pg.n355 ), 
    .CIN1(\pg.n49202 ), .F1(\pg.n2023_adj_3059[14] ), .COUT1(\pg.n22794 ), 
    .COUT0(\pg.n49202 ));
  pg_SLICE_186 \pg.SLICE_186 ( .D1(\pg.n49229 ), .D0(\pg.n22791 ), 
    .C0(VCC_net), .B0(\pg.n1863_adj_918 ), .CIN0(\pg.n22791 ), 
    .CIN1(\pg.n49229 ), .F0(\pg.n1927_adj_3074[30] ), .COUT0(\pg.n49229 ));
  pg_SLICE_187 \pg.SLICE_187 ( .D1(\pg.n49226 ), .C1(VCC_net), 
    .B1(\pg.n1864_adj_1029 ), .D0(\pg.n22789 ), .C0(VCC_net), 
    .B0(\pg.n1865_adj_1028 ), .CIN0(\pg.n22789 ), .CIN1(\pg.n49226 ), 
    .F0(\pg.n1927_adj_3074[28] ), .F1(\pg.n1927_adj_3074[29] ), 
    .COUT1(\pg.n22791 ), .COUT0(\pg.n49226 ));
  pg_SLICE_188 \pg.SLICE_188 ( .D1(\pg.n49223 ), .C1(VCC_net), 
    .B1(\pg.n1866_adj_1041 ), .D0(\pg.n22787 ), .C0(VCC_net), 
    .B0(\pg.n1867_adj_1040 ), .CIN0(\pg.n22787 ), .CIN1(\pg.n49223 ), 
    .F0(\pg.n1927_adj_3074[26] ), .F1(\pg.n1927_adj_3074[27] ), 
    .COUT1(\pg.n22789 ), .COUT0(\pg.n49223 ));
  pg_SLICE_189 \pg.SLICE_189 ( .D1(\pg.n49193 ), .C1(VCC_net), 
    .B1(\pg.n1868_adj_1065 ), .D0(\pg.n22785 ), .C0(VCC_net), 
    .B0(\pg.n1869_adj_1064 ), .CIN0(\pg.n22785 ), .CIN1(\pg.n49193 ), 
    .F0(\pg.n1927_adj_3074[24] ), .F1(\pg.n1927_adj_3074[25] ), 
    .COUT1(\pg.n22787 ), .COUT0(\pg.n49193 ));
  pg_SLICE_190 \pg.SLICE_190 ( .D1(\pg.n51137 ), .D0(\pg.n21814 ), 
    .B0(\pg.n3132 ), .CIN0(\pg.n21814 ), .CIN1(\pg.n51137 ), .F0(\pg.n838[9] ), 
    .COUT0(\pg.n51137 ));
  pg_SLICE_191 \pg.SLICE_191 ( .D1(\pg.n50810 ), .C1(VCC_net), 
    .B1(\pg.n2250_adj_1126 ), .D0(\pg.n21579 ), .C0(VCC_net), 
    .B0(\pg.n2251_adj_1125 ), .CIN0(\pg.n21579 ), .CIN1(\pg.n50810 ), 
    .F0(\pg.n2311_adj_3066[26] ), .F1(\pg.n2311_adj_3066[27] ), 
    .COUT1(\pg.n21581 ), .COUT0(\pg.n50810 ));
  pg_SLICE_192 \pg.SLICE_192 ( .D1(\pg.n50027 ), .C1(VCC_net), 
    .B1(\pg.n2151_adj_355 ), .D0(\pg.n22011 ), .C0(VCC_net), 
    .B0(\pg.n2152_adj_341 ), .CIN0(\pg.n22011 ), .CIN1(\pg.n50027 ), 
    .F0(\pg.n2215[29] ), .F1(\pg.n2215[30] ), .COUT0(\pg.n50027 ));
  pg_SLICE_193 \pg.SLICE_193 ( .D1(\pg.n51134 ), .B1(\pg.n3133 ), 
    .D0(\pg.n21812 ), .C0(VCC_net), .B0(\pg.n3134 ), .CIN0(\pg.n21812 ), 
    .CIN1(\pg.n51134 ), .F0(\pg.n838[7] ), .F1(\pg.n838[8] ), 
    .COUT1(\pg.n21814 ), .COUT0(\pg.n51134 ));
  pg_SLICE_194 \pg.SLICE_194 ( .D1(\pg.n50228 ), .C1(VCC_net), .B1(\pg.n123 ), 
    .CIN1(\pg.n50228 ), .F1(\pg.n2887_adj_3054[3] ), .COUT1(\pg.n22168 ), 
    .COUT0(\pg.n50228 ));
  pg_SLICE_195 \pg.SLICE_195 ( .D1(\pg.n50024 ), .C1(VCC_net), 
    .B1(\pg.n2153_adj_334 ), .D0(\pg.n22009 ), .C0(VCC_net), 
    .B0(\pg.n2154_adj_172 ), .CIN0(\pg.n22009 ), .CIN1(\pg.n50024 ), 
    .F0(\pg.n2215[27] ), .F1(\pg.n2215[28] ), .COUT1(\pg.n22011 ), 
    .COUT0(\pg.n50024 ));
  pg_SLICE_196 \pg.SLICE_196 ( .D1(\pg.n51131 ), .C1(VCC_net), .B1(n3135), 
    .D0(\pg.n21810 ), .C0(VCC_net), .B0(\pg.n3136 ), .CIN0(\pg.n21810 ), 
    .CIN1(\pg.n51131 ), .F0(\pg.n838[5] ), .F1(n842), .COUT1(\pg.n21812 ), 
    .COUT0(\pg.n51131 ));
  pg_SLICE_197 \pg.SLICE_197 ( .D1(\pg.n50771 ), .C1(VCC_net), 
    .B1(\pg.n2252_adj_1171 ), .D0(\pg.n21577 ), .C0(VCC_net), 
    .B0(\pg.n2253_adj_1170 ), .CIN0(\pg.n21577 ), .CIN1(\pg.n50771 ), 
    .F0(\pg.n2311_adj_3066[24] ), .F1(\pg.n2311_adj_3066[25] ), 
    .COUT1(\pg.n21579 ), .COUT0(\pg.n50771 ));
  pg_SLICE_198 \pg.SLICE_198 ( .D1(\pg.n50534 ), .C1(VCC_net), 
    .B1(\pg.n1385_adj_1206 ), .D0(\pg.n21409 ), .B0(\pg.n1386_adj_1205 ), 
    .CIN0(\pg.n21409 ), .CIN1(\pg.n50534 ), .F0(\pg.n1447_adj_3067[27] ), 
    .F1(\pg.n1447_adj_3067[28] ), .COUT1(\pg.n21411 ), .COUT0(\pg.n50534 ));
  pg_SLICE_199 \pg.SLICE_199 ( .DI1(\pg.counter_30__N_61[4] ), 
    .DI0(\pg.counter_30__N_61[3] ), .D1(\pg.n51173 ), .C1(\pg.counter[4]_2 ), 
    .D0(\pg.n21306 ), .C0(\pg.counter[3]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21306 ), .CIN1(\pg.n51173 ), .Q0(\pg.counter[3]_2 ), 
    .Q1(\pg.counter[4]_2 ), .F0(\pg.counter_30__N_61[3] ), 
    .F1(\pg.counter_30__N_61[4] ), .COUT1(\pg.n21308 ), .COUT0(\pg.n51173 ));
  pg_SLICE_200 \pg.SLICE_200 ( .D1(\pg.n50507 ), .B1(\pg.n1387_adj_1252 ), 
    .D0(\pg.n21407 ), .C0(VCC_net), .B0(\pg.n1388_adj_1251 ), 
    .CIN0(\pg.n21407 ), .CIN1(\pg.n50507 ), .F0(\pg.n1447_adj_3067[25] ), 
    .F1(\pg.n1447_adj_3067[26] ), .COUT1(\pg.n21409 ), .COUT0(\pg.n50507 ));
  pg_SLICE_201 \pg.SLICE_201 ( .D1(\pg.n50021 ), .C1(VCC_net), 
    .B1(\pg.n2155_adj_356 ), .D0(\pg.n22007 ), .C0(VCC_net), 
    .B0(\pg.n2156_adj_346 ), .CIN0(\pg.n22007 ), .CIN1(\pg.n50021 ), 
    .F0(\pg.n2215[25] ), .F1(\pg.n2215[26] ), .COUT1(\pg.n22009 ), 
    .COUT0(\pg.n50021 ));
  pg_SLICE_202 \pg.SLICE_202 ( .D1(\pg.n51128 ), .B1(\pg.n3137 ), 
    .D0(\pg.n21808 ), .B0(\pg.n3138 ), .CIN0(\pg.n21808 ), .CIN1(\pg.n51128 ), 
    .F0(\pg.n838[3] ), .F1(\pg.n838[4] ), .COUT1(\pg.n21810 ), 
    .COUT0(\pg.n51128 ));
  pg_SLICE_203 \pg.SLICE_203 ( .D1(\pg.n50768 ), .C1(VCC_net), 
    .B1(\pg.n2254_adj_1297 ), .D0(\pg.n21575 ), .C0(VCC_net), 
    .B0(\pg.n2255_adj_1296 ), .CIN0(\pg.n21575 ), .CIN1(\pg.n50768 ), 
    .F0(\pg.n2311_adj_3066[22] ), .F1(\pg.n2311_adj_3066[23] ), 
    .COUT1(\pg.n21577 ), .COUT0(\pg.n50768 ));
  pg_SLICE_204 \pg.SLICE_204 ( .D1(\pg.n50504 ), .C1(VCC_net), 
    .B1(\pg.n1389_adj_1307 ), .D0(\pg.n21405 ), .C0(VCC_net), 
    .B0(\pg.n1390_adj_1306 ), .CIN0(\pg.n21405 ), .CIN1(\pg.n50504 ), 
    .F0(\pg.n1447_adj_3067[23] ), .F1(\pg.n1447_adj_3067[24] ), 
    .COUT1(\pg.n21407 ), .COUT0(\pg.n50504 ));
  pg_SLICE_205 \pg.SLICE_205 ( .DI1(\pg.counter_30__N_61[2] ), 
    .DI0(\pg.counter_30__N_61[1] ), .D1(\pg.n51170 ), .C1(\pg.counter[2]_2 ), 
    .D0(\pg.n21304 ), .C0(\pg.counter[1]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21304 ), .CIN1(\pg.n51170 ), .Q0(\pg.counter[1]_2 ), 
    .Q1(\pg.counter[2]_2 ), .F0(\pg.counter_30__N_61[1] ), 
    .F1(\pg.counter_30__N_61[2] ), .COUT1(\pg.n21306 ), .COUT0(\pg.n51170 ));
  pg_SLICE_206 \pg.SLICE_206 ( .D1(\pg.n50501 ), .B1(\pg.n1391_adj_1319 ), 
    .D0(\pg.n21403 ), .B0(\pg.n1392_adj_1318 ), .CIN0(\pg.n21403 ), 
    .CIN1(\pg.n50501 ), .F0(\pg.n1447_adj_3067[21] ), 
    .F1(\pg.n1447_adj_3067[22] ), .COUT1(\pg.n21405 ), .COUT0(\pg.n50501 ));
  pg_SLICE_207 \pg.SLICE_207 ( .D1(\pg.n51125 ), .B1(n3139), .D0(\pg.n21806 ), 
    .B0(\pg.n3140 ), .CIN0(\pg.n21806 ), .CIN1(\pg.n51125 ), .F0(\pg.n838[1] ), 
    .F1(n846), .COUT1(\pg.n21808 ), .COUT0(\pg.n51125 ));
  pg_SLICE_208 \pg.SLICE_208 ( .D1(\pg.n49190 ), .C1(VCC_net), 
    .B1(\pg.n1870_adj_1352 ), .D0(\pg.n22783 ), .B0(\pg.n1871_adj_1351 ), 
    .CIN0(\pg.n22783 ), .CIN1(\pg.n49190 ), .F0(\pg.n1927_adj_3074[22] ), 
    .F1(\pg.n1927_adj_3074[23] ), .COUT1(\pg.n22785 ), .COUT0(\pg.n49190 ));
  pg_SLICE_209 \pg.SLICE_209 ( .D1(\pg.n48806 ), .C1(VCC_net), 
    .B1(\pg.n2739_adj_781 ), .D0(\pg.n22568 ), .C0(VCC_net), 
    .B0(\pg.n2740_adj_763 ), .CIN0(\pg.n22568 ), .CIN1(\pg.n48806 ), 
    .F0(\pg.n2791[17] ), .F1(\pg.n2791[18] ), .COUT1(\pg.n22570 ), 
    .COUT0(\pg.n48806 ));
  pg_SLICE_210 \pg.SLICE_210 ( .D1(\pg.n48680 ), .C1(VCC_net), 
    .B1(\pg.n360_adj_895 ), .CIN1(\pg.n48680 ), .F1(\pg.n2503_adj_3057[9] ), 
    .COUT1(\pg.n22486 ), .COUT0(\pg.n48680 ));
  pg_SLICE_211 \pg.SLICE_211 ( .D1(\pg.n48527 ), .C1(VCC_net), 
    .B1(\pg.n1973_adj_1333 ), .D0(\pg.n22386 ), .B0(\pg.n1974_adj_1375 ), 
    .CIN0(\pg.n22386 ), .CIN1(\pg.n48527 ), .F0(\pg.n2023_adj_3062[15] ), 
    .F1(\pg.n2023_adj_3062[16] ), .COUT1(\pg.n22388 ), .COUT0(\pg.n48527 ));
  pg_SLICE_212 \pg.SLICE_212 ( .D1(\pg.n48386 ), .C1(VCC_net), 
    .B1(\pg.n1191_adj_1387 ), .D0(\pg.n22284 ), .B0(\pg.n1192_adj_1386 ), 
    .CIN0(\pg.n22284 ), .CIN1(\pg.n48386 ), .F0(\pg.n1255_adj_3086[29] ), 
    .F1(\pg.n1255_adj_3086[30] ), .COUT0(\pg.n48386 ));
  pg_SLICE_213 \pg.SLICE_213 ( .D1(\pg.n50270 ), .C1(VCC_net), 
    .B1(\pg.n2727_adj_642 ), .D0(\pg.n22164 ), .C0(VCC_net), 
    .B0(\pg.n2728_adj_640 ), .CIN0(\pg.n22164 ), .CIN1(\pg.n50270 ), 
    .F0(\pg.n2791_adj_3069[29] ), .F1(\pg.n2791_adj_3069[30] ), 
    .COUT0(\pg.n50270 ));
  pg_SLICE_214 \pg.SLICE_214 ( .D1(\pg.n50018 ), .C1(VCC_net), 
    .B1(\pg.n2157_adj_133 ), .D0(\pg.n22005 ), .C0(VCC_net), 
    .B0(\pg.n2158_adj_154 ), .CIN0(\pg.n22005 ), .CIN1(\pg.n50018 ), 
    .F0(\pg.n2215[23] ), .F1(\pg.n2215[24] ), .COUT1(\pg.n22007 ), 
    .COUT0(\pg.n50018 ));
  pg_SLICE_215 \pg.SLICE_215 ( .D1(\pg.n50399 ), .C1(VCC_net), 
    .B1(\counter[0] ), .CIN1(\pg.n50399 ), .F1(n848), .COUT1(\pg.n21806 ), 
    .COUT0(\pg.n50399 ));
  pg_SLICE_216 \pg.SLICE_216 ( .D1(\pg.n48803 ), .C1(VCC_net), 
    .B1(\pg.n2741_adj_779 ), .D0(\pg.n22566 ), .C0(VCC_net), 
    .B0(\pg.n2742_adj_783 ), .CIN0(\pg.n22566 ), .CIN1(\pg.n48803 ), 
    .F0(\pg.n2791[15] ), .F1(\pg.n2791[16] ), .COUT1(\pg.n22568 ), 
    .COUT0(\pg.n48803 ));
  pg_SLICE_217 \pg.SLICE_217 ( .D1(\pg.n51122 ), .D0(\pg.n21803 ), 
    .C0(VCC_net), .B0(\pg.n3015 ), .CIN0(\pg.n21803 ), .CIN1(\pg.n51122 ), 
    .F0(\pg.n3079[30] ), .COUT0(\pg.n51122 ));
  pg_SLICE_218 \pg.SLICE_218 ( .D1(\pg.n49187 ), .C1(VCC_net), 
    .B1(\pg.n1872_adj_1711 ), .D0(\pg.n22781 ), .C0(VCC_net), 
    .B0(\pg.n1873_adj_1710 ), .CIN0(\pg.n22781 ), .CIN1(\pg.n49187 ), 
    .F0(\pg.n1927_adj_3074[20] ), .F1(\pg.n1927_adj_3074[21] ), 
    .COUT1(\pg.n22783 ), .COUT0(\pg.n49187 ));
  pg_SLICE_219 \pg.SLICE_219 ( .D1(\pg.n49184 ), .C1(VCC_net), 
    .B1(\pg.n1874_adj_1727 ), .D0(\pg.n22779 ), .C0(VCC_net), 
    .B0(\pg.n1875_adj_1726 ), .CIN0(\pg.n22779 ), .CIN1(\pg.n49184 ), 
    .F0(\pg.n1927_adj_3074[18] ), .F1(\pg.n1927_adj_3074[19] ), 
    .COUT1(\pg.n22781 ), .COUT0(\pg.n49184 ));
  pg_SLICE_220 \pg.SLICE_220 ( .D1(\pg.n48800 ), .C1(VCC_net), 
    .B1(\pg.n2743_adj_773 ), .D0(\pg.n22564 ), .B0(\pg.n2744_adj_847 ), 
    .CIN0(\pg.n22564 ), .CIN1(\pg.n48800 ), .F0(\pg.n2791[13] ), 
    .F1(\pg.n2791[14] ), .COUT1(\pg.n22566 ), .COUT0(\pg.n48800 ));
  pg_SLICE_221 \pg.SLICE_221 ( .D1(\pg.n50267 ), .C1(VCC_net), 
    .B1(\pg.n2729_adj_679 ), .D0(\pg.n22162 ), .C0(VCC_net), 
    .B0(\pg.n2730_adj_678 ), .CIN0(\pg.n22162 ), .CIN1(\pg.n50267 ), 
    .F0(\pg.n2791_adj_3069[27] ), .F1(\pg.n2791_adj_3069[28] ), 
    .COUT1(\pg.n22164 ), .COUT0(\pg.n50267 ));
  pg_SLICE_222 \pg.SLICE_222 ( .D1(\pg.n48383 ), .C1(VCC_net), 
    .B1(\pg.n1193_adj_1668 ), .D0(\pg.n22282 ), .C0(VCC_net), 
    .B0(\pg.n1194_adj_1679 ), .CIN0(\pg.n22282 ), .CIN1(\pg.n48383 ), 
    .F0(\pg.n1255_adj_3086[27] ), .F1(\pg.n1255_adj_3086[28] ), 
    .COUT1(\pg.n22284 ), .COUT0(\pg.n48383 ));
  pg_SLICE_223 \pg.SLICE_223 ( .D1(\pg.n48710 ), .C1(VCC_net), 
    .B1(\pg.n2343_adj_967 ), .D0(\pg.n22482 ), .C0(VCC_net), 
    .B0(\pg.n2344_adj_980 ), .CIN0(\pg.n22482 ), .CIN1(\pg.n48710 ), 
    .F0(\pg.n2407_adj_3075[29] ), .F1(\pg.n2407_adj_3075[30] ), 
    .COUT0(\pg.n48710 ));
  pg_SLICE_224 \pg.SLICE_224 ( .D1(\pg.n48362 ), .C1(VCC_net), 
    .B1(\pg.n1195_c ), .D0(\pg.n22280 ), .C0(VCC_net), .B0(\pg.n1196_c ), 
    .CIN0(\pg.n22280 ), .CIN1(\pg.n48362 ), .F0(\pg.n1255_adj_3086[25] ), 
    .F1(\pg.n1255_adj_3086[26] ), .COUT1(\pg.n22282 ), .COUT0(\pg.n48362 ));
  pg_SLICE_225 \pg.SLICE_225 ( .D1(\pg.n48797 ), .C1(VCC_net), 
    .B1(\pg.n2745_adj_839 ), .D0(\pg.n22562 ), .C0(VCC_net), 
    .B0(\pg.n2746_adj_792 ), .CIN0(\pg.n22562 ), .CIN1(\pg.n48797 ), 
    .F0(\pg.n2791[11] ), .F1(\pg.n2791[12] ), .COUT1(\pg.n22564 ), 
    .COUT0(\pg.n48797 ));
  pg_SLICE_226 \pg.SLICE_226 ( .D1(\pg.n48359 ), .C1(VCC_net), 
    .B1(\pg.n1197_c ), .D0(\pg.n22278 ), .B0(\pg.n1198_c ), .CIN0(\pg.n22278 ), 
    .CIN1(\pg.n48359 ), .F0(\pg.n1255_adj_3086[23] ), 
    .F1(\pg.n1255_adj_3086[24] ), .COUT1(\pg.n22280 ), .COUT0(\pg.n48359 ));
  pg_SLICE_227 \pg.SLICE_227 ( .D1(\pg.n50765 ), .C1(VCC_net), 
    .B1(\pg.n2256_adj_1902 ), .D0(\pg.n21573 ), .C0(VCC_net), 
    .B0(\pg.n2257_adj_1901 ), .CIN0(\pg.n21573 ), .CIN1(\pg.n50765 ), 
    .F0(\pg.n2311_adj_3066[20] ), .F1(\pg.n2311_adj_3066[21] ), 
    .COUT1(\pg.n21575 ), .COUT0(\pg.n50765 ));
  pg_SLICE_228 \pg.SLICE_228 ( .D1(\pg.n50015 ), .C1(VCC_net), 
    .B1(\pg.n2159_adj_167 ), .D0(\pg.n22003 ), .C0(VCC_net), .B0(\pg.n2160 ), 
    .CIN0(\pg.n22003 ), .CIN1(\pg.n50015 ), .F0(\pg.n2215[21] ), 
    .F1(\pg.n2215[22] ), .COUT1(\pg.n22005 ), .COUT0(\pg.n50015 ));
  pg_SLICE_229 \pg.SLICE_229 ( .D1(\pg.n51119 ), .C1(VCC_net), .B1(\pg.n3016 ), 
    .D0(\pg.n21801 ), .C0(VCC_net), .B0(\pg.n3017 ), .CIN0(\pg.n21801 ), 
    .CIN1(\pg.n51119 ), .F0(\pg.n3079[28] ), .F1(\pg.n3079[29] ), 
    .COUT1(\pg.n21803 ), .COUT0(\pg.n51119 ));
  pg_SLICE_230 \pg.SLICE_230 ( .D1(\pg.n50762 ), .C1(VCC_net), 
    .B1(\pg.n2258_adj_1922 ), .D0(\pg.n21571 ), .B0(\pg.n2259_adj_1921 ), 
    .CIN0(\pg.n21571 ), .CIN1(\pg.n50762 ), .F0(\pg.n2311_adj_3066[18] ), 
    .F1(\pg.n2311_adj_3066[19] ), .COUT1(\pg.n21573 ), .COUT0(\pg.n50762 ));
  pg_SLICE_231 \pg.SLICE_231 ( .D1(\pg.n50498 ), .B1(\pg.n1393_adj_1926 ), 
    .D0(\pg.n21401 ), .B0(\pg.n1394_adj_1925 ), .CIN0(\pg.n21401 ), 
    .CIN1(\pg.n50498 ), .F0(\pg.n1447_adj_3067[19] ), 
    .F1(\pg.n1447_adj_3067[20] ), .COUT1(\pg.n21403 ), .COUT0(\pg.n50498 ));
  pg_SLICE_232 \pg.SLICE_232 ( .D1(\pg.n51113 ), .C1(VCC_net), .B1(\pg.n3018 ), 
    .D0(\pg.n21799 ), .C0(VCC_net), .B0(\pg.n3019 ), .CIN0(\pg.n21799 ), 
    .CIN1(\pg.n51113 ), .F0(\pg.n3079[26] ), .F1(\pg.n3079[27] ), 
    .COUT1(\pg.n21801 ), .COUT0(\pg.n51113 ));
  pg_SLICE_233 \pg.SLICE_233 ( .D1(\pg.n49181 ), .C1(VCC_net), 
    .B1(\pg.n1876_adj_1929 ), .D0(\pg.n22777 ), .B0(\pg.n1877_adj_1928 ), 
    .CIN0(\pg.n22777 ), .CIN1(\pg.n49181 ), .F0(\pg.n1927_adj_3074[16] ), 
    .F1(\pg.n1927_adj_3074[17] ), .COUT1(\pg.n22779 ), .COUT0(\pg.n49181 ));
  pg_SLICE_234 \pg.SLICE_234 ( .D1(\pg.n48794 ), .C1(VCC_net), 
    .B1(\pg.n2747_adj_935 ), .D0(\pg.n22560 ), .C0(VCC_net), 
    .B0(\pg.n2748_adj_937 ), .CIN0(\pg.n22560 ), .CIN1(\pg.n48794 ), 
    .F0(\pg.n2791[9] ), .F1(\pg.n2791[10] ), .COUT1(\pg.n22562 ), 
    .COUT0(\pg.n48794 ));
  pg_SLICE_235 \pg.SLICE_235 ( .D1(\pg.n48707 ), .C1(VCC_net), 
    .B1(\pg.n2345_adj_954 ), .D0(\pg.n22480 ), .C0(VCC_net), 
    .B0(\pg.n2346_adj_990 ), .CIN0(\pg.n22480 ), .CIN1(\pg.n48707 ), 
    .F0(\pg.n2407_adj_3075[27] ), .F1(\pg.n2407_adj_3075[28] ), 
    .COUT1(\pg.n22482 ), .COUT0(\pg.n48707 ));
  pg_SLICE_236 \pg.SLICE_236 ( .D1(\pg.n48524 ), .C1(VCC_net), 
    .B1(\pg.n355_adj_1599 ), .CIN1(\pg.n48524 ), .F1(\pg.n2023_adj_3062[14] ), 
    .COUT1(\pg.n22386 ), .COUT0(\pg.n48524 ));
  pg_SLICE_237 \pg.SLICE_237 ( .D1(\pg.n48356 ), .C1(VCC_net), .B1(\pg.n347 ), 
    .CIN1(\pg.n48356 ), .F1(\pg.n1255_adj_3086[22] ), .COUT1(\pg.n22278 ), 
    .COUT0(\pg.n48356 ));
  pg_SLICE_238 \pg.SLICE_238 ( .D1(\pg.n48371 ), .D0(\pg.n22275 ), 
    .B0(\pg.n456_adj_1692 ), .CIN0(\pg.n22275 ), .CIN1(\pg.n48371 ), 
    .F0(\pg.n1159_adj_3089[30] ), .COUT0(\pg.n48371 ));
  pg_SLICE_239 \pg.SLICE_239 ( .D1(\pg.n50264 ), .C1(VCC_net), 
    .B1(\pg.n2731_adj_647 ), .D0(\pg.n22160 ), .C0(VCC_net), 
    .B0(\pg.n2732_adj_638 ), .CIN0(\pg.n22160 ), .CIN1(\pg.n50264 ), 
    .F0(\pg.n2791_adj_3069[25] ), .F1(\pg.n2791_adj_3069[26] ), 
    .COUT1(\pg.n22162 ), .COUT0(\pg.n50264 ));
  pg_SLICE_240 \pg.SLICE_240 ( .D1(\pg.n50012 ), .C1(VCC_net), 
    .B1(\pg.n2161_adj_340 ), .D0(\pg.n22001 ), .B0(\pg.n2162_adj_121 ), 
    .CIN0(\pg.n22001 ), .CIN1(\pg.n50012 ), .F0(\pg.n2215[19] ), 
    .F1(\pg.n2215[20] ), .COUT1(\pg.n22003 ), .COUT0(\pg.n50012 ));
  pg_SLICE_241 \pg.SLICE_241 ( .D1(\pg.n51110 ), .C1(VCC_net), .B1(\pg.n3020 ), 
    .D0(\pg.n21797 ), .C0(VCC_net), .B0(\pg.n3021 ), .CIN0(\pg.n21797 ), 
    .CIN1(\pg.n51110 ), .F0(\pg.n3079[24] ), .F1(\pg.n3079[25] ), 
    .COUT1(\pg.n21799 ), .COUT0(\pg.n51110 ));
  pg_SLICE_242 \pg.SLICE_242 ( .D1(\pg.n50261 ), .C1(VCC_net), 
    .B1(\pg.n2733_adj_645 ), .D0(\pg.n22158 ), .C0(VCC_net), 
    .B0(\pg.n2734_adj_646 ), .CIN0(\pg.n22158 ), .CIN1(\pg.n50261 ), 
    .F0(\pg.n2791_adj_3069[23] ), .F1(\pg.n2791_adj_3069[24] ), 
    .COUT1(\pg.n22160 ), .COUT0(\pg.n50261 ));
  pg_SLICE_243 \pg.SLICE_243 ( .D1(\pg.n49973 ), .B1(\pg.n2163_adj_147 ), 
    .D0(\pg.n21999 ), .C0(VCC_net), .B0(\pg.n2164_adj_339 ), 
    .CIN0(\pg.n21999 ), .CIN1(\pg.n49973 ), .F0(\pg.n2215[17] ), 
    .F1(\pg.n2215[18] ), .COUT1(\pg.n22001 ), .COUT0(\pg.n49973 ));
  pg_SLICE_244 \pg.SLICE_244 ( .D1(\pg.n51107 ), .C1(VCC_net), .B1(\pg.n3022 ), 
    .D0(\pg.n21795 ), .C0(VCC_net), .B0(\pg.n3023 ), .CIN0(\pg.n21795 ), 
    .CIN1(\pg.n51107 ), .F0(\pg.n3079[22] ), .F1(\pg.n3079[23] ), 
    .COUT1(\pg.n21797 ), .COUT0(\pg.n51107 ));
  pg_SLICE_245 \pg.SLICE_245 ( .D1(\pg.n50759 ), .B1(\pg.n2260_adj_2257 ), 
    .D0(\pg.n21569 ), .C0(VCC_net), .B0(\pg.n2261_adj_2256 ), 
    .CIN0(\pg.n21569 ), .CIN1(\pg.n50759 ), .F0(\pg.n2311_adj_3066[16] ), 
    .F1(\pg.n2311_adj_3066[17] ), .COUT1(\pg.n21571 ), .COUT0(\pg.n50759 ));
  pg_SLICE_246 \pg.SLICE_246 ( .D1(\pg.n50495 ), .C1(VCC_net), 
    .B1(\pg.n152[16] ), .CIN1(\pg.n50495 ), .F1(\pg.n1447_adj_3067[18] ), 
    .COUT1(\pg.n21401 ), .COUT0(\pg.n50495 ));
  pg_SLICE_247 \pg.SLICE_247 ( .DI1(\pg.counter_30__N_61[0] ), 
    .D1(\pg.n51140 ), .C1(\counter[0] ), .B1(VCC_net), .CLK(int60clk), 
    .CIN1(\pg.n51140 ), .Q1(\counter[0] ), .F1(\pg.counter_30__N_61[0] ), 
    .COUT1(\pg.n21304 ), .COUT0(\pg.n51140 ));
  pg_SLICE_248 \pg.SLICE_248 ( .D1(\pg.n51104 ), .C1(VCC_net), .B1(\pg.n3024 ), 
    .D0(\pg.n21793 ), .C0(VCC_net), .B0(\pg.n3025 ), .CIN0(\pg.n21793 ), 
    .CIN1(\pg.n51104 ), .F0(\pg.n3079[20] ), .F1(\pg.n3079[21] ), 
    .COUT1(\pg.n21795 ), .COUT0(\pg.n51104 ));
  pg_SLICE_249 \pg.SLICE_249 ( .D1(\pg.n50756 ), .C1(VCC_net), 
    .B1(\pg.n2262_adj_2328 ), .D0(\pg.n21567 ), .C0(VCC_net), 
    .B0(\pg.n2263_adj_2324 ), .CIN0(\pg.n21567 ), .CIN1(\pg.n50756 ), 
    .F0(\pg.n2311_adj_3066[14] ), .F1(\pg.n2311_adj_3066[15] ), 
    .COUT1(\pg.n21569 ), .COUT0(\pg.n50756 ));
  pg_SLICE_250 \pg.SLICE_250 ( .D1(\pg.n50516 ), .D0(\pg.n21398 ), 
    .C0(VCC_net), .B0(\pg.n1287_adj_2454 ), .CIN0(\pg.n21398 ), 
    .CIN1(\pg.n50516 ), .F0(\pg.n1351_adj_3105[30] ), .COUT0(\pg.n50516 ));
  pg_SLICE_251 \pg.SLICE_251 ( .D1(\pg.n48347 ), .C1(\pg.counter[30]_2 ), 
    .D0(\pg.n21300 ), .C0(\pg.counter[29]_2 ), .CIN0(\pg.n21300 ), 
    .CIN1(\pg.n48347 ), .F0(\pg.n457 ), .F1(\pg.n456_adj_1692 ), 
    .COUT0(\pg.n48347 ));
  pg_SLICE_252 \pg.SLICE_252 ( .D1(\pg.n50753 ), .B1(\pg.n2264_adj_2326 ), 
    .D0(\pg.n21565 ), .B0(\pg.n2265_adj_2320 ), .CIN0(\pg.n21565 ), 
    .CIN1(\pg.n50753 ), .F0(\pg.n2311_adj_3066[12] ), 
    .F1(\pg.n2311_adj_3066[13] ), .COUT1(\pg.n21567 ), .COUT0(\pg.n50753 ));
  pg_SLICE_253 \pg.SLICE_253 ( .D1(\pg.n50513 ), .C1(VCC_net), 
    .B1(\pg.n1288_adj_2500 ), .D0(\pg.n21396 ), .B0(\pg.n1289_adj_2499 ), 
    .CIN0(\pg.n21396 ), .CIN1(\pg.n50513 ), .F0(\pg.n1351_adj_3105[28] ), 
    .F1(\pg.n1351_adj_3105[29] ), .COUT1(\pg.n21398 ), .COUT0(\pg.n50513 ));
  pg_SLICE_254 \pg.SLICE_254 ( .D1(\pg.n49178 ), .C1(VCC_net), 
    .B1(\pg.n354_adj_2010 ), .CIN1(\pg.n49178 ), .F1(\pg.n1927_adj_3074[15] ), 
    .COUT1(\pg.n22777 ), .COUT0(\pg.n49178 ));
  pg_SLICE_255 \pg.SLICE_255 ( .D1(\pg.n49199 ), .C1(VCC_net), 
    .B1(\pg.n1767_adj_2122 ), .D0(\pg.n22773 ), .C0(VCC_net), 
    .B0(\pg.n1768_adj_2114 ), .CIN0(\pg.n22773 ), .CIN1(\pg.n49199 ), 
    .F0(\pg.n1831_adj_3097[29] ), .F1(\pg.n1831_adj_3097[30] ), 
    .COUT0(\pg.n49199 ));
  pg_SLICE_256 \pg.SLICE_256 ( .D1(\pg.n49196 ), .C1(VCC_net), 
    .B1(\pg.n1769_adj_2165 ), .D0(\pg.n22771 ), .C0(VCC_net), 
    .B0(\pg.n1770_adj_2157 ), .CIN0(\pg.n22771 ), .CIN1(\pg.n49196 ), 
    .F0(\pg.n1831_adj_3097[27] ), .F1(\pg.n1831_adj_3097[28] ), 
    .COUT1(\pg.n22773 ), .COUT0(\pg.n49196 ));
  pg_SLICE_257 \pg.SLICE_257 ( .D1(\pg.n48791 ), .C1(VCC_net), 
    .B1(\pg.n2749_adj_850 ), .D0(\pg.n22558 ), .B0(\pg.n2750_adj_785 ), 
    .CIN0(\pg.n22558 ), .CIN1(\pg.n48791 ), .F0(\pg.n2791[7] ), 
    .F1(\pg.n2791[8] ), .COUT1(\pg.n22560 ), .COUT0(\pg.n48791 ));
  pg_SLICE_258 \pg.SLICE_258 ( .D1(\pg.n48668 ), .C1(VCC_net), 
    .B1(\pg.n2347_adj_970 ), .D0(\pg.n22478 ), .C0(VCC_net), 
    .B0(\pg.n2348_adj_982 ), .CIN0(\pg.n22478 ), .CIN1(\pg.n48668 ), 
    .F0(\pg.n2407_adj_3075[25] ), .F1(\pg.n2407_adj_3075[26] ), 
    .COUT1(\pg.n22480 ), .COUT0(\pg.n48668 ));
  pg_SLICE_259 \pg.SLICE_259 ( .D1(\pg.n48551 ), .D0(\pg.n22383 ), 
    .C0(VCC_net), .B0(\pg.n1863_adj_1377 ), .CIN0(\pg.n22383 ), 
    .CIN1(\pg.n48551 ), .F0(\pg.n1927_adj_3085[30] ), .COUT0(\pg.n48551 ));
  pg_SLICE_260 \pg.SLICE_260 ( .D1(\pg.n48368 ), .C1(VCC_net), .B1(\pg.n457 ), 
    .D0(\pg.n22273 ), .C0(VCC_net), .B0(\pg.n341 ), .CIN0(\pg.n22273 ), 
    .CIN1(\pg.n48368 ), .F0(\pg.n1159_adj_3089[28] ), 
    .F1(\pg.n1159_adj_3089[29] ), .COUT1(\pg.n22275 ), .COUT0(\pg.n48368 ));
  pg_SLICE_261 \pg.SLICE_261 ( .D1(\pg.n50258 ), .C1(VCC_net), 
    .B1(\pg.n2735_adj_661 ), .D0(\pg.n22156 ), .C0(VCC_net), 
    .B0(\pg.n2736_adj_637 ), .CIN0(\pg.n22156 ), .CIN1(\pg.n50258 ), 
    .F0(\pg.n2791_adj_3069[21] ), .F1(\pg.n2791_adj_3069[22] ), 
    .COUT1(\pg.n22158 ), .COUT0(\pg.n50258 ));
  pg_SLICE_262 \pg.SLICE_262 ( .D1(\pg.n49970 ), .C1(VCC_net), 
    .B1(\pg.n2165_adj_338 ), .D0(\pg.n21997 ), .C0(VCC_net), 
    .B0(\pg.n2166_adj_191 ), .CIN0(\pg.n21997 ), .CIN1(\pg.n49970 ), 
    .F0(\pg.n2215[15] ), .F1(\pg.n2215[16] ), .COUT1(\pg.n21999 ), 
    .COUT0(\pg.n49970 ));
  pg_SLICE_263 \pg.SLICE_263 ( .D1(\pg.n49967 ), .B1(\pg.n2167_adj_337 ), 
    .D0(\pg.n21995 ), .B0(\pg.n2168_adj_192 ), .CIN0(\pg.n21995 ), 
    .CIN1(\pg.n49967 ), .F0(\pg.n2215[13] ), .F1(\pg.n2215[14] ), 
    .COUT1(\pg.n21997 ), .COUT0(\pg.n49967 ));
  pg_SLICE_264 \pg.SLICE_264 ( .D1(\pg.n50402 ), .C1(\pg.counter[2]_2 ), 
    .B1(VCC_net), .CIN1(\pg.n50402 ), .F1(\pg.n152[0] ), .COUT1(\pg.n21246 ), 
    .COUT0(\pg.n50402 ));
  pg_SLICE_265 \pg.SLICE_265 ( .D1(\pg.n48995 ), .C1(\pg.counter[10]_2 ), 
    .D0(\pg.n21211 ), .C0(\pg.counter[9]_2 ), .CIN0(\pg.n21211 ), 
    .CIN1(\pg.n48995 ), .F0(\pg.n360 ), .F1(\pg.n359 ), .COUT1(\pg.n21213 ), 
    .COUT0(\pg.n48995 ));
  pg_SLICE_266 \pg.SLICE_266 ( .D1(\pg.n48788 ), .C1(VCC_net), .B1(\pg.n363 ), 
    .CIN1(\pg.n48788 ), .F1(\pg.n2791[6] ), .COUT1(\pg.n22558 ), 
    .COUT0(\pg.n48788 ));
  pg_SLICE_267 \pg.SLICE_267 ( .D1(\pg.n48665 ), .C1(VCC_net), 
    .B1(\pg.n2349_adj_1014 ), .D0(\pg.n22476 ), .C0(VCC_net), 
    .B0(\pg.n2350_adj_984 ), .CIN0(\pg.n22476 ), .CIN1(\pg.n48665 ), 
    .F0(\pg.n2407_adj_3075[23] ), .F1(\pg.n2407_adj_3075[24] ), 
    .COUT1(\pg.n22478 ), .COUT0(\pg.n48665 ));
  pg_SLICE_268 \pg.SLICE_268 ( .D1(\pg.n48548 ), .C1(VCC_net), 
    .B1(\pg.n1864_adj_1435 ), .D0(\pg.n22381 ), .C0(VCC_net), 
    .B0(\pg.n1865_adj_1403 ), .CIN0(\pg.n22381 ), .CIN1(\pg.n48548 ), 
    .F0(\pg.n1927_adj_3085[28] ), .F1(\pg.n1927_adj_3085[29] ), 
    .COUT1(\pg.n22383 ), .COUT0(\pg.n48548 ));
  pg_SLICE_269 \pg.SLICE_269 ( .D1(\pg.n48545 ), .C1(VCC_net), 
    .B1(\pg.n1866_adj_1405 ), .D0(\pg.n22379 ), .C0(VCC_net), 
    .B0(\pg.n1867_adj_1393 ), .CIN0(\pg.n22379 ), .CIN1(\pg.n48545 ), 
    .F0(\pg.n1927_adj_3085[26] ), .F1(\pg.n1927_adj_3085[27] ), 
    .COUT1(\pg.n22381 ), .COUT0(\pg.n48545 ));
  pg_SLICE_270 \pg.SLICE_270 ( .D1(\pg.n48365 ), .C1(VCC_net), .B1(\pg.n342 ), 
    .D0(\pg.n22271 ), .C0(VCC_net), .B0(\pg.n343 ), .CIN0(\pg.n22271 ), 
    .CIN1(\pg.n48365 ), .F0(\pg.n1159_adj_3089[26] ), 
    .F1(\pg.n1159_adj_3089[27] ), .COUT1(\pg.n22273 ), .COUT0(\pg.n48365 ));
  pg_SLICE_271 \pg.SLICE_271 ( .D1(\pg.n50255 ), .C1(VCC_net), 
    .B1(\pg.n2737_adj_644 ), .D0(\pg.n22154 ), .C0(VCC_net), 
    .B0(\pg.n2738_adj_680 ), .CIN0(\pg.n22154 ), .CIN1(\pg.n50255 ), 
    .F0(\pg.n2791_adj_3069[19] ), .F1(\pg.n2791_adj_3069[20] ), 
    .COUT1(\pg.n22156 ), .COUT0(\pg.n50255 ));
  pg_SLICE_272 \pg.SLICE_272 ( .D1(\pg.n48353 ), .C1(VCC_net), .B1(\pg.n344 ), 
    .D0(\pg.n22269 ), .B0(\pg.n345 ), .CIN0(\pg.n22269 ), .CIN1(\pg.n48353 ), 
    .F0(\pg.n1159_adj_3089[24] ), .F1(\pg.n1159_adj_3089[25] ), 
    .COUT1(\pg.n22271 ), .COUT0(\pg.n48353 ));
  pg_SLICE_273 \pg.SLICE_273 ( .D1(\pg.n50207 ), .C1(VCC_net), .B1(\pg.n2739 ), 
    .D0(\pg.n22152 ), .C0(VCC_net), .B0(\pg.n2740 ), .CIN0(\pg.n22152 ), 
    .CIN1(\pg.n50207 ), .F0(\pg.n2791_adj_3069[17] ), 
    .F1(\pg.n2791_adj_3069[18] ), .COUT1(\pg.n22154 ), .COUT0(\pg.n50207 ));
  pg_SLICE_274 \pg.SLICE_274 ( .D1(\pg.n50204 ), .C1(VCC_net), .B1(\pg.n2741 ), 
    .D0(\pg.n22150 ), .C0(VCC_net), .B0(\pg.n2742 ), .CIN0(\pg.n22150 ), 
    .CIN1(\pg.n50204 ), .F0(\pg.n2791_adj_3069[15] ), 
    .F1(\pg.n2791_adj_3069[16] ), .COUT1(\pg.n22152 ), .COUT0(\pg.n50204 ));
  pg_SLICE_275 \pg.SLICE_275 ( .D1(\pg.n49964 ), .B1(\pg.n2169 ), 
    .D0(\pg.n21993 ), .B0(\pg.n2170 ), .CIN0(\pg.n21993 ), .CIN1(\pg.n49964 ), 
    .F0(\pg.n2215[11] ), .F1(\pg.n2215[12] ), .COUT1(\pg.n21995 ), 
    .COUT0(\pg.n49964 ));
  pg_SLICE_276 \pg.SLICE_276 ( .D1(\pg.n48827 ), .D0(\pg.n22555 ), 
    .C0(VCC_net), .B0(\pg.n2631_adj_771 ), .CIN0(\pg.n22555 ), 
    .CIN1(\pg.n48827 ), .F0(\pg.n2695_adj_3071[30] ), .COUT0(\pg.n48827 ));
  pg_SLICE_277 \pg.SLICE_277 ( .D1(\pg.n48662 ), .C1(VCC_net), 
    .B1(\pg.n2351_adj_956 ), .D0(\pg.n22474 ), .C0(VCC_net), 
    .B0(\pg.n2352_adj_958 ), .CIN0(\pg.n22474 ), .CIN1(\pg.n48662 ), 
    .F0(\pg.n2407_adj_3075[21] ), .F1(\pg.n2407_adj_3075[22] ), 
    .COUT1(\pg.n22476 ), .COUT0(\pg.n48662 ));
  pg_SLICE_278 \pg.SLICE_278 ( .D1(\pg.n48659 ), .C1(VCC_net), 
    .B1(\pg.n2353_adj_952 ), .D0(\pg.n22472 ), .C0(VCC_net), 
    .B0(\pg.n2354_adj_950 ), .CIN0(\pg.n22472 ), .CIN1(\pg.n48659 ), 
    .F0(\pg.n2407_adj_3075[19] ), .F1(\pg.n2407_adj_3075[20] ), 
    .COUT1(\pg.n22474 ), .COUT0(\pg.n48659 ));
  pg_SLICE_279 \pg.SLICE_279 ( .D1(\pg.n48515 ), .C1(VCC_net), 
    .B1(\pg.n1868_adj_1437 ), .D0(\pg.n22377 ), .C0(VCC_net), 
    .B0(\pg.n1869_adj_1397 ), .CIN0(\pg.n22377 ), .CIN1(\pg.n48515 ), 
    .F0(\pg.n1927_adj_3085[24] ), .F1(\pg.n1927_adj_3085[25] ), 
    .COUT1(\pg.n22379 ), .COUT0(\pg.n48515 ));
  pg_SLICE_280 \pg.SLICE_280 ( .D1(\pg.n48350 ), .C1(VCC_net), .B1(\pg.n346 ), 
    .CIN1(\pg.n48350 ), .F1(\pg.n1159_adj_3089[23] ), .COUT1(\pg.n22269 ), 
    .COUT0(\pg.n48350 ));
  pg_SLICE_281 \pg.SLICE_281 ( .D1(\pg.n50201 ), .C1(VCC_net), .B1(\pg.n2743 ), 
    .D0(\pg.n22148 ), .B0(\pg.n2744 ), .CIN0(\pg.n22148 ), .CIN1(\pg.n50201 ), 
    .F0(\pg.n2791_adj_3069[13] ), .F1(\pg.n2791_adj_3069[14] ), 
    .COUT1(\pg.n22150 ), .COUT0(\pg.n50201 ));
  pg_SLICE_282 \pg.SLICE_282 ( .D1(\pg.n48512 ), .C1(VCC_net), 
    .B1(\pg.n1870_adj_1395 ), .D0(\pg.n22375 ), .B0(\pg.n1871_adj_1391 ), 
    .CIN0(\pg.n22375 ), .CIN1(\pg.n48512 ), .F0(\pg.n1927_adj_3085[22] ), 
    .F1(\pg.n1927_adj_3085[23] ), .COUT1(\pg.n22377 ), .COUT0(\pg.n48512 ));
  pg_SLICE_283 \pg.SLICE_283 ( .D1(\pg.n50396 ), .D0(\pg.n22266 ), 
    .B0(\pg.n3132_adj_658 ), .CIN0(\pg.n22266 ), .CIN1(\pg.n50396 ), 
    .F0(\pg.n1257[9] ), .COUT0(\pg.n50396 ));
  pg_SLICE_284 \pg.SLICE_284 ( .D1(\pg.n50198 ), .B1(\pg.n2745 ), 
    .D0(\pg.n22146 ), .C0(VCC_net), .B0(\pg.n2746 ), .CIN0(\pg.n22146 ), 
    .CIN1(\pg.n50198 ), .F0(\pg.n2791_adj_3069[11] ), 
    .F1(\pg.n2791_adj_3069[12] ), .COUT1(\pg.n22148 ), .COUT0(\pg.n50198 ));
  pg_SLICE_285 \pg.SLICE_285 ( .D1(\pg.n49961 ), .C1(VCC_net), .B1(\pg.n116 ), 
    .CIN1(\pg.n49961 ), .F1(\pg.n2215[10] ), .COUT1(\pg.n21993 ), 
    .COUT0(\pg.n49961 ));
  pg_SLICE_286 \pg.SLICE_286 ( .D1(\pg.n51101 ), .C1(VCC_net), .B1(\pg.n3026 ), 
    .D0(\pg.n21791 ), .C0(VCC_net), .B0(\pg.n3027 ), .CIN0(\pg.n21791 ), 
    .CIN1(\pg.n51101 ), .F0(\pg.n3079[18] ), .F1(\pg.n3079[19] ), 
    .COUT1(\pg.n21793 ), .COUT0(\pg.n51101 ));
  pg_SLICE_287 \pg.SLICE_287 ( .D1(\pg.n50750 ), .B1(\pg.n2266_adj_2322 ), 
    .D0(\pg.n21563 ), .B0(\pg.n2267_adj_2317 ), .CIN0(\pg.n21563 ), 
    .CIN1(\pg.n50750 ), .F0(\pg.n2311_adj_3066[10] ), 
    .F1(\pg.n2311_adj_3066[11] ), .COUT1(\pg.n21565 ), .COUT0(\pg.n50750 ));
  pg_SLICE_288 \pg.SLICE_288 ( .D1(\pg.n50510 ), .B1(\pg.n1290_adj_2628 ), 
    .D0(\pg.n21394 ), .C0(VCC_net), .B0(n1291), .CIN0(\pg.n21394 ), 
    .CIN1(\pg.n50510 ), .F0(\pg.n1351_adj_3105[26] ), 
    .F1(\pg.n1351_adj_3105[27] ), .COUT1(\pg.n21396 ), .COUT0(\pg.n50510 ));
  pg_SLICE_289 \pg.SLICE_289 ( .D1(\pg.n50195 ), .C1(VCC_net), .B1(\pg.n2747 ), 
    .D0(\pg.n22144 ), .C0(VCC_net), .B0(\pg.n2748 ), .CIN0(\pg.n22144 ), 
    .CIN1(\pg.n50195 ), .F0(\pg.n2791_adj_3069[9] ), 
    .F1(\pg.n2791_adj_3069[10] ), .COUT1(\pg.n22146 ), .COUT0(\pg.n50195 ));
  pg_SLICE_290 \pg.SLICE_290 ( .D1(\pg.n49991 ), .D0(\pg.n21990 ), 
    .C0(VCC_net), .B0(\pg.n2055_adj_330 ), .CIN0(\pg.n21990 ), 
    .CIN1(\pg.n49991 ), .F0(\pg.n2119[30] ), .COUT0(\pg.n49991 ));
  pg_SLICE_291 \pg.SLICE_291 ( .D1(\pg.n51098 ), .C1(VCC_net), .B1(\pg.n3028 ), 
    .D0(\pg.n21789 ), .C0(VCC_net), .B0(\pg.n3029 ), .CIN0(\pg.n21789 ), 
    .CIN1(\pg.n51098 ), .F0(\pg.n3079[16] ), .F1(\pg.n3079[17] ), 
    .COUT1(\pg.n21791 ), .COUT0(\pg.n51098 ));
  pg_SLICE_292 \pg.SLICE_292 ( .D1(\pg.n50747 ), .C1(VCC_net), 
    .B1(\pg.n152[7] ), .CIN1(\pg.n50747 ), .F1(\pg.n2311_adj_3066[9] ), 
    .COUT1(\pg.n21563 ), .COUT0(\pg.n50747 ));
  pg_SLICE_293 \pg.SLICE_293 ( .D1(\pg.n50486 ), .C1(VCC_net), 
    .B1(\pg.n1292_adj_2676 ), .D0(\pg.n21392 ), .C0(VCC_net), .B0(n1293), 
    .CIN0(\pg.n21392 ), .CIN1(\pg.n50486 ), .F0(\pg.n1351_adj_3105[24] ), 
    .F1(\pg.n1351_adj_3105[25] ), .COUT1(\pg.n21394 ), .COUT0(\pg.n50486 ));
  pg_SLICE_294 \pg.SLICE_294 ( .D1(\pg.n50483 ), .B1(n1294), .D0(\pg.n21390 ), 
    .B0(n1295), .CIN0(\pg.n21390 ), .CIN1(\pg.n50483 ), 
    .F0(\pg.n1351_adj_3105[22] ), .F1(\pg.n1351_adj_3105[23] ), 
    .COUT1(\pg.n21392 ), .COUT0(\pg.n50483 ));
  pg_SLICE_295 \pg.SLICE_295 ( .D1(\pg.n48344 ), .C1(\pg.counter[28]_2 ), 
    .D0(\pg.n21298 ), .C0(\pg.counter[27]_2 ), .CIN0(\pg.n21298 ), 
    .CIN1(\pg.n48344 ), .F0(\pg.n342 ), .F1(\pg.n341 ), .COUT1(\pg.n21300 ), 
    .COUT0(\pg.n48344 ));
  pg_SLICE_296 \pg.SLICE_296 ( .D1(\pg.n49988 ), .C1(VCC_net), 
    .B1(\pg.n2056_adj_329 ), .D0(\pg.n21988 ), .C0(VCC_net), 
    .B0(\pg.n2057_adj_331 ), .CIN0(\pg.n21988 ), .CIN1(\pg.n49988 ), 
    .F0(\pg.n2119[28] ), .F1(\pg.n2119[29] ), .COUT1(\pg.n21990 ), 
    .COUT0(\pg.n49988 ));
  pg_SLICE_297 \pg.SLICE_297 ( .D1(\pg.n51095 ), .C1(VCC_net), .B1(\pg.n3030 ), 
    .D0(\pg.n21787 ), .C0(VCC_net), .B0(\pg.n3031 ), .CIN0(\pg.n21787 ), 
    .CIN1(\pg.n51095 ), .F0(\pg.n3079[14] ), .F1(\pg.n3079[15] ), 
    .COUT1(\pg.n21789 ), .COUT0(\pg.n51095 ));
  pg_SLICE_298 \pg.SLICE_298 ( .D1(\pg.n50777 ), .C1(VCC_net), 
    .B1(\pg.n2151_adj_2348 ), .D0(\pg.n21559 ), .C0(VCC_net), 
    .B0(\pg.n2152_adj_2352 ), .CIN0(\pg.n21559 ), .CIN1(\pg.n50777 ), 
    .F0(\pg.n2215_adj_3101[29] ), .F1(\pg.n2215_adj_3101[30] ), 
    .COUT0(\pg.n50777 ));
  pg_SLICE_299 \pg.SLICE_299 ( .D1(\pg.n50480 ), .B1(n1296), .D0(\pg.n21388 ), 
    .B0(n1297), .CIN0(\pg.n21388 ), .CIN1(\pg.n50480 ), 
    .F0(\pg.n1351_adj_3105[20] ), .F1(\pg.n1351_adj_3105[21] ), 
    .COUT1(\pg.n21390 ), .COUT0(\pg.n50480 ));
  pg_SLICE_300 \pg.SLICE_300 ( .D1(\pg.n48341 ), .C1(\pg.counter[26]_2 ), 
    .D0(\pg.n21296 ), .C0(\pg.counter[25]_2 ), .CIN0(\pg.n21296 ), 
    .CIN1(\pg.n48341 ), .F0(\pg.n344 ), .F1(\pg.n343 ), .COUT1(\pg.n21298 ), 
    .COUT0(\pg.n48341 ));
  pg_SLICE_301 \pg.SLICE_301 ( .D1(\pg.n50477 ), .C1(VCC_net), 
    .B1(\pg.n152[17] ), .CIN1(\pg.n50477 ), .F1(\pg.n1351_adj_3105[19] ), 
    .COUT1(\pg.n21388 ), .COUT0(\pg.n50477 ));
  pg_SLICE_302 \pg.SLICE_302 ( .D1(\pg.n48338 ), .C1(\pg.counter[24]_2 ), 
    .D0(\pg.n21294 ), .C0(\pg.counter[23]_2 ), .CIN0(\pg.n21294 ), 
    .CIN1(\pg.n48338 ), .F0(\pg.n346 ), .F1(\pg.n345 ), .COUT1(\pg.n21296 ), 
    .COUT0(\pg.n48338 ));
  pg_SLICE_303 \pg.SLICE_303 ( .D1(\pg.n48335 ), .C1(\pg.counter[22]_2 ), 
    .D0(\pg.n21292 ), .C0(\pg.counter[21]_2 ), .CIN0(\pg.n21292 ), 
    .CIN1(\pg.n48335 ), .F0(\pg.n348 ), .F1(\pg.n347 ), .COUT1(\pg.n21294 ), 
    .COUT0(\pg.n48335 ));
  pg_SLICE_304 \pg.SLICE_304 ( .D1(\pg.n51092 ), .C1(VCC_net), .B1(\pg.n3032 ), 
    .D0(\pg.n21785 ), .C0(VCC_net), .B0(\pg.n3033 ), .CIN0(\pg.n21785 ), 
    .CIN1(\pg.n51092 ), .F0(\pg.n3079[12] ), .F1(\pg.n3079[13] ), 
    .COUT1(\pg.n21787 ), .COUT0(\pg.n51092 ));
  pg_SLICE_305 \pg.SLICE_305 ( .D1(\pg.n48824 ), .C1(VCC_net), 
    .B1(\pg.n2632_adj_831 ), .D0(\pg.n22553 ), .C0(VCC_net), 
    .B0(\pg.n2633_adj_761 ), .CIN0(\pg.n22553 ), .CIN1(\pg.n48824 ), 
    .F0(\pg.n2695_adj_3071[28] ), .F1(\pg.n2695_adj_3071[29] ), 
    .COUT1(\pg.n22555 ), .COUT0(\pg.n48824 ));
  pg_SLICE_306 \pg.SLICE_306 ( .D1(\pg.n48656 ), .C1(VCC_net), 
    .B1(\pg.n2355_adj_988 ), .D0(\pg.n22470 ), .B0(\pg.n2356_adj_986 ), 
    .CIN0(\pg.n22470 ), .CIN1(\pg.n48656 ), .F0(\pg.n2407_adj_3075[17] ), 
    .F1(\pg.n2407_adj_3075[18] ), .COUT1(\pg.n22472 ), .COUT0(\pg.n48656 ));
  pg_SLICE_307 \pg.SLICE_307 ( .D1(\pg.n48509 ), .C1(VCC_net), 
    .B1(\pg.n1872_adj_1592 ), .D0(\pg.n22373 ), .C0(VCC_net), 
    .B0(\pg.n1873_adj_1485 ), .CIN0(\pg.n22373 ), .CIN1(\pg.n48509 ), 
    .F0(\pg.n1927_adj_3085[20] ), .F1(\pg.n1927_adj_3085[21] ), 
    .COUT1(\pg.n22375 ), .COUT0(\pg.n48509 ));
  pg_SLICE_308 \pg.SLICE_308 ( .D1(\pg.n48506 ), .C1(VCC_net), 
    .B1(\pg.n1874_adj_1574 ), .D0(\pg.n22371 ), .C0(VCC_net), 
    .B0(\pg.n1875_adj_1440 ), .CIN0(\pg.n22371 ), .CIN1(\pg.n48506 ), 
    .F0(\pg.n1927_adj_3085[18] ), .F1(\pg.n1927_adj_3085[19] ), 
    .COUT1(\pg.n22373 ), .COUT0(\pg.n48506 ));
  pg_SLICE_309 \pg.SLICE_309 ( .D1(\pg.n50393 ), .B1(\pg.n3133_adj_543 ), 
    .D0(\pg.n22264 ), .C0(VCC_net), .B0(\pg.n3134_adj_542 ), 
    .CIN0(\pg.n22264 ), .CIN1(\pg.n50393 ), .F0(\pg.n1257[7] ), 
    .F1(\pg.n1257[8] ), .COUT1(\pg.n22266 ), .COUT0(\pg.n50393 ));
  pg_SLICE_310 \pg.SLICE_310 ( .D1(\pg.n50192 ), .B1(\pg.n2749 ), 
    .D0(\pg.n22142 ), .B0(\pg.n2750 ), .CIN0(\pg.n22142 ), .CIN1(\pg.n50192 ), 
    .F0(\pg.n2791_adj_3069[7] ), .F1(\pg.n2791_adj_3069[8] ), 
    .COUT1(\pg.n22144 ), .COUT0(\pg.n50192 ));
  pg_SLICE_311 \pg.SLICE_311 ( .D1(\pg.n49985 ), .C1(VCC_net), 
    .B1(\pg.n2058_adj_324 ), .D0(\pg.n21986 ), .C0(VCC_net), 
    .B0(\pg.n2059_adj_327 ), .CIN0(\pg.n21986 ), .CIN1(\pg.n49985 ), 
    .F0(\pg.n2119[26] ), .F1(\pg.n2119[27] ), .COUT1(\pg.n21988 ), 
    .COUT0(\pg.n49985 ));
  pg_SLICE_312 \pg.SLICE_312 ( .D1(\pg.n50390 ), .C1(VCC_net), 
    .B1(\pg.n3135_adj_541 ), .D0(\pg.n22262 ), .C0(VCC_net), 
    .B0(\pg.n3136_adj_539 ), .CIN0(\pg.n22262 ), .CIN1(\pg.n50390 ), 
    .F0(\pg.n1257[5] ), .F1(\pg.n1257[6] ), .COUT1(\pg.n22264 ), 
    .COUT0(\pg.n50390 ));
  pg_SLICE_313 \pg.SLICE_313 ( .D1(\pg.n50189 ), .B1(\pg.n2751 ), 
    .D0(\pg.n22140 ), .B0(\pg.n2752 ), .CIN0(\pg.n22140 ), .CIN1(\pg.n50189 ), 
    .F0(\pg.n2791_adj_3069[5] ), .F1(\pg.n2791_adj_3069[6] ), 
    .COUT1(\pg.n22142 ), .COUT0(\pg.n50189 ));
  pg_SLICE_314 \pg.SLICE_314 ( .D1(\pg.n49982 ), .C1(VCC_net), 
    .B1(\pg.n2060_adj_328 ), .D0(\pg.n21984 ), .C0(VCC_net), .B0(\pg.n2061 ), 
    .CIN0(\pg.n21984 ), .CIN1(\pg.n49982 ), .F0(\pg.n2119[24] ), 
    .F1(\pg.n2119[25] ), .COUT1(\pg.n21986 ), .COUT0(\pg.n49982 ));
  pg_SLICE_315 \pg.SLICE_315 ( .D1(\pg.n51089 ), .C1(VCC_net), .B1(\pg.n3034 ), 
    .D0(\pg.n21783 ), .B0(\pg.n3035 ), .CIN0(\pg.n21783 ), .CIN1(\pg.n51089 ), 
    .F0(\pg.n3079[10] ), .F1(\pg.n3079[11] ), .COUT1(\pg.n21785 ), 
    .COUT0(\pg.n51089 ));
  pg_SLICE_316 \pg.SLICE_316 ( .D1(\pg.n50774 ), .C1(VCC_net), 
    .B1(\pg.n2153_adj_2330 ), .D0(\pg.n21557 ), .C0(VCC_net), 
    .B0(\pg.n2154_adj_2356 ), .CIN0(\pg.n21557 ), .CIN1(\pg.n50774 ), 
    .F0(\pg.n2215_adj_3101[27] ), .F1(\pg.n2215_adj_3101[28] ), 
    .COUT1(\pg.n21559 ), .COUT0(\pg.n50774 ));
  pg_SLICE_317 \pg.SLICE_317 ( .D1(\pg.n50492 ), .C1(VCC_net), 
    .B1(\pg.n1191_adj_2635 ), .D0(\pg.n21384 ), .B0(\pg.n1192_adj_2636 ), 
    .CIN0(\pg.n21384 ), .CIN1(\pg.n50492 ), .F0(\pg.n1255_adj_3110[29] ), 
    .F1(\pg.n1255_adj_3110[30] ), .COUT0(\pg.n50492 ));
  pg_SLICE_318 \pg.SLICE_318 ( .D1(\pg.n50489 ), .B1(\pg.n1193_adj_2638 ), 
    .D0(\pg.n21382 ), .C0(VCC_net), .B0(n1194), .CIN0(\pg.n21382 ), 
    .CIN1(\pg.n50489 ), .F0(\pg.n1255_adj_3110[27] ), 
    .F1(\pg.n1255_adj_3110[28] ), .COUT1(\pg.n21384 ), .COUT0(\pg.n50489 ));
  pg_SLICE_319 \pg.SLICE_319 ( .D1(\pg.n48332 ), .C1(\pg.counter[20]_2 ), 
    .D0(\pg.n21290 ), .C0(\pg.counter[19]_2 ), .CIN0(\pg.n21290 ), 
    .CIN1(\pg.n48332 ), .F0(\pg.n350 ), .F1(\pg.n349 ), .COUT1(\pg.n21292 ), 
    .COUT0(\pg.n48332 ));
  pg_SLICE_320 \pg.SLICE_320 ( .D1(\pg.n49979 ), .C1(VCC_net), 
    .B1(\pg.n2062_adj_185 ), .D0(\pg.n21982 ), .C0(VCC_net), 
    .B0(\pg.n2063_adj_165 ), .CIN0(\pg.n21982 ), .CIN1(\pg.n49979 ), 
    .F0(\pg.n2119[22] ), .F1(\pg.n2119[23] ), .COUT1(\pg.n21984 ), 
    .COUT0(\pg.n49979 ));
  pg_SLICE_321 \pg.SLICE_321 ( .D1(\pg.n51086 ), .B1(\pg.n3036_adj_2309 ), 
    .D0(\pg.n21781 ), .C0(VCC_net), .B0(\pg.n3037_adj_1750 ), 
    .CIN0(\pg.n21781 ), .CIN1(\pg.n51086 ), .F0(\pg.n3079[8] ), 
    .F1(\pg.n3079[9] ), .COUT1(\pg.n21783 ), .COUT0(\pg.n51086 ));
  pg_SLICE_322 \pg.SLICE_322 ( .D1(\pg.n50735 ), .C1(VCC_net), 
    .B1(\pg.n2155_adj_2333 ), .D0(\pg.n21555 ), .C0(VCC_net), 
    .B0(\pg.n2156_adj_2343 ), .CIN0(\pg.n21555 ), .CIN1(\pg.n50735 ), 
    .F0(\pg.n2215_adj_3101[25] ), .F1(\pg.n2215_adj_3101[26] ), 
    .COUT1(\pg.n21557 ), .COUT0(\pg.n50735 ));
  pg_SLICE_323 \pg.SLICE_323 ( .D1(\pg.n50465 ), .C1(VCC_net), .B1(n1195), 
    .D0(\pg.n21380 ), .C0(VCC_net), .B0(n1196), .CIN0(\pg.n21380 ), 
    .CIN1(\pg.n50465 ), .F0(\pg.n1255_adj_3110[25] ), .F1(n1260), 
    .COUT1(\pg.n21382 ), .COUT0(\pg.n50465 ));
  pg_SLICE_324 \pg.SLICE_324 ( .D1(\pg.n48329 ), .C1(\pg.counter[18]_2 ), 
    .D0(\pg.n21288 ), .C0(\pg.counter[17]_2 ), .CIN0(\pg.n21288 ), 
    .CIN1(\pg.n48329 ), .F0(\pg.n352 ), .F1(\pg.n351 ), .COUT1(\pg.n21290 ), 
    .COUT0(\pg.n48329 ));
  pg_SLICE_325 \pg.SLICE_325 ( .D1(\pg.n50462 ), .B1(n1197), .D0(\pg.n21378 ), 
    .B0(n1198), .CIN0(\pg.n21378 ), .CIN1(\pg.n50462 ), .F0(n1263), .F1(n1262), 
    .COUT1(\pg.n21380 ), .COUT0(\pg.n50462 ));
  pg_SLICE_326 \pg.SLICE_326 ( .D1(\pg.n48326 ), .C1(\pg.counter[16]_2 ), 
    .D0(\pg.n21286 ), .C0(\pg.counter[15]_2 ), .CIN0(\pg.n21286 ), 
    .CIN1(\pg.n48326 ), .F0(\pg.n354 ), .F1(\pg.n353 ), .COUT1(\pg.n21288 ), 
    .COUT0(\pg.n48326 ));
  pg_SLICE_327 \pg.SLICE_327 ( .D1(\pg.n48323 ), .C1(\pg.counter[14]_2 ), 
    .D0(\pg.n21284 ), .C0(\pg.counter[13]_2 ), .CIN0(\pg.n21284 ), 
    .CIN1(\pg.n48323 ), .F0(\pg.n356_adj_268 ), .F1(\pg.n355_adj_1599 ), 
    .COUT1(\pg.n21286 ), .COUT0(\pg.n48323 ));
  pg_SLICE_328 \pg.SLICE_328 ( .D1(\pg.n51083 ), .C1(VCC_net), 
    .B1(\pg.n3038_adj_1754 ), .D0(\pg.n21779 ), .C0(VCC_net), 
    .B0(\pg.n3039_adj_1746 ), .CIN0(\pg.n21779 ), .CIN1(\pg.n51083 ), 
    .F0(\pg.n3079[6] ), .F1(\pg.n3079[7] ), .COUT1(\pg.n21781 ), 
    .COUT0(\pg.n51083 ));
  pg_SLICE_329 \pg.SLICE_329 ( .D1(\pg.n48653 ), .C1(VCC_net), 
    .B1(\pg.n2357_adj_947 ), .D0(\pg.n22468 ), .C0(VCC_net), 
    .B0(\pg.n2358_adj_962 ), .CIN0(\pg.n22468 ), .CIN1(\pg.n48653 ), 
    .F0(\pg.n2407_adj_3075[15] ), .F1(\pg.n2407_adj_3075[16] ), 
    .COUT1(\pg.n22470 ), .COUT0(\pg.n48653 ));
  pg_SLICE_330 \pg.SLICE_330 ( .D1(\pg.n48503 ), .C1(VCC_net), 
    .B1(\pg.n1876_adj_1442 ), .D0(\pg.n22369 ), .B0(\pg.n1877_adj_1483 ), 
    .CIN0(\pg.n22369 ), .CIN1(\pg.n48503 ), .F0(\pg.n1927_adj_3085[16] ), 
    .F1(\pg.n1927_adj_3085[17] ), .COUT1(\pg.n22371 ), .COUT0(\pg.n48503 ));
  pg_SLICE_331 \pg.SLICE_331 ( .D1(\pg.n50387 ), .B1(\pg.n3137_adj_533 ), 
    .D0(\pg.n22260 ), .B0(\pg.n3138_adj_532 ), .CIN0(\pg.n22260 ), 
    .CIN1(\pg.n50387 ), .F0(\pg.n1257[3] ), .F1(\pg.n1257[4] ), 
    .COUT1(\pg.n22262 ), .COUT0(\pg.n50387 ));
  pg_SLICE_332 \pg.SLICE_332 ( .D1(\pg.n50186 ), .C1(VCC_net), .B1(\pg.n122 ), 
    .CIN1(\pg.n50186 ), .F1(\pg.n2791_adj_3069[4] ), .COUT1(\pg.n22140 ), 
    .COUT0(\pg.n50186 ));
  pg_SLICE_333 \pg.SLICE_333 ( .D1(\pg.n49976 ), .C1(VCC_net), 
    .B1(\pg.n2064_adj_186 ), .D0(\pg.n21980 ), .B0(\pg.n2065_adj_323 ), 
    .CIN0(\pg.n21980 ), .CIN1(\pg.n49976 ), .F0(\pg.n2119[20] ), 
    .F1(\pg.n2119[21] ), .COUT1(\pg.n21982 ), .COUT0(\pg.n49976 ));
  pg_SLICE_334 \pg.SLICE_334 ( .D1(\pg.n51080 ), .B1(\pg.n3040_adj_1748 ), 
    .D0(\pg.n21777 ), .B0(\pg.n3041_adj_1742 ), .CIN0(\pg.n21777 ), 
    .CIN1(\pg.n51080 ), .F0(\pg.n3079[4] ), .F1(\pg.n3079[5] ), 
    .COUT1(\pg.n21779 ), .COUT0(\pg.n51080 ));
  pg_SLICE_335 \pg.SLICE_335 ( .D1(\pg.n50732 ), .C1(VCC_net), 
    .B1(\pg.n2157_adj_2341 ), .D0(\pg.n21553 ), .C0(VCC_net), 
    .B0(\pg.n2158_adj_2339 ), .CIN0(\pg.n21553 ), .CIN1(\pg.n50732 ), 
    .F0(\pg.n2215_adj_3101[23] ), .F1(\pg.n2215_adj_3101[24] ), 
    .COUT1(\pg.n21555 ), .COUT0(\pg.n50732 ));
  pg_SLICE_336 \pg.SLICE_336 ( .D1(\pg.n50459 ), .B1(n1199), .D0(\pg.n21376 ), 
    .B0(n1200), .CIN0(\pg.n21376 ), .CIN1(\pg.n50459 ), .F0(n1265), .F1(n1264), 
    .COUT1(\pg.n21378 ), .COUT0(\pg.n50459 ));
  pg_SLICE_337 \pg.SLICE_337 ( .D1(\pg.n51077 ), .B1(\pg.n3042_adj_1744 ), 
    .D0(\pg.n21775 ), .B0(\pg.n3043_adj_1739 ), .CIN0(\pg.n21775 ), 
    .CIN1(\pg.n51077 ), .F0(\pg.n3079[2] ), .F1(\pg.n3079[3] ), 
    .COUT1(\pg.n21777 ), .COUT0(\pg.n51077 ));
  pg_SLICE_338 \pg.SLICE_338 ( .D1(\pg.n50729 ), .C1(VCC_net), 
    .B1(\pg.n2159_adj_2358 ), .D0(\pg.n21551 ), .C0(VCC_net), 
    .B0(\pg.n2160_adj_2335 ), .CIN0(\pg.n21551 ), .CIN1(\pg.n50729 ), 
    .F0(\pg.n2215_adj_3101[21] ), .F1(\pg.n2215_adj_3101[22] ), 
    .COUT1(\pg.n21553 ), .COUT0(\pg.n50729 ));
  pg_SLICE_339 \pg.SLICE_339 ( .D1(\pg.n50456 ), .C1(VCC_net), .B1(n133), 
    .CIN1(\pg.n50456 ), .F1(n1266), .COUT1(\pg.n21376 ), .COUT0(\pg.n50456 ));
  pg_SLICE_340 \pg.SLICE_340 ( .D1(\pg.n48320 ), .C1(\pg.counter[12]_2 ), 
    .D0(\pg.n21282 ), .C0(\pg.counter[11]_2 ), .CIN0(\pg.n21282 ), 
    .CIN1(\pg.n48320 ), .F0(\pg.n358_adj_1017 ), .F1(\pg.n357_adj_145 ), 
    .COUT1(\pg.n21284 ), .COUT0(\pg.n48320 ));
  pg_SLICE_341 \pg.SLICE_341 ( .D1(\pg.n50726 ), .C1(VCC_net), 
    .B1(\pg.n2161_adj_2350 ), .D0(\pg.n21549 ), .B0(\pg.n2162_adj_2337 ), 
    .CIN0(\pg.n21549 ), .CIN1(\pg.n50726 ), .F0(\pg.n2215_adj_3101[19] ), 
    .F1(\pg.n2215_adj_3101[20] ), .COUT1(\pg.n21551 ), .COUT0(\pg.n50726 ));
  pg_SLICE_342 \pg.SLICE_342 ( .D1(\pg.n49166 ), .C1(VCC_net), 
    .B1(\pg.n1771_adj_2213 ), .D0(\pg.n22769 ), .C0(VCC_net), 
    .B0(\pg.n1772_adj_2185 ), .CIN0(\pg.n22769 ), .CIN1(\pg.n49166 ), 
    .F0(\pg.n1831_adj_3097[25] ), .F1(\pg.n1831_adj_3097[26] ), 
    .COUT1(\pg.n22771 ), .COUT0(\pg.n49166 ));
  pg_SLICE_343 \pg.SLICE_343 ( .D1(\pg.n48821 ), .C1(VCC_net), 
    .B1(\pg.n2634_adj_764 ), .D0(\pg.n22551 ), .C0(VCC_net), 
    .B0(\pg.n2635_adj_793 ), .CIN0(\pg.n22551 ), .CIN1(\pg.n48821 ), 
    .F0(\pg.n2695_adj_3071[26] ), .F1(\pg.n2695_adj_3071[27] ), 
    .COUT1(\pg.n22553 ), .COUT0(\pg.n48821 ));
  pg_SLICE_344 \pg.SLICE_344 ( .D1(\pg.n48650 ), .C1(VCC_net), 
    .B1(\pg.n2359_adj_994 ), .D0(\pg.n22466 ), .C0(VCC_net), 
    .B0(\pg.n2360_adj_1182 ), .CIN0(\pg.n22466 ), .CIN1(\pg.n48650 ), 
    .F0(\pg.n2407_adj_3075[13] ), .F1(\pg.n2407_adj_3075[14] ), 
    .COUT1(\pg.n22468 ), .COUT0(\pg.n48650 ));
  pg_SLICE_345 \pg.SLICE_345 ( .D1(\pg.n48647 ), .C1(VCC_net), 
    .B1(\pg.n2361_adj_1178 ), .D0(\pg.n22464 ), .B0(\pg.n2362_adj_965 ), 
    .CIN0(\pg.n22464 ), .CIN1(\pg.n48647 ), .F0(\pg.n2407_adj_3075[11] ), 
    .F1(\pg.n2407_adj_3075[12] ), .COUT1(\pg.n22466 ), .COUT0(\pg.n48647 ));
  pg_SLICE_346 \pg.SLICE_346 ( .D1(\pg.n48500 ), .C1(VCC_net), .B1(\pg.n354 ), 
    .CIN1(\pg.n48500 ), .F1(\pg.n1927_adj_3085[15] ), .COUT1(\pg.n22369 ), 
    .COUT0(\pg.n48500 ));
  pg_SLICE_347 \pg.SLICE_347 ( .D1(\pg.n50339 ), .B1(\pg.n3139_adj_528 ), 
    .D0(\pg.n22258 ), .B0(\pg.n3140_adj_526 ), .CIN0(\pg.n22258 ), 
    .CIN1(\pg.n50339 ), .F0(\pg.n1257[1] ), .F1(\pg.n1257[2] ), 
    .COUT1(\pg.n22260 ), .COUT0(\pg.n50339 ));
  pg_SLICE_348 \pg.SLICE_348 ( .D1(\pg.n48521 ), .C1(VCC_net), 
    .B1(\pg.n1767_adj_1449 ), .D0(\pg.n22365 ), .C0(VCC_net), 
    .B0(\pg.n1768_adj_1448 ), .CIN0(\pg.n22365 ), .CIN1(\pg.n48521 ), 
    .F0(\pg.n1831_adj_3087[29] ), .F1(\pg.n1831_adj_3087[30] ), 
    .COUT0(\pg.n48521 ));
  pg_SLICE_349 \pg.SLICE_349 ( .D1(\pg.n50336 ), .C1(VCC_net), .B1(\pg.n126 ), 
    .CIN1(\pg.n50336 ), .F1(\pg.n1257[0] ), .COUT1(\pg.n22258 ), 
    .COUT0(\pg.n50336 ));
  pg_SLICE_350 \pg.SLICE_350 ( .D1(\pg.n50225 ), .D0(\pg.n22137 ), 
    .C0(VCC_net), .B0(\pg.n2631 ), .CIN0(\pg.n22137 ), .CIN1(\pg.n50225 ), 
    .F0(\pg.n2695[30] ), .COUT0(\pg.n50225 ));
  pg_SLICE_351 \pg.SLICE_351 ( .D1(\pg.n49940 ), .B1(\pg.n2066_adj_325 ), 
    .D0(\pg.n21978 ), .C0(VCC_net), .B0(\pg.n2067 ), .CIN0(\pg.n21978 ), 
    .CIN1(\pg.n49940 ), .F0(\pg.n2119[18] ), .F1(\pg.n2119[19] ), 
    .COUT1(\pg.n21980 ), .COUT0(\pg.n49940 ));
  pg_SLICE_352 \pg.SLICE_352 ( .D1(\pg.n51074 ), .B1(\pg.counter[1]_2 ), 
    .C0(VCC_net), .B0(\counter[0] ), .CIN1(\pg.n51074 ), .F1(\pg.n3079[1] ), 
    .COUT1(\pg.n21775 ), .COUT0(\pg.n51074 ));
  pg_SLICE_353 \pg.SLICE_353 ( .D1(\pg.n50723 ), .B1(\pg.n2163_adj_2393 ), 
    .D0(\pg.n21547 ), .C0(VCC_net), .B0(\pg.n2164_adj_2364 ), 
    .CIN0(\pg.n21547 ), .CIN1(\pg.n50723 ), .F0(\pg.n2215_adj_3101[17] ), 
    .F1(\pg.n2215_adj_3101[18] ), .COUT1(\pg.n21549 ), .COUT0(\pg.n50723 ));
  pg_SLICE_354 \pg.SLICE_354 ( .D1(\pg.n50720 ), .C1(VCC_net), 
    .B1(\pg.n2165_adj_2360 ), .D0(\pg.n21545 ), .C0(VCC_net), 
    .B0(\pg.n2166_adj_2368 ), .CIN0(\pg.n21545 ), .CIN1(\pg.n50720 ), 
    .F0(\pg.n2215_adj_3101[15] ), .F1(\pg.n2215_adj_3101[16] ), 
    .COUT1(\pg.n21547 ), .COUT0(\pg.n50720 ));
  pg_SLICE_355 \pg.SLICE_355 ( .D1(\pg.n50222 ), .C1(VCC_net), .B1(\pg.n2632 ), 
    .D0(\pg.n22135 ), .C0(VCC_net), .B0(\pg.n2633 ), .CIN0(\pg.n22135 ), 
    .CIN1(\pg.n50222 ), .F0(\pg.n2695[28] ), .F1(\pg.n2695[29] ), 
    .COUT1(\pg.n22137 ), .COUT0(\pg.n50222 ));
  pg_SLICE_356 \pg.SLICE_356 ( .D1(\pg.n49937 ), .C1(VCC_net), 
    .B1(\pg.n2068_adj_322 ), .D0(\pg.n21976 ), .C0(VCC_net), 
    .B0(\pg.n2069_adj_321 ), .CIN0(\pg.n21976 ), .CIN1(\pg.n49937 ), 
    .F0(\pg.n2119[16] ), .F1(\pg.n2119[17] ), .COUT1(\pg.n21978 ), 
    .COUT0(\pg.n49937 ));
  pg_SLICE_357 \pg.SLICE_357 ( .D1(\pg.n51116 ), .C1(VCC_net), 
    .B1(\pg.n2919_adj_1785 ), .D0(\pg.n21771 ), .C0(VCC_net), 
    .B0(\pg.n2920_adj_1756 ), .CIN0(\pg.n21771 ), .CIN1(\pg.n51116 ), 
    .F0(\pg.n2983_adj_3090[29] ), .F1(\pg.n2983_adj_3090[30] ), 
    .COUT0(\pg.n51116 ));
  pg_SLICE_358 \pg.SLICE_358 ( .D1(\pg.n50717 ), .B1(\pg.n2167_adj_2362 ), 
    .D0(\pg.n21543 ), .B0(\pg.n2168_adj_2366 ), .CIN0(\pg.n21543 ), 
    .CIN1(\pg.n50717 ), .F0(\pg.n2215_adj_3101[13] ), 
    .F1(\pg.n2215_adj_3101[14] ), .COUT1(\pg.n21545 ), .COUT0(\pg.n50717 ));
  pg_SLICE_359 \pg.SLICE_359 ( .D1(\pg.n50714 ), .B1(\pg.n2169_adj_2370 ), 
    .D0(\pg.n21541 ), .B0(\pg.n2170_adj_2841 ), .CIN0(\pg.n21541 ), 
    .CIN1(\pg.n50714 ), .F0(\pg.n2215_adj_3101[11] ), 
    .F1(\pg.n2215_adj_3101[12] ), .COUT1(\pg.n21543 ), .COUT0(\pg.n50714 ));
  pg_SLICE_360 \pg.SLICE_360 ( .D1(\pg.n49934 ), .B1(\pg.n2070_adj_189 ), 
    .D0(\pg.n21974 ), .B0(\pg.n2071_adj_320 ), .CIN0(\pg.n21974 ), 
    .CIN1(\pg.n49934 ), .F0(\pg.n2119[14] ), .F1(\pg.n2119[15] ), 
    .COUT1(\pg.n21976 ), .COUT0(\pg.n49934 ));
  pg_SLICE_361 \pg.SLICE_361 ( .D1(\pg.n51071 ), .C1(VCC_net), 
    .B1(\pg.n2921_adj_1765 ), .D0(\pg.n21769 ), .C0(VCC_net), 
    .B0(\pg.n2922_adj_1761 ), .CIN0(\pg.n21769 ), .CIN1(\pg.n51071 ), 
    .F0(\pg.n2983_adj_3090[27] ), .F1(\pg.n2983_adj_3090[28] ), 
    .COUT1(\pg.n21771 ), .COUT0(\pg.n51071 ));
  pg_SLICE_362 \pg.SLICE_362 ( .D1(\pg.n50711 ), .C1(VCC_net), 
    .B1(\pg.n152[8] ), .CIN1(\pg.n50711 ), .F1(\pg.n2215_adj_3101[10] ), 
    .COUT1(\pg.n21541 ), .COUT0(\pg.n50711 ));
  pg_SLICE_363 \pg.SLICE_363 ( .D1(\pg.n51059 ), .C1(VCC_net), 
    .B1(\pg.n2923_adj_1777 ), .D0(\pg.n21767 ), .C0(VCC_net), 
    .B0(\pg.n2924_adj_1779 ), .CIN0(\pg.n21767 ), .CIN1(\pg.n51059 ), 
    .F0(\pg.n2983_adj_3090[25] ), .F1(\pg.n2983_adj_3090[26] ), 
    .COUT1(\pg.n21769 ), .COUT0(\pg.n51059 ));
  pg_SLICE_364 \pg.SLICE_364 ( .D1(\pg.n48779 ), .C1(VCC_net), 
    .B1(\pg.n2636_adj_832 ), .D0(\pg.n22549 ), .C0(VCC_net), 
    .B0(\pg.n2637_adj_794 ), .CIN0(\pg.n22549 ), .CIN1(\pg.n48779 ), 
    .F0(\pg.n2695_adj_3071[24] ), .F1(\pg.n2695_adj_3071[25] ), 
    .COUT1(\pg.n22551 ), .COUT0(\pg.n48779 ));
  pg_SLICE_365 \pg.SLICE_365 ( .D1(\pg.n48644 ), .C1(VCC_net), 
    .B1(\pg.n359_adj_992 ), .CIN1(\pg.n48644 ), .F1(\pg.n2407_adj_3075[10] ), 
    .COUT1(\pg.n22464 ), .COUT0(\pg.n48644 ));
  pg_SLICE_366 \pg.SLICE_366 ( .D1(\pg.n48518 ), .C1(VCC_net), 
    .B1(\pg.n1769_adj_1443 ), .D0(\pg.n22363 ), .C0(VCC_net), 
    .B0(\pg.n1770_adj_1450 ), .CIN0(\pg.n22363 ), .CIN1(\pg.n48518 ), 
    .F0(\pg.n1831_adj_3087[27] ), .F1(\pg.n1831_adj_3087[28] ), 
    .COUT1(\pg.n22365 ), .COUT0(\pg.n48518 ));
  pg_SLICE_367 \pg.SLICE_367 ( .D1(\pg.n48488 ), .C1(VCC_net), 
    .B1(\pg.n1771_adj_1445 ), .D0(\pg.n22361 ), .C0(VCC_net), 
    .B0(\pg.n1772_adj_1446 ), .CIN0(\pg.n22361 ), .CIN1(\pg.n48488 ), 
    .F0(\pg.n1831_adj_3087[25] ), .F1(\pg.n1831_adj_3087[26] ), 
    .COUT1(\pg.n22363 ), .COUT0(\pg.n48488 ));
  pg_SLICE_368 \pg.SLICE_368 ( .D1(\pg.n50384 ), .D0(\pg.n22255 ), 
    .C0(VCC_net), .B0(\pg.n3015_adj_663 ), .CIN0(\pg.n22255 ), 
    .CIN1(\pg.n50384 ), .F0(\pg.n3079_adj_3068[30] ), .COUT0(\pg.n50384 ));
  pg_SLICE_369 \pg.SLICE_369 ( .D1(\pg.n50219 ), .C1(VCC_net), .B1(\pg.n2634 ), 
    .D0(\pg.n22133 ), .C0(VCC_net), .B0(\pg.n2635 ), .CIN0(\pg.n22133 ), 
    .CIN1(\pg.n50219 ), .F0(\pg.n2695[26] ), .F1(\pg.n2695[27] ), 
    .COUT1(\pg.n22135 ), .COUT0(\pg.n50219 ));
  pg_SLICE_370 \pg.SLICE_370 ( .D1(\pg.n49931 ), .B1(\pg.n2072 ), 
    .D0(\pg.n21972 ), .B0(\pg.n2073 ), .CIN0(\pg.n21972 ), .CIN1(\pg.n49931 ), 
    .F0(\pg.n2119[12] ), .F1(\pg.n2119[13] ), .COUT1(\pg.n21974 ), 
    .COUT0(\pg.n49931 ));
  pg_SLICE_371 \pg.SLICE_371 ( .D1(\pg.n51056 ), .C1(VCC_net), 
    .B1(\pg.n2925_adj_1767 ), .D0(\pg.n21765 ), .C0(VCC_net), 
    .B0(\pg.n2926_adj_1791 ), .CIN0(\pg.n21765 ), .CIN1(\pg.n51056 ), 
    .F0(\pg.n2983_adj_3090[23] ), .F1(\pg.n2983_adj_3090[24] ), 
    .COUT1(\pg.n21767 ), .COUT0(\pg.n51056 ));
  pg_SLICE_372 \pg.SLICE_372 ( .D1(\pg.n50381 ), .C1(VCC_net), 
    .B1(\pg.n3016_adj_604 ), .D0(\pg.n22253 ), .C0(VCC_net), 
    .B0(\pg.n3017_adj_649 ), .CIN0(\pg.n22253 ), .CIN1(\pg.n50381 ), 
    .F0(\pg.n3079_adj_3068[28] ), .F1(\pg.n3079_adj_3068[29] ), 
    .COUT1(\pg.n22255 ), .COUT0(\pg.n50381 ));
  pg_SLICE_373 \pg.SLICE_373 ( .D1(\pg.n50216 ), .C1(VCC_net), .B1(\pg.n2636 ), 
    .D0(\pg.n22131 ), .C0(VCC_net), .B0(\pg.n2637 ), .CIN0(\pg.n22131 ), 
    .CIN1(\pg.n50216 ), .F0(\pg.n2695[24] ), .F1(\pg.n2695[25] ), 
    .COUT1(\pg.n22133 ), .COUT0(\pg.n50216 ));
  pg_SLICE_374 \pg.SLICE_374 ( .D1(\pg.n50213 ), .C1(VCC_net), .B1(\pg.n2638 ), 
    .D0(\pg.n22129 ), .C0(VCC_net), .B0(\pg.n2639 ), .CIN0(\pg.n22129 ), 
    .CIN1(\pg.n50213 ), .F0(\pg.n2695[22] ), .F1(\pg.n2695[23] ), 
    .COUT1(\pg.n22131 ), .COUT0(\pg.n50213 ));
  pg_SLICE_375 \pg.SLICE_375 ( .D1(\pg.n49928 ), .C1(VCC_net), .B1(\pg.n115 ), 
    .CIN1(\pg.n49928 ), .F1(\pg.n2119[11] ), .COUT1(\pg.n21972 ), 
    .COUT0(\pg.n49928 ));
  pg_SLICE_376 \pg.SLICE_376 ( .D1(\pg.n51053 ), .C1(VCC_net), 
    .B1(\pg.n2927_adj_2301 ), .D0(\pg.n21763 ), .C0(VCC_net), 
    .B0(\pg.n2928_adj_1842 ), .CIN0(\pg.n21763 ), .CIN1(\pg.n51053 ), 
    .F0(\pg.n2983_adj_3090[21] ), .F1(\pg.n2983_adj_3090[22] ), 
    .COUT1(\pg.n21765 ), .COUT0(\pg.n51053 ));
  pg_SLICE_377 \pg.SLICE_377 ( .D1(\pg.n50744 ), .D0(\pg.n21538 ), 
    .C0(VCC_net), .B0(\pg.n2055_adj_2387 ), .CIN0(\pg.n21538 ), 
    .CIN1(\pg.n50744 ), .F0(\pg.n2119_adj_3102[30] ), .COUT0(\pg.n50744 ));
  pg_SLICE_378 \pg.SLICE_378 ( .D1(\pg.n50474 ), .D0(\pg.n21373 ), 
    .B0(\pg.n219_adj_2633 ), .CIN0(\pg.n21373 ), .CIN1(\pg.n50474 ), 
    .F0(\pg.n1159_adj_3109[30] ), .COUT0(\pg.n50474 ));
  pg_SLICE_379 \pg.SLICE_379 ( .D1(\pg.n48317 ), .C1(\pg.counter[10]_2 ), 
    .D0(\pg.n21280 ), .C0(\pg.counter[9]_2 ), .CIN0(\pg.n21280 ), 
    .CIN1(\pg.n48317 ), .F0(\pg.n360_adj_895 ), .F1(\pg.n359_adj_992 ), 
    .COUT1(\pg.n21282 ), .COUT0(\pg.n48317 ));
  pg_SLICE_380 \pg.SLICE_380 ( .D1(\pg.n48992 ), .C1(\pg.counter[8]_2 ), 
    .B1(VCC_net), .D0(\pg.n21209 ), .C0(\pg.counter[7]_2 ), .B0(VCC_net), 
    .CIN0(\pg.n21209 ), .CIN1(\pg.n48992 ), .F0(\pg.n362_adj_1340 ), 
    .F1(\pg.n361_adj_1465 ), .COUT1(\pg.n21211 ), .COUT0(\pg.n48992 ));
  pg_SLICE_381 \pg.SLICE_381 ( .D1(\pg.n48989 ), .C1(\pg.counter[6]_2 ), 
    .D0(\pg.n21207 ), .C0(\pg.counter[5]_2 ), .B0(VCC_net), .CIN0(\pg.n21207 ), 
    .CIN1(\pg.n48989 ), .F0(\pg.n364_adj_1230 ), .F1(\pg.n363_adj_1519 ), 
    .COUT1(\pg.n21209 ), .COUT0(\pg.n48989 ));
  pg_SLICE_382 \pg.SLICE_382 ( .D1(\pg.n48986 ), .C1(\pg.counter[4]_2 ), 
    .D0(\pg.n21205 ), .C0(\pg.counter[3]_2 ), .B0(VCC_net), .CIN0(\pg.n21205 ), 
    .CIN1(\pg.n48986 ), .F0(\pg.n366 ), .F1(\pg.n365_adj_1137 ), 
    .COUT1(\pg.n21207 ), .COUT0(\pg.n48986 ));
  pg_SLICE_383 \pg.SLICE_383 ( .D1(\pg.n48980 ), .C1(\pg.counter[2]_2 ), 
    .B1(VCC_net), .D0(\pg.n21203 ), .C0(\pg.counter[1]_2 ), .CIN0(\pg.n21203 ), 
    .CIN1(\pg.n48980 ), .F0(\pg.n368 ), .F1(\pg.n367 ), .COUT1(\pg.n21205 ), 
    .COUT0(\pg.n48980 ));
  pg_SLICE_384 \pg.SLICE_384 ( .D1(\pg.n49697 ), .C1(\pg.counter[24]_2 ), 
    .D0(\pg.n21193 ), .C0(\pg.counter[23]_2 ), .CIN0(\pg.n21193 ), 
    .CIN1(\pg.n49697 ), .F0(\pg.n103 ), .F1(\pg.n102_c ), .COUT1(\pg.n21195 ), 
    .COUT0(\pg.n49697 ));
  pg_SLICE_385 \pg.SLICE_385 ( .D1(\pg.n49682 ), .C1(\pg.counter[16]_2 ), 
    .D0(\pg.n21185 ), .C0(\pg.counter[15]_2 ), .CIN0(\pg.n21185 ), 
    .CIN1(\pg.n49682 ), .F0(\pg.n111 ), .F1(\pg.n110 ), .COUT1(\pg.n21187 ), 
    .COUT0(\pg.n49682 ));
  pg_SLICE_386 \pg.SLICE_386 ( .D1(\pg.n51050 ), .C1(VCC_net), 
    .B1(\pg.n2929_adj_1759 ), .D0(\pg.n21761 ), .C0(VCC_net), 
    .B0(\pg.n2930_adj_1787 ), .CIN0(\pg.n21761 ), .CIN1(\pg.n51050 ), 
    .F0(\pg.n2983_adj_3090[19] ), .F1(\pg.n2983_adj_3090[20] ), 
    .COUT1(\pg.n21763 ), .COUT0(\pg.n51050 ));
  pg_SLICE_387 \pg.SLICE_387 ( .D1(\pg.n50741 ), .C1(VCC_net), 
    .B1(\pg.n2056_adj_2400 ), .D0(\pg.n21536 ), .C0(VCC_net), 
    .B0(\pg.n2057_adj_2372 ), .CIN0(\pg.n21536 ), .CIN1(\pg.n50741 ), 
    .F0(\pg.n2119_adj_3102[28] ), .F1(\pg.n2119_adj_3102[29] ), 
    .COUT1(\pg.n21538 ), .COUT0(\pg.n50741 ));
  pg_SLICE_388 \pg.SLICE_388 ( .D1(\pg.n50471 ), .B1(\pg.n220_adj_2658 ), 
    .D0(\pg.n21371 ), .C0(VCC_net), .B0(\pg.n152[26] ), .CIN0(\pg.n21371 ), 
    .CIN1(\pg.n50471 ), .F0(\pg.n1159_adj_3109[28] ), 
    .F1(\pg.n1159_adj_3109[29] ), .COUT1(\pg.n21373 ), .COUT0(\pg.n50471 ));
  pg_SLICE_389 \pg.SLICE_389 ( .D1(\pg.n48314 ), .C1(\pg.counter[8]_2 ), 
    .B1(VCC_net), .D0(\pg.n21278 ), .C0(\pg.counter[7]_2 ), .B0(VCC_net), 
    .CIN0(\pg.n21278 ), .CIN1(\pg.n48314 ), .F0(\pg.n362 ), .F1(\pg.n361 ), 
    .COUT1(\pg.n21280 ), .COUT0(\pg.n48314 ));
  pg_SLICE_390 \pg.SLICE_390 ( .D1(\pg.n48977 ), .C1(\counter[0] ), 
    .B1(VCC_net), .CIN1(\pg.n48977 ), .F1(\pg.n369 ), .COUT1(\pg.n21203 ), 
    .COUT0(\pg.n48977 ));
  pg_SLICE_391 \pg.SLICE_391 ( .D1(\pg.n49706 ), .C1(\pg.counter[30]_2 ), 
    .D0(\pg.n21199 ), .C0(\pg.counter[29]_2 ), .CIN0(\pg.n21199 ), 
    .CIN1(\pg.n49706 ), .F0(\pg.n220 ), .F1(\pg.n219 ), .COUT0(\pg.n49706 ));
  pg_SLICE_392 \pg.SLICE_392 ( .D1(\pg.n49694 ), .C1(\pg.counter[22]_2 ), 
    .D0(\pg.n21191 ), .C0(\pg.counter[21]_2 ), .CIN0(\pg.n21191 ), 
    .CIN1(\pg.n49694 ), .F0(\pg.n105 ), .F1(\pg.n104 ), .COUT1(\pg.n21193 ), 
    .COUT0(\pg.n49694 ));
  pg_SLICE_393 \pg.SLICE_393 ( .D1(\pg.n49025 ), .C1(\pg.counter[30]_2 ), 
    .D0(\pg.n21231 ), .C0(\pg.counter[29]_2 ), .CIN0(\pg.n21231 ), 
    .CIN1(\pg.n49025 ), .F0(\pg.n457_adj_2711 ), .F1(\pg.n456 ), 
    .COUT0(\pg.n49025 ));
  pg_SLICE_394 \pg.SLICE_394 ( .D1(\pg.n49703 ), .C1(\pg.counter[28]_2 ), 
    .D0(\pg.n21197 ), .C0(\pg.counter[27]_2 ), .CIN0(\pg.n21197 ), 
    .CIN1(\pg.n49703 ), .F0(\pg.n99 ), .F1(\pg.n98 ), .COUT1(\pg.n21199 ), 
    .COUT0(\pg.n49703 ));
  pg_SLICE_395 \pg.SLICE_395 ( .D1(\pg.n49700 ), .C1(\pg.counter[26]_2 ), 
    .D0(\pg.n21195 ), .C0(\pg.counter[25]_2 ), .CIN0(\pg.n21195 ), 
    .CIN1(\pg.n49700 ), .F0(\pg.n101 ), .F1(\pg.n100 ), .COUT1(\pg.n21197 ), 
    .COUT0(\pg.n49700 ));
  pg_SLICE_396 \pg.SLICE_396 ( .D1(\pg.n49691 ), .C1(\pg.counter[20]_2 ), 
    .D0(\pg.n21189 ), .C0(\pg.counter[19]_2 ), .CIN0(\pg.n21189 ), 
    .CIN1(\pg.n49691 ), .F0(\pg.n107 ), .F1(n106), .COUT1(\pg.n21191 ), 
    .COUT0(\pg.n49691 ));
  pg_SLICE_397 \pg.SLICE_397 ( .D1(\pg.n49679 ), .C1(\pg.counter[14]_2 ), 
    .D0(\pg.n21183 ), .C0(\pg.counter[13]_2 ), .CIN0(\pg.n21183 ), 
    .CIN1(\pg.n49679 ), .F0(\pg.n113 ), .F1(\pg.n112 ), .COUT1(\pg.n21185 ), 
    .COUT0(\pg.n49679 ));
  pg_SLICE_398 \pg.SLICE_398 ( .D1(\pg.n49673 ), .C1(\pg.counter[10]_2 ), 
    .D0(\pg.n21179 ), .C0(\pg.counter[9]_2 ), .CIN0(\pg.n21179 ), 
    .CIN1(\pg.n49673 ), .F0(\pg.n117 ), .F1(\pg.n116 ), .COUT1(\pg.n21181 ), 
    .COUT0(\pg.n49673 ));
  pg_SLICE_399 \pg.SLICE_399 ( .D1(\pg.n49667 ), .C1(\pg.counter[6]_2 ), 
    .B1(VCC_net), .D0(\pg.n21175 ), .C0(\pg.counter[5]_2 ), .B0(VCC_net), 
    .CIN0(\pg.n21175 ), .CIN1(\pg.n49667 ), .F0(\pg.n121 ), .F1(\pg.n120 ), 
    .COUT1(\pg.n21177 ), .COUT0(\pg.n49667 ));
  pg_SLICE_400 \pg.SLICE_400 ( .D1(\pg.n49655 ), .C1(\counter[0] ), 
    .B1(VCC_net), .CIN1(\pg.n49655 ), .F1(\pg.n126 ), .COUT1(\pg.n21171 ), 
    .COUT0(\pg.n49655 ));
  pg_SLICE_401 \pg.SLICE_401 ( .D1(\pg.n49670 ), .C1(\pg.counter[8]_2 ), 
    .D0(\pg.n21177 ), .C0(\pg.counter[7]_2 ), .CIN0(\pg.n21177 ), 
    .CIN1(\pg.n49670 ), .F0(\pg.n119 ), .F1(\pg.n118 ), .COUT1(\pg.n21179 ), 
    .COUT0(\pg.n49670 ));
  pg_SLICE_402 \pg.SLICE_402 ( .D1(\pg.n49664 ), .C1(\pg.counter[4]_2 ), 
    .B1(VCC_net), .D0(\pg.n21173 ), .C0(\pg.counter[3]_2 ), .CIN0(\pg.n21173 ), 
    .CIN1(\pg.n49664 ), .F0(\pg.n123 ), .F1(\pg.n122 ), .COUT1(\pg.n21175 ), 
    .COUT0(\pg.n49664 ));
  pg_SLICE_403 \pg.SLICE_403 ( .D1(\pg.n50738 ), .C1(VCC_net), 
    .B1(\pg.n2058_adj_2377 ), .D0(\pg.n21534 ), .C0(VCC_net), 
    .B0(\pg.n2059_adj_2385 ), .CIN0(\pg.n21534 ), .CIN1(\pg.n50738 ), 
    .F0(\pg.n2119_adj_3102[26] ), .F1(\pg.n2119_adj_3102[27] ), 
    .COUT1(\pg.n21536 ), .COUT0(\pg.n50738 ));
  pg_SLICE_404 \pg.SLICE_404 ( .D1(\pg.n50468 ), .C1(VCC_net), 
    .B1(\pg.n152[25] ), .D0(\pg.n21369 ), .C0(VCC_net), .B0(\pg.n152[24] ), 
    .CIN0(\pg.n21369 ), .CIN1(\pg.n50468 ), .F0(\pg.n1159_adj_3109[26] ), 
    .F1(\pg.n1159_adj_3109[27] ), .COUT1(\pg.n21371 ), .COUT0(\pg.n50468 ));
  pg_SLICE_405 \pg.SLICE_405 ( .D1(\pg.n48311 ), .C1(\pg.counter[6]_2 ), 
    .D0(\pg.n21276 ), .C0(\pg.counter[5]_2 ), .CIN0(\pg.n21276 ), 
    .CIN1(\pg.n48311 ), .F0(\pg.n364 ), .F1(\pg.n363 ), .COUT1(\pg.n21278 ), 
    .COUT0(\pg.n48311 ));
  pg_SLICE_406 \pg.SLICE_406 ( .D1(\pg.n49022 ), .C1(\pg.counter[28]_2 ), 
    .D0(\pg.n21229 ), .C0(\pg.counter[27]_2 ), .CIN0(\pg.n21229 ), 
    .CIN1(\pg.n49022 ), .F0(\pg.n342_adj_2704 ), .F1(\pg.n341_adj_2707 ), 
    .COUT1(\pg.n21231 ), .COUT0(\pg.n49022 ));
  pg_SLICE_407 \pg.SLICE_407 ( .D1(\pg.n49019 ), .C1(\pg.counter[26]_2 ), 
    .D0(\pg.n21227 ), .C0(\pg.counter[25]_2 ), .CIN0(\pg.n21227 ), 
    .CIN1(\pg.n49019 ), .F0(\pg.n344_adj_2710 ), .F1(\pg.n343_adj_2703 ), 
    .COUT1(\pg.n21229 ), .COUT0(\pg.n49019 ));
  pg_SLICE_408 \pg.SLICE_408 ( .D1(\pg.n49685 ), .C1(\pg.counter[18]_2 ), 
    .D0(\pg.n21187 ), .C0(\pg.counter[17]_2 ), .CIN0(\pg.n21187 ), 
    .CIN1(\pg.n49685 ), .F0(\pg.n109 ), .F1(\pg.n108 ), .COUT1(\pg.n21189 ), 
    .COUT0(\pg.n49685 ));
  pg_SLICE_409 \pg.SLICE_409 ( .D1(\pg.n49676 ), .C1(\pg.counter[12]_2 ), 
    .D0(\pg.n21181 ), .C0(\pg.counter[11]_2 ), .CIN0(\pg.n21181 ), 
    .CIN1(\pg.n49676 ), .F0(\pg.n115 ), .F1(\pg.n114 ), .COUT1(\pg.n21183 ), 
    .COUT0(\pg.n49676 ));
  pg_SLICE_410 \pg.SLICE_410 ( .D1(\pg.n50453 ), .B1(\pg.n152[23] ), 
    .D0(\pg.n21367 ), .B0(\pg.n152[22] ), .CIN0(\pg.n21367 ), 
    .CIN1(\pg.n50453 ), .F0(\pg.n1159_adj_3109[24] ), 
    .F1(\pg.n1159_adj_3109[25] ), .COUT1(\pg.n21369 ), .COUT0(\pg.n50453 ));
  pg_SLICE_411 \pg.SLICE_411 ( .D1(\pg.n48308 ), .C1(\pg.counter[4]_2 ), 
    .B1(VCC_net), .CIN1(\pg.n48308 ), .F1(\pg.n365 ), .COUT1(\pg.n21276 ), 
    .COUT0(\pg.n48308 ));
  pg_SLICE_412 \pg.SLICE_412 ( .D1(\pg.n49016 ), .C1(\pg.counter[24]_2 ), 
    .D0(\pg.n21225 ), .C0(\pg.counter[23]_2 ), .CIN0(\pg.n21225 ), 
    .CIN1(\pg.n49016 ), .F0(\pg.n346_adj_2706 ), .F1(\pg.n345_adj_2708 ), 
    .COUT1(\pg.n21227 ), .COUT0(\pg.n49016 ));
  pg_SLICE_413 \pg.SLICE_413 ( .D1(\pg.n49163 ), .C1(VCC_net), 
    .B1(\pg.n1773_adj_2283 ), .D0(\pg.n22767 ), .B0(\pg.n1774_adj_2444 ), 
    .CIN0(\pg.n22767 ), .CIN1(\pg.n49163 ), .F0(\pg.n1831_adj_3097[23] ), 
    .F1(\pg.n1831_adj_3097[24] ), .COUT1(\pg.n22769 ), .COUT0(\pg.n49163 ));
  pg_SLICE_414 \pg.SLICE_414 ( .D1(\pg.n49160 ), .C1(VCC_net), 
    .B1(\pg.n1775_adj_2490 ), .D0(\pg.n22765 ), .C0(VCC_net), 
    .B0(\pg.n1776_adj_2534 ), .CIN0(\pg.n22765 ), .CIN1(\pg.n49160 ), 
    .F0(\pg.n1831_adj_3097[21] ), .F1(\pg.n1831_adj_3097[22] ), 
    .COUT1(\pg.n22767 ), .COUT0(\pg.n49160 ));
  pg_SLICE_415 \pg.SLICE_415 ( .D1(\pg.n48776 ), .C1(VCC_net), 
    .B1(\pg.n2638_adj_815 ), .D0(\pg.n22547 ), .C0(VCC_net), 
    .B0(\pg.n2639_adj_777 ), .CIN0(\pg.n22547 ), .CIN1(\pg.n48776 ), 
    .F0(\pg.n2695_adj_3071[22] ), .F1(\pg.n2695_adj_3071[23] ), 
    .COUT1(\pg.n22549 ), .COUT0(\pg.n48776 ));
  pg_SLICE_416 \pg.SLICE_416 ( .D1(\pg.n49157 ), .C1(VCC_net), 
    .B1(\pg.n1777_adj_2701 ), .D0(\pg.n22763 ), .C0(VCC_net), 
    .B0(\pg.n1778_adj_2769 ), .CIN0(\pg.n22763 ), .CIN1(\pg.n49157 ), 
    .F0(\pg.n1831_adj_3097[19] ), .F1(\pg.n1831_adj_3097[20] ), 
    .COUT1(\pg.n22765 ), .COUT0(\pg.n49157 ));
  pg_SLICE_417 \pg.SLICE_417 ( .D1(\pg.n48773 ), .C1(VCC_net), 
    .B1(\pg.n2640_adj_837 ), .D0(\pg.n22545 ), .C0(VCC_net), 
    .B0(\pg.n2641_adj_795 ), .CIN0(\pg.n22545 ), .CIN1(\pg.n48773 ), 
    .F0(\pg.n2695_adj_3071[20] ), .F1(\pg.n2695_adj_3071[21] ), 
    .COUT1(\pg.n22547 ), .COUT0(\pg.n48773 ));
  pg_SLICE_418 \pg.SLICE_418 ( .D1(\pg.n49154 ), .C1(VCC_net), 
    .B1(\pg.n1779_adj_2026 ), .D0(\pg.n22761 ), .B0(\pg.n1780_adj_2032 ), 
    .CIN0(\pg.n22761 ), .CIN1(\pg.n49154 ), .F0(\pg.n1831_adj_3097[17] ), 
    .F1(\pg.n1831_adj_3097[18] ), .COUT1(\pg.n22763 ), .COUT0(\pg.n49154 ));
  pg_SLICE_419 \pg.SLICE_419 ( .D1(\pg.n48770 ), .C1(VCC_net), 
    .B1(\pg.n2642_adj_755 ), .D0(\pg.n22543 ), .C0(VCC_net), 
    .B0(\pg.n2643_adj_780 ), .CIN0(\pg.n22543 ), .CIN1(\pg.n48770 ), 
    .F0(\pg.n2695_adj_3071[18] ), .F1(\pg.n2695_adj_3071[19] ), 
    .COUT1(\pg.n22545 ), .COUT0(\pg.n48770 ));
  pg_SLICE_420 \pg.SLICE_420 ( .D1(\pg.n48677 ), .D0(\pg.n22461 ), 
    .C0(VCC_net), .B0(\pg.n2247_adj_1026 ), .CIN0(\pg.n22461 ), 
    .CIN1(\pg.n48677 ), .F0(\pg.n2311_adj_3076[30] ), .COUT0(\pg.n48677 ));
  pg_SLICE_421 \pg.SLICE_421 ( .D1(\pg.n48485 ), .C1(VCC_net), 
    .B1(\pg.n1773_adj_1480 ), .D0(\pg.n22359 ), .B0(\pg.n1774_adj_1462 ), 
    .CIN0(\pg.n22359 ), .CIN1(\pg.n48485 ), .F0(\pg.n1831_adj_3087[23] ), 
    .F1(\pg.n1831_adj_3087[24] ), .COUT1(\pg.n22361 ), .COUT0(\pg.n48485 ));
  pg_SLICE_422 \pg.SLICE_422 ( .D1(\pg.n50378 ), .C1(VCC_net), 
    .B1(\pg.n3018_adj_631 ), .D0(\pg.n22251 ), .C0(VCC_net), 
    .B0(\pg.n3019_adj_549 ), .CIN0(\pg.n22251 ), .CIN1(\pg.n50378 ), 
    .F0(\pg.n3079_adj_3068[26] ), .F1(\pg.n3079_adj_3068[27] ), 
    .COUT1(\pg.n22253 ), .COUT0(\pg.n50378 ));
  pg_SLICE_423 \pg.SLICE_423 ( .D1(\pg.n50210 ), .C1(VCC_net), .B1(\pg.n2640 ), 
    .D0(\pg.n22127 ), .C0(VCC_net), .B0(\pg.n2641 ), .CIN0(\pg.n22127 ), 
    .CIN1(\pg.n50210 ), .F0(\pg.n2695[20] ), .F1(\pg.n2695[21] ), 
    .COUT1(\pg.n22129 ), .COUT0(\pg.n50210 ));
  pg_SLICE_424 \pg.SLICE_424 ( .D1(\pg.n49958 ), .C1(VCC_net), 
    .B1(\pg.n1959_adj_318 ), .D0(\pg.n21968 ), .C0(VCC_net), 
    .B0(\pg.n1960_adj_315 ), .CIN0(\pg.n21968 ), .CIN1(\pg.n49958 ), 
    .F0(\pg.n2023[29] ), .F1(\pg.n2023[30] ), .COUT0(\pg.n49958 ));
  pg_SLICE_425 \pg.SLICE_425 ( .D1(\pg.n51047 ), .C1(VCC_net), 
    .B1(\pg.n2931_adj_1763 ), .D0(\pg.n21759 ), .C0(VCC_net), 
    .B0(\pg.n2932_adj_1809 ), .CIN0(\pg.n21759 ), .CIN1(\pg.n51047 ), 
    .F0(\pg.n2983_adj_3090[17] ), .F1(\pg.n2983_adj_3090[18] ), 
    .COUT1(\pg.n21761 ), .COUT0(\pg.n51047 ));
  pg_SLICE_426 \pg.SLICE_426 ( .D1(\pg.n50702 ), .C1(VCC_net), 
    .B1(\pg.n2060_adj_2394 ), .D0(\pg.n21532 ), .C0(VCC_net), 
    .B0(\pg.n2061_adj_2404 ), .CIN0(\pg.n21532 ), .CIN1(\pg.n50702 ), 
    .F0(\pg.n2119_adj_3102[24] ), .F1(\pg.n2119_adj_3102[25] ), 
    .COUT1(\pg.n21534 ), .COUT0(\pg.n50702 ));
  pg_SLICE_427 \pg.SLICE_427 ( .D1(\pg.n50699 ), .C1(VCC_net), 
    .B1(\pg.n2062_adj_2381 ), .D0(\pg.n21530 ), .C0(VCC_net), 
    .B0(\pg.n2063_adj_2398 ), .CIN0(\pg.n21530 ), .CIN1(\pg.n50699 ), 
    .F0(\pg.n2119_adj_3102[22] ), .F1(\pg.n2119_adj_3102[23] ), 
    .COUT1(\pg.n21532 ), .COUT0(\pg.n50699 ));
  pg_SLICE_428 \pg.SLICE_428 ( .D1(\pg.n51044 ), .C1(VCC_net), 
    .B1(\pg.n2933_adj_1783 ), .D0(\pg.n21757 ), .C0(VCC_net), 
    .B0(\pg.n2934_adj_1789 ), .CIN0(\pg.n21757 ), .CIN1(\pg.n51044 ), 
    .F0(\pg.n2983_adj_3090[15] ), .F1(\pg.n2983_adj_3090[16] ), 
    .COUT1(\pg.n21759 ), .COUT0(\pg.n51044 ));
  pg_SLICE_429 \pg.SLICE_429 ( .D1(\pg.n49955 ), .C1(VCC_net), 
    .B1(\pg.n1961_adj_316 ), .D0(\pg.n21966 ), .C0(VCC_net), 
    .B0(\pg.n1962_adj_313 ), .CIN0(\pg.n21966 ), .CIN1(\pg.n49955 ), 
    .F0(\pg.n2023[27] ), .F1(\pg.n2023[28] ), .COUT1(\pg.n21968 ), 
    .COUT0(\pg.n49955 ));
  pg_SLICE_430 \pg.SLICE_430 ( .D1(\pg.n50165 ), .C1(VCC_net), .B1(\pg.n2642 ), 
    .D0(\pg.n22125 ), .C0(VCC_net), .B0(\pg.n2643 ), .CIN0(\pg.n22125 ), 
    .CIN1(\pg.n50165 ), .F0(\pg.n2695[18] ), .F1(\pg.n2695[19] ), 
    .COUT1(\pg.n22127 ), .COUT0(\pg.n50165 ));
  pg_SLICE_431 \pg.SLICE_431 ( .D1(\pg.n48674 ), .C1(VCC_net), 
    .B1(\pg.n2248_adj_1006 ), .D0(\pg.n22459 ), .C0(VCC_net), 
    .B0(\pg.n2249_adj_1032 ), .CIN0(\pg.n22459 ), .CIN1(\pg.n48674 ), 
    .F0(\pg.n2311_adj_3076[28] ), .F1(\pg.n2311_adj_3076[29] ), 
    .COUT1(\pg.n22461 ), .COUT0(\pg.n48674 ));
  pg_SLICE_432 \pg.SLICE_432 ( .D1(\pg.n49151 ), .C1(VCC_net), 
    .B1(\pg.n353_adj_2038 ), .CIN1(\pg.n49151 ), .F1(\pg.n1831_adj_3097[16] ), 
    .COUT1(\pg.n22761 ), .COUT0(\pg.n49151 ));
  pg_SLICE_433 \pg.SLICE_433 ( .D1(\pg.n48767 ), .C1(VCC_net), 
    .B1(\pg.n2644_adj_762 ), .D0(\pg.n22541 ), .C0(VCC_net), 
    .B0(\pg.n2645_adj_778 ), .CIN0(\pg.n22541 ), .CIN1(\pg.n48767 ), 
    .F0(\pg.n2695_adj_3071[16] ), .F1(\pg.n2695_adj_3071[17] ), 
    .COUT1(\pg.n22543 ), .COUT0(\pg.n48767 ));
  pg_SLICE_434 \pg.SLICE_434 ( .D1(\pg.n48671 ), .C1(VCC_net), 
    .B1(\pg.n2250_adj_1038 ), .D0(\pg.n22457 ), .C0(VCC_net), 
    .B0(\pg.n2251_adj_1008 ), .CIN0(\pg.n22457 ), .CIN1(\pg.n48671 ), 
    .F0(\pg.n2311_adj_3076[26] ), .F1(\pg.n2311_adj_3076[27] ), 
    .COUT1(\pg.n22459 ), .COUT0(\pg.n48671 ));
  pg_SLICE_435 \pg.SLICE_435 ( .D1(\pg.n48482 ), .C1(VCC_net), 
    .B1(\pg.n1775_adj_1457 ), .D0(\pg.n22357 ), .C0(VCC_net), 
    .B0(\pg.n1776_adj_1565 ), .CIN0(\pg.n22357 ), .CIN1(\pg.n48482 ), 
    .F0(\pg.n1831_adj_3087[21] ), .F1(\pg.n1831_adj_3087[22] ), 
    .COUT1(\pg.n22359 ), .COUT0(\pg.n48482 ));
  pg_SLICE_436 \pg.SLICE_436 ( .D1(\pg.n50375 ), .C1(VCC_net), 
    .B1(\pg.n3020_adj_655 ), .D0(\pg.n22249 ), .C0(VCC_net), 
    .B0(\pg.n3021_adj_634 ), .CIN0(\pg.n22249 ), .CIN1(\pg.n50375 ), 
    .F0(\pg.n3079_adj_3068[24] ), .F1(\pg.n3079_adj_3068[25] ), 
    .COUT1(\pg.n22251 ), .COUT0(\pg.n50375 ));
  pg_SLICE_437 \pg.SLICE_437 ( .D1(\pg.n50162 ), .C1(VCC_net), .B1(\pg.n2644 ), 
    .D0(\pg.n22123 ), .C0(VCC_net), .B0(\pg.n2645 ), .CIN0(\pg.n22123 ), 
    .CIN1(\pg.n50162 ), .F0(\pg.n2695[16] ), .F1(\pg.n2695[17] ), 
    .COUT1(\pg.n22125 ), .COUT0(\pg.n50162 ));
  pg_SLICE_438 \pg.SLICE_438 ( .D1(\pg.n49952 ), .C1(VCC_net), 
    .B1(\pg.n1963_adj_317 ), .D0(\pg.n21964 ), .C0(VCC_net), 
    .B0(\pg.n1964_adj_312 ), .CIN0(\pg.n21964 ), .CIN1(\pg.n49952 ), 
    .F0(\pg.n2023[25] ), .F1(\pg.n2023[26] ), .COUT1(\pg.n21966 ), 
    .COUT0(\pg.n49952 ));
  pg_SLICE_439 \pg.SLICE_439 ( .D1(\pg.n50159 ), .C1(VCC_net), .B1(\pg.n2646 ), 
    .D0(\pg.n22121 ), .B0(\pg.n2647 ), .CIN0(\pg.n22121 ), .CIN1(\pg.n50159 ), 
    .F0(\pg.n2695[14] ), .F1(\pg.n2695[15] ), .COUT1(\pg.n22123 ), 
    .COUT0(\pg.n50159 ));
  pg_SLICE_440 \pg.SLICE_440 ( .D1(\pg.n48479 ), .C1(VCC_net), 
    .B1(\pg.n1777_adj_1484 ), .D0(\pg.n22355 ), .C0(VCC_net), 
    .B0(\pg.n1778_adj_1566 ), .CIN0(\pg.n22355 ), .CIN1(\pg.n48479 ), 
    .F0(\pg.n1831_adj_3087[19] ), .F1(\pg.n1831_adj_3087[20] ), 
    .COUT1(\pg.n22357 ), .COUT0(\pg.n48479 ));
  pg_SLICE_441 \pg.SLICE_441 ( .D1(\pg.n48635 ), .C1(VCC_net), 
    .B1(\pg.n2252_adj_996 ), .D0(\pg.n22455 ), .C0(VCC_net), 
    .B0(\pg.n2253_adj_1012 ), .CIN0(\pg.n22455 ), .CIN1(\pg.n48635 ), 
    .F0(\pg.n2311_adj_3076[24] ), .F1(\pg.n2311_adj_3076[25] ), 
    .COUT1(\pg.n22457 ), .COUT0(\pg.n48635 ));
  pg_SLICE_442 \pg.SLICE_442 ( .D1(\pg.n49175 ), .D0(\pg.n22758 ), 
    .C0(VCC_net), .B0(\pg.n1671_adj_2120 ), .CIN0(\pg.n22758 ), 
    .CIN1(\pg.n49175 ), .F0(\pg.n1735_adj_3096[30] ), .COUT0(\pg.n49175 ));
  pg_SLICE_443 \pg.SLICE_443 ( .D1(\pg.n48764 ), .C1(VCC_net), 
    .B1(\pg.n2646_adj_782 ), .D0(\pg.n22539 ), .B0(\pg.n2647_adj_772 ), 
    .CIN0(\pg.n22539 ), .CIN1(\pg.n48764 ), .F0(\pg.n2695_adj_3071[14] ), 
    .F1(\pg.n2695_adj_3071[15] ), .COUT1(\pg.n22541 ), .COUT0(\pg.n48764 ));
  pg_SLICE_444 \pg.SLICE_444 ( .D1(\pg.n48632 ), .C1(VCC_net), 
    .B1(\pg.n2254_adj_1010 ), .D0(\pg.n22453 ), .C0(VCC_net), 
    .B0(\pg.n2255_adj_1024 ), .CIN0(\pg.n22453 ), .CIN1(\pg.n48632 ), 
    .F0(\pg.n2311_adj_3076[22] ), .F1(\pg.n2311_adj_3076[23] ), 
    .COUT1(\pg.n22455 ), .COUT0(\pg.n48632 ));
  pg_SLICE_445 \pg.SLICE_445 ( .D1(\pg.n48476 ), .C1(VCC_net), 
    .B1(\pg.n1779_adj_1494 ), .D0(\pg.n22353 ), .B0(\pg.n1780_adj_1486 ), 
    .CIN0(\pg.n22353 ), .CIN1(\pg.n48476 ), .F0(\pg.n1831_adj_3087[17] ), 
    .F1(\pg.n1831_adj_3087[18] ), .COUT1(\pg.n22355 ), .COUT0(\pg.n48476 ));
  pg_SLICE_446 \pg.SLICE_446 ( .D1(\pg.n50372 ), .C1(VCC_net), 
    .B1(\pg.n3022_adj_555 ), .D0(\pg.n22247 ), .C0(VCC_net), 
    .B0(\pg.n3023_adj_628 ), .CIN0(\pg.n22247 ), .CIN1(\pg.n50372 ), 
    .F0(\pg.n3079_adj_3068[22] ), .F1(\pg.n3079_adj_3068[23] ), 
    .COUT1(\pg.n22249 ), .COUT0(\pg.n50372 ));
  pg_SLICE_447 \pg.SLICE_447 ( .D1(\pg.n50156 ), .B1(\pg.n2648 ), 
    .D0(\pg.n22119 ), .C0(VCC_net), .B0(\pg.n2649 ), .CIN0(\pg.n22119 ), 
    .CIN1(\pg.n50156 ), .F0(\pg.n2695[12] ), .F1(\pg.n2695[13] ), 
    .COUT1(\pg.n22121 ), .COUT0(\pg.n50156 ));
  pg_SLICE_448 \pg.SLICE_448 ( .D1(\pg.n49949 ), .C1(VCC_net), .B1(\pg.n1965 ), 
    .D0(\pg.n21962 ), .C0(VCC_net), .B0(\pg.n1966 ), .CIN0(\pg.n21962 ), 
    .CIN1(\pg.n49949 ), .F0(\pg.n2023[23] ), .F1(\pg.n2023[24] ), 
    .COUT1(\pg.n21964 ), .COUT0(\pg.n49949 ));
  pg_SLICE_449 \pg.SLICE_449 ( .D1(\pg.n51041 ), .C1(VCC_net), 
    .B1(\pg.n2935_adj_1813 ), .D0(\pg.n21755 ), .C0(VCC_net), 
    .B0(\pg.n2936_adj_1811 ), .CIN0(\pg.n21755 ), .CIN1(\pg.n51041 ), 
    .F0(\pg.n2983_adj_3090[13] ), .F1(\pg.n2983_adj_3090[14] ), 
    .COUT1(\pg.n21757 ), .COUT0(\pg.n51041 ));
  pg_SLICE_450 \pg.SLICE_450 ( .D1(\pg.n50696 ), .C1(VCC_net), 
    .B1(\pg.n2064_adj_2383 ), .D0(\pg.n21528 ), .B0(\pg.n2065_adj_2402 ), 
    .CIN0(\pg.n21528 ), .CIN1(\pg.n50696 ), .F0(\pg.n2119_adj_3102[20] ), 
    .F1(\pg.n2119_adj_3102[21] ), .COUT1(\pg.n21530 ), .COUT0(\pg.n50696 ));
  pg_SLICE_451 \pg.SLICE_451 ( .D1(\pg.n50153 ), .C1(VCC_net), .B1(\pg.n2650 ), 
    .D0(\pg.n22117 ), .C0(VCC_net), .B0(\pg.n2651 ), .CIN0(\pg.n22117 ), 
    .CIN1(\pg.n50153 ), .F0(\pg.n2695[10] ), .F1(\pg.n2695[11] ), 
    .COUT1(\pg.n22119 ), .COUT0(\pg.n50153 ));
  pg_SLICE_452 \pg.SLICE_452 ( .D1(\pg.n50369 ), .C1(VCC_net), 
    .B1(\pg.n3024_adj_568 ), .D0(\pg.n22245 ), .C0(VCC_net), 
    .B0(\pg.n3025_adj_590 ), .CIN0(\pg.n22245 ), .CIN1(\pg.n50369 ), 
    .F0(\pg.n3079_adj_3068[20] ), .F1(\pg.n3079_adj_3068[21] ), 
    .COUT1(\pg.n22247 ), .COUT0(\pg.n50369 ));
  pg_SLICE_453 \pg.SLICE_453 ( .D1(\pg.n48761 ), .C1(VCC_net), 
    .B1(\pg.n2648_adj_846 ), .D0(\pg.n22537 ), .C0(VCC_net), 
    .B0(\pg.n2649_adj_838 ), .CIN0(\pg.n22537 ), .CIN1(\pg.n48761 ), 
    .F0(\pg.n2695_adj_3071[12] ), .F1(\pg.n2695_adj_3071[13] ), 
    .COUT1(\pg.n22539 ), .COUT0(\pg.n48761 ));
  pg_SLICE_454 \pg.SLICE_454 ( .D1(\pg.n49172 ), .C1(VCC_net), 
    .B1(\pg.n1672_adj_2110 ), .D0(\pg.n22756 ), .C0(VCC_net), 
    .B0(\pg.n1673_adj_2163 ), .CIN0(\pg.n22756 ), .CIN1(\pg.n49172 ), 
    .F0(\pg.n1735_adj_3096[28] ), .F1(\pg.n1735_adj_3096[29] ), 
    .COUT1(\pg.n22758 ), .COUT0(\pg.n49172 ));
  pg_SLICE_455 \pg.SLICE_455 ( .D1(\pg.n48758 ), .C1(VCC_net), 
    .B1(\pg.n2650_adj_790 ), .D0(\pg.n22535 ), .C0(VCC_net), 
    .B0(\pg.n2651_adj_911 ), .CIN0(\pg.n22535 ), .CIN1(\pg.n48758 ), 
    .F0(\pg.n2695_adj_3071[10] ), .F1(\pg.n2695_adj_3071[11] ), 
    .COUT1(\pg.n22537 ), .COUT0(\pg.n48758 ));
  pg_SLICE_456 \pg.SLICE_456 ( .D1(\pg.n48629 ), .C1(VCC_net), 
    .B1(\pg.n2256_adj_1003 ), .D0(\pg.n22451 ), .C0(VCC_net), 
    .B0(\pg.n2257_adj_999 ), .CIN0(\pg.n22451 ), .CIN1(\pg.n48629 ), 
    .F0(\pg.n2311_adj_3076[20] ), .F1(\pg.n2311_adj_3076[21] ), 
    .COUT1(\pg.n22453 ), .COUT0(\pg.n48629 ));
  pg_SLICE_457 \pg.SLICE_457 ( .D1(\pg.n48473 ), .C1(VCC_net), .B1(\pg.n353 ), 
    .CIN1(\pg.n48473 ), .F1(\pg.n1831_adj_3087[16] ), .COUT1(\pg.n22353 ), 
    .COUT0(\pg.n48473 ));
  pg_SLICE_458 \pg.SLICE_458 ( .D1(\pg.n50366 ), .C1(VCC_net), 
    .B1(\pg.n3026_adj_625 ), .D0(\pg.n22243 ), .C0(VCC_net), 
    .B0(\pg.n3027_adj_544 ), .CIN0(\pg.n22243 ), .CIN1(\pg.n50366 ), 
    .F0(\pg.n3079_adj_3068[18] ), .F1(\pg.n3079_adj_3068[19] ), 
    .COUT1(\pg.n22245 ), .COUT0(\pg.n50366 ));
  pg_SLICE_459 \pg.SLICE_459 ( .D1(\pg.n50150 ), .B1(\pg.n2652 ), 
    .D0(\pg.n22115 ), .B0(\pg.n2653 ), .CIN0(\pg.n22115 ), .CIN1(\pg.n50150 ), 
    .F0(\pg.n2695[8] ), .F1(\pg.n2695[9] ), .COUT1(\pg.n22117 ), 
    .COUT0(\pg.n50150 ));
  pg_SLICE_460 \pg.SLICE_460 ( .D1(\pg.n51038 ), .C1(VCC_net), 
    .B1(\pg.n2937_adj_1781 ), .D0(\pg.n21753 ), .B0(\pg.n2938_adj_1815 ), 
    .CIN0(\pg.n21753 ), .CIN1(\pg.n51038 ), .F0(\pg.n2983_adj_3090[11] ), 
    .F1(\pg.n2983_adj_3090[12] ), .COUT1(\pg.n21755 ), .COUT0(\pg.n51038 ));
  pg_SLICE_461 \pg.SLICE_461 ( .D1(\pg.n50363 ), .C1(VCC_net), 
    .B1(\pg.n3028_adj_558 ), .D0(\pg.n22241 ), .C0(VCC_net), 
    .B0(\pg.n3029_adj_601 ), .CIN0(\pg.n22241 ), .CIN1(\pg.n50363 ), 
    .F0(\pg.n3079_adj_3068[16] ), .F1(\pg.n3079_adj_3068[17] ), 
    .COUT1(\pg.n22243 ), .COUT0(\pg.n50363 ));
  pg_SLICE_462 \pg.SLICE_462 ( .D1(\pg.n50147 ), .B1(\pg.n2654 ), 
    .D0(\pg.n22113 ), .B0(\pg.n2655 ), .CIN0(\pg.n22113 ), .CIN1(\pg.n50147 ), 
    .F0(\pg.n2695[6] ), .F1(\pg.n2695[7] ), .COUT1(\pg.n22115 ), 
    .COUT0(\pg.n50147 ));
  pg_SLICE_463 \pg.SLICE_463 ( .D1(\pg.n50693 ), .B1(\pg.n2066_adj_2396 ), 
    .D0(\pg.n21526 ), .C0(VCC_net), .B0(\pg.n2067_adj_2391 ), 
    .CIN0(\pg.n21526 ), .CIN1(\pg.n50693 ), .F0(\pg.n2119_adj_3102[18] ), 
    .F1(\pg.n2119_adj_3102[19] ), .COUT1(\pg.n21528 ), .COUT0(\pg.n50693 ));
  pg_SLICE_464 \pg.SLICE_464 ( .D1(\pg.n49169 ), .C1(VCC_net), 
    .B1(\pg.n1674_adj_2155 ), .D0(\pg.n22754 ), .C0(VCC_net), 
    .B0(\pg.n1675_adj_2211 ), .CIN0(\pg.n22754 ), .CIN1(\pg.n49169 ), 
    .F0(\pg.n1735_adj_3096[26] ), .F1(\pg.n1735_adj_3096[27] ), 
    .COUT1(\pg.n22756 ), .COUT0(\pg.n49169 ));
  pg_SLICE_465 \pg.SLICE_465 ( .D1(\pg.n48755 ), .C1(VCC_net), 
    .B1(\pg.n2652_adj_910 ), .D0(\pg.n22533 ), .B0(\pg.n2653_adj_848 ), 
    .CIN0(\pg.n22533 ), .CIN1(\pg.n48755 ), .F0(\pg.n2695_adj_3071[8] ), 
    .F1(\pg.n2695_adj_3071[9] ), .COUT1(\pg.n22535 ), .COUT0(\pg.n48755 ));
  pg_SLICE_466 \pg.SLICE_466 ( .D1(\pg.n49652 ), .D0(\pg.n23082 ), 
    .B0(\pg.n3132_adj_811 ), .CIN0(\pg.n23082 ), .CIN1(\pg.n49652 ), 
    .F0(\pg.n2115[9] ), .COUT0(\pg.n49652 ));
  pg_SLICE_467 \pg.SLICE_467 ( .D1(\pg.n48626 ), .C1(VCC_net), 
    .B1(\pg.n2258_adj_1001 ), .D0(\pg.n22449 ), .B0(\pg.n2259_adj_1015 ), 
    .CIN0(\pg.n22449 ), .CIN1(\pg.n48626 ), .F0(\pg.n2311_adj_3076[18] ), 
    .F1(\pg.n2311_adj_3076[19] ), .COUT1(\pg.n22451 ), .COUT0(\pg.n48626 ));
  pg_SLICE_468 \pg.SLICE_468 ( .D1(\pg.n49649 ), .C1(VCC_net), 
    .B1(\pg.n3133_adj_695 ), .D0(\pg.n23080 ), .C0(VCC_net), 
    .B0(\pg.n3134_adj_694 ), .CIN0(\pg.n23080 ), .CIN1(\pg.n49649 ), 
    .F0(\pg.n2115[7] ), .F1(\pg.n2115[8] ), .COUT1(\pg.n23082 ), 
    .COUT0(\pg.n49649 ));
  pg_SLICE_469 \pg.SLICE_469 ( .D1(\pg.n48497 ), .D0(\pg.n22350 ), 
    .C0(VCC_net), .B0(\pg.n1671_adj_1501 ), .CIN0(\pg.n22350 ), 
    .CIN1(\pg.n48497 ), .F0(\pg.n1735_adj_3088[30] ), .COUT0(\pg.n48497 ));
  pg_SLICE_470 \pg.SLICE_470 ( .D1(\pg.n50360 ), .C1(VCC_net), 
    .B1(\pg.n3030_adj_587 ), .D0(\pg.n22239 ), .C0(VCC_net), 
    .B0(\pg.n3031_adj_652 ), .CIN0(\pg.n22239 ), .CIN1(\pg.n50360 ), 
    .F0(\pg.n3079_adj_3068[14] ), .F1(\pg.n3079_adj_3068[15] ), 
    .COUT1(\pg.n22241 ), .COUT0(\pg.n50360 ));
  pg_SLICE_471 \pg.SLICE_471 ( .D1(\pg.n50144 ), .C1(VCC_net), .B1(\pg.n121 ), 
    .CIN1(\pg.n50144 ), .F1(\pg.n2695[5] ), .COUT1(\pg.n22113 ), 
    .COUT0(\pg.n50144 ));
  pg_SLICE_472 \pg.SLICE_472 ( .D1(\pg.n49646 ), .C1(VCC_net), 
    .B1(\pg.n3135_adj_690 ), .D0(\pg.n23078 ), .C0(VCC_net), 
    .B0(\pg.n3136_adj_689 ), .CIN0(\pg.n23078 ), .CIN1(\pg.n49646 ), 
    .F0(\pg.n2115[5] ), .F1(\pg.n2115[6] ), .COUT1(\pg.n23080 ), 
    .COUT0(\pg.n49646 ));
  pg_SLICE_473 \pg.SLICE_473 ( .D1(\pg.n49946 ), .C1(VCC_net), .B1(\pg.n1967 ), 
    .D0(\pg.n21960 ), .B0(\pg.n1968 ), .CIN0(\pg.n21960 ), .CIN1(\pg.n49946 ), 
    .F0(\pg.n2023[21] ), .F1(\pg.n2023[22] ), .COUT1(\pg.n21962 ), 
    .COUT0(\pg.n49946 ));
  pg_SLICE_474 \pg.SLICE_474 ( .D1(\pg.n49943 ), .B1(\pg.n1969 ), 
    .D0(\pg.n21958 ), .C0(VCC_net), .B0(\pg.n1970 ), .CIN0(\pg.n21958 ), 
    .CIN1(\pg.n49943 ), .F0(\pg.n2023[19] ), .F1(\pg.n2023[20] ), 
    .COUT1(\pg.n21960 ), .COUT0(\pg.n49943 ));
  pg_SLICE_475 \pg.SLICE_475 ( .D1(\pg.n49643 ), .C1(VCC_net), 
    .B1(\pg.n3137_adj_685 ), .D0(\pg.n23076 ), .B0(\pg.n3138_adj_684 ), 
    .CIN0(\pg.n23076 ), .CIN1(\pg.n49643 ), .F0(\pg.n2115[3] ), 
    .F1(\pg.n2115[4] ), .COUT1(\pg.n23078 ), .COUT0(\pg.n49643 ));
  pg_SLICE_476 \pg.SLICE_476 ( .D1(\pg.n51035 ), .B1(\pg.n2939_adj_1793 ), 
    .D0(\pg.n21751 ), .C0(VCC_net), .B0(\pg.n2940_adj_1861 ), 
    .CIN0(\pg.n21751 ), .CIN1(\pg.n51035 ), .F0(\pg.n2983_adj_3090[9] ), 
    .F1(\pg.n2983_adj_3090[10] ), .COUT1(\pg.n21753 ), .COUT0(\pg.n51035 ));
  pg_SLICE_477 \pg.SLICE_477 ( .D1(\pg.n50183 ), .C1(VCC_net), .B1(\pg.n2535 ), 
    .D0(\pg.n22109 ), .C0(VCC_net), .B0(\pg.n2536 ), .CIN0(\pg.n22109 ), 
    .CIN1(\pg.n50183 ), .F0(\pg.n2599_adj_3065[29] ), 
    .F1(\pg.n2599_adj_3065[30] ), .COUT0(\pg.n50183 ));
  pg_SLICE_478 \pg.SLICE_478 ( .D1(\pg.n49907 ), .C1(VCC_net), .B1(\pg.n1971 ), 
    .D0(\pg.n21956 ), .C0(VCC_net), .B0(\pg.n1972 ), .CIN0(\pg.n21956 ), 
    .CIN1(\pg.n49907 ), .F0(\pg.n2023[17] ), .F1(\pg.n2023[18] ), 
    .COUT1(\pg.n21958 ), .COUT0(\pg.n49907 ));
  pg_SLICE_479 \pg.SLICE_479 ( .D1(\pg.n49904 ), .B1(\pg.n1973 ), 
    .D0(\pg.n21954 ), .B0(\pg.n1974 ), .CIN0(\pg.n21954 ), .CIN1(\pg.n49904 ), 
    .F0(\pg.n2023[15] ), .F1(\pg.n2023[16] ), .COUT1(\pg.n21956 ), 
    .COUT0(\pg.n49904 ));
  pg_SLICE_480 \pg.SLICE_480 ( .D1(\pg.n48983 ), .C1(VCC_net), .B1(\pg.n367 ), 
    .CIN1(\pg.n48983 ), .F1(\pg.n2115[2] ), .COUT1(\pg.n23076 ), 
    .COUT0(\pg.n48983 ));
  pg_SLICE_481 \pg.SLICE_481 ( .D1(\pg.n50357 ), .C1(VCC_net), 
    .B1(\pg.n3032_adj_579 ), .D0(\pg.n22237 ), .C0(VCC_net), 
    .B0(\pg.n3033_adj_622 ), .CIN0(\pg.n22237 ), .CIN1(\pg.n50357 ), 
    .F0(\pg.n3079_adj_3068[12] ), .F1(\pg.n3079_adj_3068[13] ), 
    .COUT1(\pg.n22239 ), .COUT0(\pg.n50357 ));
  pg_SLICE_482 \pg.SLICE_482 ( .D1(\pg.n50180 ), .C1(VCC_net), .B1(\pg.n2537 ), 
    .D0(\pg.n22107 ), .C0(VCC_net), .B0(\pg.n2538 ), .CIN0(\pg.n22107 ), 
    .CIN1(\pg.n50180 ), .F0(\pg.n2599_adj_3065[27] ), 
    .F1(\pg.n2599_adj_3065[28] ), .COUT1(\pg.n22109 ), .COUT0(\pg.n50180 ));
  pg_SLICE_483 \pg.SLICE_483 ( .D1(\pg.n49901 ), .B1(\pg.n1975 ), 
    .D0(\pg.n21952 ), .B0(\pg.n1976 ), .CIN0(\pg.n21952 ), .CIN1(\pg.n49901 ), 
    .F0(\pg.n2023[13] ), .F1(\pg.n2023[14] ), .COUT1(\pg.n21954 ), 
    .COUT0(\pg.n49901 ));
  pg_SLICE_484 \pg.SLICE_484 ( .D1(\pg.n49898 ), .C1(VCC_net), .B1(\pg.n114 ), 
    .CIN1(\pg.n49898 ), .F1(\pg.n2023[12] ), .COUT1(\pg.n21952 ), 
    .COUT0(\pg.n49898 ));
  pg_SLICE_485 \pg.SLICE_485 ( .D1(\pg.n49640 ), .D0(\pg.n23073 ), 
    .C0(VCC_net), .B0(\pg.n3015_adj_879 ), .CIN0(\pg.n23073 ), 
    .CIN1(\pg.n49640 ), .F0(\pg.n3079_adj_3072[30] ), .COUT0(\pg.n49640 ));
  pg_SLICE_486 \pg.SLICE_486 ( .D1(\pg.n50177 ), .C1(VCC_net), .B1(\pg.n2539 ), 
    .D0(\pg.n22105 ), .C0(VCC_net), .B0(\pg.n2540 ), .CIN0(\pg.n22105 ), 
    .CIN1(\pg.n50177 ), .F0(\pg.n2599_adj_3065[25] ), 
    .F1(\pg.n2599_adj_3065[26] ), .COUT1(\pg.n22107 ), .COUT0(\pg.n50177 ));
  pg_SLICE_487 \pg.SLICE_487 ( .D1(\pg.n49925 ), .D0(\pg.n21949 ), 
    .C0(VCC_net), .B0(\pg.n1863 ), .CIN0(\pg.n21949 ), .CIN1(\pg.n49925 ), 
    .F0(\pg.n1927[30] ), .COUT0(\pg.n49925 ));
  pg_SLICE_488 \pg.SLICE_488 ( .D1(\pg.n49922 ), .C1(VCC_net), .B1(\pg.n1864 ), 
    .D0(\pg.n21947 ), .C0(VCC_net), .B0(\pg.n1865 ), .CIN0(\pg.n21947 ), 
    .CIN1(\pg.n49922 ), .F0(\pg.n1927[28] ), .F1(\pg.n1927[29] ), 
    .COUT1(\pg.n21949 ), .COUT0(\pg.n49922 ));
  pg_SLICE_489 \pg.SLICE_489 ( .D1(\pg.n48494 ), .C1(VCC_net), 
    .B1(\pg.n1672_adj_1497 ), .D0(\pg.n22348 ), .C0(VCC_net), 
    .B0(\pg.n1673_adj_1500 ), .CIN0(\pg.n22348 ), .CIN1(\pg.n48494 ), 
    .F0(\pg.n1735_adj_3088[28] ), .F1(\pg.n1735_adj_3088[29] ), 
    .COUT1(\pg.n22350 ), .COUT0(\pg.n48494 ));
  pg_SLICE_490 \pg.SLICE_490 ( .D1(\pg.n49637 ), .C1(VCC_net), 
    .B1(\pg.n3016_adj_855 ), .D0(\pg.n23071 ), .C0(VCC_net), 
    .B0(\pg.n3017_adj_885 ), .CIN0(\pg.n23071 ), .CIN1(\pg.n49637 ), 
    .F0(\pg.n3079_adj_3072[28] ), .F1(\pg.n3079_adj_3072[29] ), 
    .COUT1(\pg.n23073 ), .COUT0(\pg.n49637 ));
  pg_SLICE_491 \pg.SLICE_491 ( .D1(\pg.n50354 ), .C1(VCC_net), 
    .B1(\pg.n3034_adj_594 ), .D0(\pg.n22235 ), .B0(\pg.n3035_adj_552 ), 
    .CIN0(\pg.n22235 ), .CIN1(\pg.n50354 ), .F0(\pg.n3079_adj_3068[10] ), 
    .F1(\pg.n3079_adj_3068[11] ), .COUT1(\pg.n22237 ), .COUT0(\pg.n50354 ));
  pg_SLICE_492 \pg.SLICE_492 ( .D1(\pg.n49631 ), .C1(VCC_net), 
    .B1(\pg.n3018_adj_882 ), .D0(\pg.n23069 ), .C0(VCC_net), 
    .B0(\pg.n3019_adj_820 ), .CIN0(\pg.n23069 ), .CIN1(\pg.n49631 ), 
    .F0(\pg.n3079_adj_3072[26] ), .F1(\pg.n3079_adj_3072[27] ), 
    .COUT1(\pg.n23071 ), .COUT0(\pg.n49631 ));
  pg_SLICE_493 \pg.SLICE_493 ( .D1(\pg.n50174 ), .C1(VCC_net), 
    .B1(\pg.n2541_adj_501 ), .D0(\pg.n22103 ), .C0(VCC_net), 
    .B0(\pg.n2542_adj_499 ), .CIN0(\pg.n22103 ), .CIN1(\pg.n50174 ), 
    .F0(\pg.n2599_adj_3065[23] ), .F1(\pg.n2599_adj_3065[24] ), 
    .COUT1(\pg.n22105 ), .COUT0(\pg.n50174 ));
  pg_SLICE_494 \pg.SLICE_494 ( .D1(\pg.n49919 ), .C1(VCC_net), .B1(\pg.n1866 ), 
    .D0(\pg.n21945 ), .C0(VCC_net), .B0(\pg.n1867 ), .CIN0(\pg.n21945 ), 
    .CIN1(\pg.n49919 ), .F0(\pg.n1927[26] ), .F1(\pg.n1927[27] ), 
    .COUT1(\pg.n21947 ), .COUT0(\pg.n49919 ));
  pg_SLICE_495 \pg.SLICE_495 ( .D1(\pg.n51032 ), .C1(VCC_net), 
    .B1(\pg.n2941_adj_1795 ), .D0(\pg.n21749 ), .C0(VCC_net), 
    .B0(\pg.n2942_adj_1797 ), .CIN0(\pg.n21749 ), .CIN1(\pg.n51032 ), 
    .F0(\pg.n2983_adj_3090[7] ), .F1(\pg.n2983_adj_3090[8] ), 
    .COUT1(\pg.n21751 ), .COUT0(\pg.n51032 ));
  pg_SLICE_496 \pg.SLICE_496 ( .D1(\pg.n50690 ), .C1(VCC_net), 
    .B1(\pg.n2068_adj_2406 ), .D0(\pg.n21524 ), .C0(VCC_net), 
    .B0(\pg.n2069_adj_2408 ), .CIN0(\pg.n21524 ), .CIN1(\pg.n50690 ), 
    .F0(\pg.n2119_adj_3102[16] ), .F1(\pg.n2119_adj_3102[17] ), 
    .COUT1(\pg.n21526 ), .COUT0(\pg.n50690 ));
  pg_SLICE_497 \pg.SLICE_497 ( .D1(\pg.n49628 ), .C1(VCC_net), 
    .B1(\pg.n3020_adj_892 ), .D0(\pg.n23067 ), .C0(VCC_net), 
    .B0(\pg.n3021_adj_827 ), .CIN0(\pg.n23067 ), .CIN1(\pg.n49628 ), 
    .F0(\pg.n3079_adj_3072[24] ), .F1(\pg.n3079_adj_3072[25] ), 
    .COUT1(\pg.n23069 ), .COUT0(\pg.n49628 ));
  pg_SLICE_498 \pg.SLICE_498 ( .D1(\pg.n51029 ), .B1(\pg.n2943_adj_1799 ), 
    .D0(\pg.n21747 ), .B0(\pg.n2944_adj_1801 ), .CIN0(\pg.n21747 ), 
    .CIN1(\pg.n51029 ), .F0(\pg.n2983_adj_3090[5] ), 
    .F1(\pg.n2983_adj_3090[6] ), .COUT1(\pg.n21749 ), .COUT0(\pg.n51029 ));
  pg_SLICE_499 \pg.SLICE_499 ( .D1(\pg.n50687 ), .B1(\pg.n2070_adj_2410 ), 
    .D0(\pg.n21522 ), .B0(\pg.n2071_adj_2833 ), .CIN0(\pg.n21522 ), 
    .CIN1(\pg.n50687 ), .F0(\pg.n2119_adj_3102[14] ), 
    .F1(\pg.n2119_adj_3102[15] ), .COUT1(\pg.n21524 ), .COUT0(\pg.n50687 ));
  pg_SLICE_500 \pg.SLICE_500 ( .D1(\pg.n49916 ), .C1(VCC_net), .B1(\pg.n1868 ), 
    .D0(\pg.n21943 ), .C0(VCC_net), .B0(\pg.n1869 ), .CIN0(\pg.n21943 ), 
    .CIN1(\pg.n49916 ), .F0(\pg.n1927[24] ), .F1(\pg.n1927[25] ), 
    .COUT1(\pg.n21945 ), .COUT0(\pg.n49916 ));
  pg_SLICE_501 \pg.SLICE_501 ( .D1(\pg.n51026 ), .B1(\pg.n2945_adj_1805 ), 
    .D0(\pg.n21745 ), .B0(\pg.n2946_adj_1803 ), .CIN0(\pg.n21745 ), 
    .CIN1(\pg.n51026 ), .F0(\pg.n2983_adj_3090[3] ), 
    .F1(\pg.n2983_adj_3090[4] ), .COUT1(\pg.n21747 ), .COUT0(\pg.n51026 ));
  pg_SLICE_502 \pg.SLICE_502 ( .D1(\pg.n50684 ), .B1(\pg.n2072_adj_2829 ), 
    .D0(\pg.n21520 ), .B0(\pg.n2073_adj_2831 ), .CIN0(\pg.n21520 ), 
    .CIN1(\pg.n50684 ), .F0(\pg.n2119_adj_3102[12] ), 
    .F1(\pg.n2119_adj_3102[13] ), .COUT1(\pg.n21522 ), .COUT0(\pg.n50684 ));
  pg_SLICE_503 \pg.SLICE_503 ( .D1(\pg.n51023 ), .C1(VCC_net), 
    .B1(\pg.n152[0] ), .CIN1(\pg.n51023 ), .F1(\pg.n2983_adj_3090[2] ), 
    .COUT1(\pg.n21745 ), .COUT0(\pg.n51023 ));
  pg_SLICE_504 \pg.SLICE_504 ( .D1(\pg.n49625 ), .C1(VCC_net), 
    .B1(\pg.n3022_adj_824 ), .D0(\pg.n23065 ), .C0(VCC_net), 
    .B0(\pg.n3023_adj_864 ), .CIN0(\pg.n23065 ), .CIN1(\pg.n49625 ), 
    .F0(\pg.n3079_adj_3072[22] ), .F1(\pg.n3079_adj_3072[23] ), 
    .COUT1(\pg.n23067 ), .COUT0(\pg.n49625 ));
  pg_SLICE_505 \pg.SLICE_505 ( .D1(\pg.n50681 ), .C1(VCC_net), 
    .B1(\pg.n152[9] ), .CIN1(\pg.n50681 ), .F1(\pg.n2119_adj_3102[11] ), 
    .COUT1(\pg.n21520 ), .COUT0(\pg.n50681 ));
  pg_SLICE_506 \pg.SLICE_506 ( .D1(\pg.n50171 ), .C1(VCC_net), 
    .B1(\pg.n2543_adj_493 ), .D0(\pg.n22101 ), .C0(VCC_net), 
    .B0(\pg.n2544_adj_500 ), .CIN0(\pg.n22101 ), .CIN1(\pg.n50171 ), 
    .F0(\pg.n2599_adj_3065[21] ), .F1(\pg.n2599_adj_3065[22] ), 
    .COUT1(\pg.n22103 ), .COUT0(\pg.n50171 ));
  pg_SLICE_507 \pg.SLICE_507 ( .D1(\pg.n49622 ), .C1(VCC_net), 
    .B1(\pg.n3024_adj_870 ), .D0(\pg.n23063 ), .C0(VCC_net), 
    .B0(\pg.n3025_adj_843 ), .CIN0(\pg.n23063 ), .CIN1(\pg.n49622 ), 
    .F0(\pg.n3079_adj_3072[20] ), .F1(\pg.n3079_adj_3072[21] ), 
    .COUT1(\pg.n23065 ), .COUT0(\pg.n49622 ));
  pg_SLICE_508 \pg.SLICE_508 ( .D1(\pg.n49913 ), .C1(VCC_net), .B1(\pg.n1870 ), 
    .D0(\pg.n21941 ), .B0(\pg.n1871 ), .CIN0(\pg.n21941 ), .CIN1(\pg.n49913 ), 
    .F0(\pg.n1927[22] ), .F1(\pg.n1927[23] ), .COUT1(\pg.n21943 ), 
    .COUT0(\pg.n49913 ));
  pg_SLICE_509 \pg.SLICE_509 ( .D1(\pg.n49619 ), .C1(VCC_net), 
    .B1(\pg.n3026_adj_861 ), .D0(\pg.n23061 ), .C0(VCC_net), 
    .B0(\pg.n3027_adj_796 ), .CIN0(\pg.n23061 ), .CIN1(\pg.n49619 ), 
    .F0(\pg.n3079_adj_3072[18] ), .F1(\pg.n3079_adj_3072[19] ), 
    .COUT1(\pg.n23063 ), .COUT0(\pg.n49619 ));
  pg_SLICE_510 \pg.SLICE_510 ( .D1(\pg.n49616 ), .C1(VCC_net), 
    .B1(\pg.n3028_adj_806 ), .D0(\pg.n23059 ), .C0(VCC_net), 
    .B0(\pg.n3029_adj_852 ), .CIN0(\pg.n23059 ), .CIN1(\pg.n49616 ), 
    .F0(\pg.n3079_adj_3072[16] ), .F1(\pg.n3079_adj_3072[17] ), 
    .COUT1(\pg.n23061 ), .COUT0(\pg.n49616 ));
  pg_SLICE_511 \pg.SLICE_511 ( .D1(\pg.n51068 ), .D0(\pg.n21742 ), 
    .C0(VCC_net), .B0(\pg.n2823_adj_1828 ), .CIN0(\pg.n21742 ), 
    .CIN1(\pg.n51068 ), .F0(\pg.n2887_adj_3091[30] ), .COUT0(\pg.n51068 ));
  pg_SLICE_512 \pg.SLICE_512 ( .D1(\pg.n51065 ), .C1(VCC_net), 
    .B1(\pg.n2824_adj_1838 ), .D0(\pg.n21740 ), .C0(VCC_net), 
    .B0(\pg.n2825_adj_1826 ), .CIN0(\pg.n21740 ), .CIN1(\pg.n51065 ), 
    .F0(\pg.n2887_adj_3091[28] ), .F1(\pg.n2887_adj_3091[29] ), 
    .COUT1(\pg.n21742 ), .COUT0(\pg.n51065 ));
  pg_SLICE_513 \pg.SLICE_513 ( .D1(\pg.n49910 ), .B1(\pg.n1872 ), 
    .D0(\pg.n21939 ), .C0(VCC_net), .B0(\pg.n1873 ), .CIN0(\pg.n21939 ), 
    .CIN1(\pg.n49910 ), .F0(\pg.n1927[20] ), .F1(\pg.n1927[21] ), 
    .COUT1(\pg.n21941 ), .COUT0(\pg.n49910 ));
  pg_SLICE_514 \pg.SLICE_514 ( .D1(\pg.n49613 ), .C1(VCC_net), 
    .B1(\pg.n3030_adj_803 ), .D0(\pg.n23057 ), .C0(VCC_net), 
    .B0(\pg.n3031_adj_840 ), .CIN0(\pg.n23057 ), .CIN1(\pg.n49613 ), 
    .F0(\pg.n3079_adj_3072[14] ), .F1(\pg.n3079_adj_3072[15] ), 
    .COUT1(\pg.n23059 ), .COUT0(\pg.n49613 ));
  pg_SLICE_515 \pg.SLICE_515 ( .D1(\pg.n51062 ), .C1(VCC_net), 
    .B1(\pg.n2826_adj_1830 ), .D0(\pg.n21738 ), .C0(VCC_net), 
    .B0(\pg.n2827_adj_1824 ), .CIN0(\pg.n21738 ), .CIN1(\pg.n51062 ), 
    .F0(\pg.n2887_adj_3091[26] ), .F1(\pg.n2887_adj_3091[27] ), 
    .COUT1(\pg.n21740 ), .COUT0(\pg.n51062 ));
  pg_SLICE_516 \pg.SLICE_516 ( .D1(\pg.n51014 ), .C1(VCC_net), 
    .B1(\pg.n2828_adj_1847 ), .D0(\pg.n21736 ), .C0(VCC_net), 
    .B0(\pg.n2829_adj_1853 ), .CIN0(\pg.n21736 ), .CIN1(\pg.n51014 ), 
    .F0(\pg.n2887_adj_3091[24] ), .F1(\pg.n2887_adj_3091[25] ), 
    .COUT1(\pg.n21738 ), .COUT0(\pg.n51014 ));
  pg_SLICE_517 \pg.SLICE_517 ( .D1(\pg.n50351 ), .B1(\pg.n3036_adj_1730 ), 
    .D0(\pg.n22233 ), .C0(VCC_net), .B0(\pg.n3037_adj_1610 ), 
    .CIN0(\pg.n22233 ), .CIN1(\pg.n50351 ), .F0(\pg.n3079_adj_3068[8] ), 
    .F1(\pg.n3079_adj_3068[9] ), .COUT1(\pg.n22235 ), .COUT0(\pg.n50351 ));
  pg_SLICE_518 \pg.SLICE_518 ( .D1(\pg.n50168 ), .C1(VCC_net), 
    .B1(\pg.n2545_adj_492 ), .D0(\pg.n22099 ), .C0(VCC_net), 
    .B0(\pg.n2546_adj_503 ), .CIN0(\pg.n22099 ), .CIN1(\pg.n50168 ), 
    .F0(\pg.n2599_adj_3065[19] ), .F1(\pg.n2599_adj_3065[20] ), 
    .COUT1(\pg.n22101 ), .COUT0(\pg.n50168 ));
  pg_SLICE_519 \pg.SLICE_519 ( .D1(\pg.n49877 ), .C1(VCC_net), .B1(\pg.n1874 ), 
    .D0(\pg.n21937 ), .C0(VCC_net), .B0(\pg.n1875 ), .CIN0(\pg.n21937 ), 
    .CIN1(\pg.n49877 ), .F0(\pg.n1927[18] ), .F1(\pg.n1927[19] ), 
    .COUT1(\pg.n21939 ), .COUT0(\pg.n49877 ));
  pg_SLICE_520 \pg.SLICE_520 ( .D1(\pg.n51011 ), .C1(VCC_net), 
    .B1(\pg.n2830_adj_1857 ), .D0(\pg.n21734 ), .C0(VCC_net), 
    .B0(\pg.n2831_adj_1900 ), .CIN0(\pg.n21734 ), .CIN1(\pg.n51011 ), 
    .F0(\pg.n2887_adj_3091[22] ), .F1(\pg.n2887_adj_3091[23] ), 
    .COUT1(\pg.n21736 ), .COUT0(\pg.n51011 ));
  pg_SLICE_521 \pg.SLICE_521 ( .D1(\pg.n49610 ), .C1(VCC_net), 
    .B1(\pg.n3032_adj_867 ), .D0(\pg.n23055 ), .C0(VCC_net), 
    .B0(\pg.n3033_adj_858 ), .CIN0(\pg.n23055 ), .CIN1(\pg.n49610 ), 
    .F0(\pg.n3079_adj_3072[12] ), .F1(\pg.n3079_adj_3072[13] ), 
    .COUT1(\pg.n23057 ), .COUT0(\pg.n49610 ));
  pg_SLICE_522 \pg.SLICE_522 ( .D1(\pg.n50708 ), .C1(VCC_net), 
    .B1(\pg.n1959_adj_2415 ), .D0(\pg.n21516 ), .C0(VCC_net), 
    .B0(\pg.n1960_adj_2419 ), .CIN0(\pg.n21516 ), .CIN1(\pg.n50708 ), 
    .F0(\pg.n2023_adj_3103[29] ), .F1(\pg.n2023_adj_3103[30] ), 
    .COUT0(\pg.n50708 ));
  pg_SLICE_523 \pg.SLICE_523 ( .D1(\pg.n49874 ), .B1(\pg.n1876 ), 
    .D0(\pg.n21935 ), .B0(\pg.n1877 ), .CIN0(\pg.n21935 ), .CIN1(\pg.n49874 ), 
    .F0(\pg.n1927[16] ), .F1(\pg.n1927[17] ), .COUT1(\pg.n21937 ), 
    .COUT0(\pg.n49874 ));
  pg_SLICE_524 \pg.SLICE_524 ( .D1(\pg.n51008 ), .C1(VCC_net), 
    .B1(\pg.n2832_adj_1840 ), .D0(\pg.n21732 ), .C0(VCC_net), 
    .B0(\pg.n2833_adj_1820 ), .CIN0(\pg.n21732 ), .CIN1(\pg.n51008 ), 
    .F0(\pg.n2887_adj_3091[20] ), .F1(\pg.n2887_adj_3091[21] ), 
    .COUT1(\pg.n21734 ), .COUT0(\pg.n51008 ));
  pg_SLICE_525 \pg.SLICE_525 ( .D1(\pg.n49607 ), .C1(VCC_net), 
    .B1(\pg.n3034_adj_800 ), .D0(\pg.n23053 ), .B0(\pg.n3035_adj_817 ), 
    .CIN0(\pg.n23053 ), .CIN1(\pg.n49607 ), .F0(\pg.n3079_adj_3072[10] ), 
    .F1(\pg.n3079_adj_3072[11] ), .COUT1(\pg.n23055 ), .COUT0(\pg.n49607 ));
  pg_SLICE_526 \pg.SLICE_526 ( .D1(\pg.n50705 ), .C1(VCC_net), 
    .B1(\pg.n1961_adj_2412 ), .D0(\pg.n21514 ), .C0(VCC_net), 
    .B0(\pg.n1962_adj_2433 ), .CIN0(\pg.n21514 ), .CIN1(\pg.n50705 ), 
    .F0(\pg.n2023_adj_3103[27] ), .F1(\pg.n2023_adj_3103[28] ), 
    .COUT1(\pg.n21516 ), .COUT0(\pg.n50705 ));
  pg_SLICE_527 \pg.SLICE_527 ( .D1(\pg.n49604 ), .C1(VCC_net), 
    .B1(\pg.n3036_adj_1582 ), .D0(\pg.n23051 ), .C0(VCC_net), 
    .B0(\pg.n3037_adj_1077 ), .CIN0(\pg.n23051 ), .CIN1(\pg.n49604 ), 
    .F0(\pg.n3079_adj_3072[8] ), .F1(\pg.n3079_adj_3072[9] ), 
    .COUT1(\pg.n23053 ), .COUT0(\pg.n49604 ));
  pg_SLICE_528 \pg.SLICE_528 ( .D1(\pg.n50123 ), .C1(VCC_net), 
    .B1(\pg.n2547_adj_494 ), .D0(\pg.n22097 ), .C0(VCC_net), 
    .B0(\pg.n2548_adj_506 ), .CIN0(\pg.n22097 ), .CIN1(\pg.n50123 ), 
    .F0(\pg.n2599_adj_3065[17] ), .F1(\pg.n2599_adj_3065[18] ), 
    .COUT1(\pg.n22099 ), .COUT0(\pg.n50123 ));
  pg_SLICE_529 \pg.SLICE_529 ( .D1(\pg.n49601 ), .C1(VCC_net), 
    .B1(\pg.n3038_adj_1081 ), .D0(\pg.n23049 ), .C0(VCC_net), 
    .B0(\pg.n3039_adj_1067 ), .CIN0(\pg.n23049 ), .CIN1(\pg.n49601 ), 
    .F0(\pg.n3079_adj_3072[6] ), .F1(\pg.n3079_adj_3072[7] ), 
    .COUT1(\pg.n23051 ), .COUT0(\pg.n49601 ));
  pg_SLICE_530 \pg.SLICE_530 ( .D1(\pg.n49871 ), .B1(\pg.n1878 ), 
    .D0(\pg.n21933 ), .B0(\pg.n1879 ), .CIN0(\pg.n21933 ), .CIN1(\pg.n49871 ), 
    .F0(\pg.n1927[14] ), .F1(\pg.n1927[15] ), .COUT1(\pg.n21935 ), 
    .COUT0(\pg.n49871 ));
  pg_SLICE_531 \pg.SLICE_531 ( .D1(\pg.n51005 ), .C1(VCC_net), 
    .B1(\pg.n2834_adj_1817 ), .D0(\pg.n21730 ), .C0(VCC_net), 
    .B0(\pg.n2835_adj_1832 ), .CIN0(\pg.n21730 ), .CIN1(\pg.n51005 ), 
    .F0(\pg.n2887_adj_3091[18] ), .F1(\pg.n2887_adj_3091[19] ), 
    .COUT1(\pg.n21732 ), .COUT0(\pg.n51005 ));
  pg_SLICE_532 \pg.SLICE_532 ( .D1(\pg.n49868 ), .C1(VCC_net), .B1(\pg.n113 ), 
    .CIN1(\pg.n49868 ), .F1(\pg.n1927[13] ), .COUT1(\pg.n21933 ), 
    .COUT0(\pg.n49868 ));
  pg_SLICE_533 \pg.SLICE_533 ( .D1(\pg.n51002 ), .C1(VCC_net), 
    .B1(\pg.n2836_adj_1843 ), .D0(\pg.n21728 ), .C0(VCC_net), 
    .B0(\pg.n2837_adj_1822 ), .CIN0(\pg.n21728 ), .CIN1(\pg.n51002 ), 
    .F0(\pg.n2887_adj_3091[16] ), .F1(\pg.n2887_adj_3091[17] ), 
    .COUT1(\pg.n21730 ), .COUT0(\pg.n51002 ));
  pg_SLICE_534 \pg.SLICE_534 ( .D1(\pg.n49598 ), .C1(VCC_net), 
    .B1(\pg.n3040_adj_1069 ), .D0(\pg.n23047 ), .B0(\pg.n3041_adj_1061 ), 
    .CIN0(\pg.n23047 ), .CIN1(\pg.n49598 ), .F0(\pg.n3079_adj_3072[4] ), 
    .F1(\pg.n3079_adj_3072[5] ), .COUT1(\pg.n23049 ), .COUT0(\pg.n49598 ));
  pg_SLICE_535 \pg.SLICE_535 ( .D1(\pg.n48623 ), .C1(VCC_net), 
    .B1(\pg.n2260_adj_1088 ), .D0(\pg.n22447 ), .C0(VCC_net), 
    .B0(\pg.n2261_adj_1160 ), .CIN0(\pg.n22447 ), .CIN1(\pg.n48623 ), 
    .F0(\pg.n2311_adj_3076[16] ), .F1(\pg.n2311_adj_3076[17] ), 
    .COUT1(\pg.n22449 ), .COUT0(\pg.n48623 ));
  pg_SLICE_536 \pg.SLICE_536 ( .D1(\pg.n48491 ), .C1(VCC_net), 
    .B1(\pg.n1674_adj_1502 ), .D0(\pg.n22346 ), .C0(VCC_net), 
    .B0(\pg.n1675_adj_1499 ), .CIN0(\pg.n22346 ), .CIN1(\pg.n48491 ), 
    .F0(\pg.n1735_adj_3088[26] ), .F1(\pg.n1735_adj_3088[27] ), 
    .COUT1(\pg.n22348 ), .COUT0(\pg.n48491 ));
  pg_SLICE_537 \pg.SLICE_537 ( .D1(\pg.n49595 ), .C1(VCC_net), .B1(\pg.n366 ), 
    .CIN1(\pg.n49595 ), .F1(\pg.n3079_adj_3072[3] ), .COUT1(\pg.n23047 ), 
    .COUT0(\pg.n49595 ));
  pg_SLICE_538 \pg.SLICE_538 ( .D1(\pg.n50348 ), .C1(VCC_net), 
    .B1(\pg.n3038_adj_1612 ), .D0(\pg.n22231 ), .C0(VCC_net), 
    .B0(\pg.n3039_adj_1606 ), .CIN0(\pg.n22231 ), .CIN1(\pg.n50348 ), 
    .F0(\pg.n3079_adj_3068[6] ), .F1(\pg.n3079_adj_3068[7] ), 
    .COUT1(\pg.n22233 ), .COUT0(\pg.n50348 ));
  pg_SLICE_539 \pg.SLICE_539 ( .D1(\pg.n49658 ), .C1(\pg.counter[2]_2 ), 
    .B1(VCC_net), .D0(\pg.n21171 ), .C0(\pg.counter[1]_2 ), .B0(VCC_net), 
    .CIN0(\pg.n21171 ), .CIN1(\pg.n49658 ), .F0(\pg.n125 ), .F1(\pg.n124 ), 
    .COUT1(\pg.n21173 ), .COUT0(\pg.n49658 ));
  pg_SLICE_540 \pg.SLICE_540 ( .D1(\pg.n50120 ), .C1(VCC_net), 
    .B1(\pg.n2549_adj_498 ), .D0(\pg.n22095 ), .B0(\pg.n2550_adj_505 ), 
    .CIN0(\pg.n22095 ), .CIN1(\pg.n50120 ), .F0(\pg.n2599_adj_3065[15] ), 
    .F1(\pg.n2599_adj_3065[16] ), .COUT1(\pg.n22097 ), .COUT0(\pg.n50120 ));
  pg_SLICE_541 \pg.SLICE_541 ( .D1(\pg.n49634 ), .C1(VCC_net), 
    .B1(\pg.n2919_adj_1114 ), .D0(\pg.n23043 ), .C0(VCC_net), 
    .B0(\pg.n2920_adj_1083 ), .CIN0(\pg.n23043 ), .CIN1(\pg.n49634 ), 
    .F0(\pg.n2983_adj_3080[29] ), .F1(\pg.n2983_adj_3080[30] ), 
    .COUT0(\pg.n49634 ));
  pg_SLICE_542 \pg.SLICE_542 ( .D1(\pg.n49895 ), .C1(VCC_net), .B1(\pg.n1767 ), 
    .D0(\pg.n21929 ), .C0(VCC_net), .B0(\pg.n1768 ), .CIN0(\pg.n21929 ), 
    .CIN1(\pg.n49895 ), .F0(\pg.n1831[29] ), .F1(\pg.n1831[30] ), 
    .COUT0(\pg.n49895 ));
  pg_SLICE_543 \pg.SLICE_543 ( .D1(\pg.n50999 ), .C1(VCC_net), 
    .B1(\pg.n2838_adj_1851 ), .D0(\pg.n21726 ), .C0(VCC_net), 
    .B0(\pg.n2839_adj_1836 ), .CIN0(\pg.n21726 ), .CIN1(\pg.n50999 ), 
    .F0(\pg.n2887_adj_3091[14] ), .F1(\pg.n2887_adj_3091[15] ), 
    .COUT1(\pg.n21728 ), .COUT0(\pg.n50999 ));
  pg_SLICE_544 \pg.SLICE_544 ( .D1(\pg.n49892 ), .C1(VCC_net), .B1(\pg.n1769 ), 
    .D0(\pg.n21927 ), .C0(VCC_net), .B0(\pg.n1770 ), .CIN0(\pg.n21927 ), 
    .CIN1(\pg.n49892 ), .F0(\pg.n1831[27] ), .F1(\pg.n1831[28] ), 
    .COUT1(\pg.n21929 ), .COUT0(\pg.n49892 ));
  pg_SLICE_545 \pg.SLICE_545 ( .D1(\pg.n49592 ), .C1(VCC_net), 
    .B1(\pg.n2921_adj_1098 ), .D0(\pg.n23041 ), .C0(VCC_net), 
    .B0(\pg.n2922_adj_1094 ), .CIN0(\pg.n23041 ), .CIN1(\pg.n49592 ), 
    .F0(\pg.n2983_adj_3080[27] ), .F1(\pg.n2983_adj_3080[28] ), 
    .COUT1(\pg.n23043 ), .COUT0(\pg.n49592 ));
  pg_SLICE_546 \pg.SLICE_546 ( .D1(\pg.n50996 ), .C1(VCC_net), 
    .B1(\pg.n2840_adj_1855 ), .D0(\pg.n21724 ), .B0(\pg.n2841_adj_1834 ), 
    .CIN0(\pg.n21724 ), .CIN1(\pg.n50996 ), .F0(\pg.n2887_adj_3091[12] ), 
    .F1(\pg.n2887_adj_3091[13] ), .COUT1(\pg.n21726 ), .COUT0(\pg.n50996 ));
  pg_SLICE_547 \pg.SLICE_547 ( .D1(\pg.n50669 ), .C1(VCC_net), 
    .B1(\pg.n1963_adj_2427 ), .D0(\pg.n21512 ), .C0(VCC_net), 
    .B0(\pg.n1964_adj_2425 ), .CIN0(\pg.n21512 ), .CIN1(\pg.n50669 ), 
    .F0(\pg.n2023_adj_3103[25] ), .F1(\pg.n2023_adj_3103[26] ), 
    .COUT1(\pg.n21514 ), .COUT0(\pg.n50669 ));
  pg_SLICE_548 \pg.SLICE_548 ( .D1(\pg.n50993 ), .B1(\pg.n2842_adj_1849 ), 
    .D0(\pg.n21722 ), .C0(VCC_net), .B0(\pg.n2843_adj_1845 ), 
    .CIN0(\pg.n21722 ), .CIN1(\pg.n50993 ), .F0(\pg.n2887_adj_3091[10] ), 
    .F1(\pg.n2887_adj_3091[11] ), .COUT1(\pg.n21724 ), .COUT0(\pg.n50993 ));
  pg_SLICE_549 \pg.SLICE_549 ( .D1(\pg.n50117 ), .B1(\pg.n2551_adj_481 ), 
    .D0(\pg.n22093 ), .C0(VCC_net), .B0(\pg.n2552_adj_483 ), 
    .CIN0(\pg.n22093 ), .CIN1(\pg.n50117 ), .F0(\pg.n2599_adj_3065[13] ), 
    .F1(\pg.n2599_adj_3065[14] ), .COUT1(\pg.n22095 ), .COUT0(\pg.n50117 ));
  pg_SLICE_550 \pg.SLICE_550 ( .D1(\pg.n49580 ), .C1(VCC_net), 
    .B1(\pg.n2923_adj_1106 ), .D0(\pg.n23039 ), .C0(VCC_net), 
    .B0(\pg.n2924_adj_1108 ), .CIN0(\pg.n23039 ), .CIN1(\pg.n49580 ), 
    .F0(\pg.n2983_adj_3080[25] ), .F1(\pg.n2983_adj_3080[26] ), 
    .COUT1(\pg.n23041 ), .COUT0(\pg.n49580 ));
  pg_SLICE_551 \pg.SLICE_551 ( .D1(\pg.n49889 ), .C1(VCC_net), .B1(\pg.n1771 ), 
    .D0(\pg.n21925 ), .C0(VCC_net), .B0(\pg.n1772 ), .CIN0(\pg.n21925 ), 
    .CIN1(\pg.n49889 ), .F0(\pg.n1831[25] ), .F1(\pg.n1831[26] ), 
    .COUT1(\pg.n21927 ), .COUT0(\pg.n49889 ));
  pg_SLICE_552 \pg.SLICE_552 ( .D1(\pg.n49577 ), .C1(VCC_net), 
    .B1(\pg.n2925_adj_1103 ), .D0(\pg.n23037 ), .C0(VCC_net), 
    .B0(\pg.n2926_adj_1130 ), .CIN0(\pg.n23037 ), .CIN1(\pg.n49577 ), 
    .F0(\pg.n2983_adj_3080[23] ), .F1(\pg.n2983_adj_3080[24] ), 
    .COUT1(\pg.n23039 ), .COUT0(\pg.n49577 ));
  pg_SLICE_553 \pg.SLICE_553 ( .D1(\pg.n50990 ), .C1(VCC_net), 
    .B1(\pg.n2844_adj_1859 ), .D0(\pg.n21720 ), .C0(VCC_net), 
    .B0(\pg.n2845_adj_1862 ), .CIN0(\pg.n21720 ), .CIN1(\pg.n50990 ), 
    .F0(\pg.n2887_adj_3091[8] ), .F1(\pg.n2887_adj_3091[9] ), 
    .COUT1(\pg.n21722 ), .COUT0(\pg.n50990 ));
  pg_SLICE_554 \pg.SLICE_554 ( .D1(\pg.n49574 ), .C1(VCC_net), 
    .B1(\pg.n2927_adj_1568 ), .D0(\pg.n23035 ), .C0(VCC_net), 
    .B0(\pg.n2928_adj_1226 ), .CIN0(\pg.n23035 ), .CIN1(\pg.n49574 ), 
    .F0(\pg.n2983_adj_3080[21] ), .F1(\pg.n2983_adj_3080[22] ), 
    .COUT1(\pg.n23037 ), .COUT0(\pg.n49574 ));
  pg_SLICE_555 \pg.SLICE_555 ( .D1(\pg.n49886 ), .C1(VCC_net), .B1(\pg.n1773 ), 
    .D0(\pg.n21923 ), .B0(\pg.n1774 ), .CIN0(\pg.n21923 ), .CIN1(\pg.n49886 ), 
    .F0(\pg.n1831[23] ), .F1(\pg.n1831[24] ), .COUT1(\pg.n21925 ), 
    .COUT0(\pg.n49886 ));
  pg_SLICE_556 \pg.SLICE_556 ( .D1(\pg.n50987 ), .B1(\pg.n2846_adj_1864 ), 
    .D0(\pg.n21718 ), .B0(\pg.n2847_adj_2277 ), .CIN0(\pg.n21718 ), 
    .CIN1(\pg.n50987 ), .F0(\pg.n2887_adj_3091[6] ), 
    .F1(\pg.n2887_adj_3091[7] ), .COUT1(\pg.n21720 ), .COUT0(\pg.n50987 ));
  pg_SLICE_557 \pg.SLICE_557 ( .D1(\pg.n50666 ), .C1(VCC_net), 
    .B1(\pg.n1965_adj_2417 ), .D0(\pg.n21510 ), .C0(VCC_net), 
    .B0(\pg.n1966_adj_2429 ), .CIN0(\pg.n21510 ), .CIN1(\pg.n50666 ), 
    .F0(\pg.n2023_adj_3103[23] ), .F1(\pg.n2023_adj_3103[24] ), 
    .COUT1(\pg.n21512 ), .COUT0(\pg.n50666 ));
  pg_SLICE_558 \pg.SLICE_558 ( .D1(\pg.n50663 ), .C1(VCC_net), 
    .B1(\pg.n1967_adj_2421 ), .D0(\pg.n21508 ), .B0(\pg.n1968_adj_2423 ), 
    .CIN0(\pg.n21508 ), .CIN1(\pg.n50663 ), .F0(\pg.n2023_adj_3103[21] ), 
    .F1(\pg.n2023_adj_3103[22] ), .COUT1(\pg.n21510 ), .COUT0(\pg.n50663 ));
  pg_SLICE_559 \pg.SLICE_559 ( .D1(\pg.n50984 ), .B1(\pg.n2848_adj_2274 ), 
    .D0(\pg.n21716 ), .B0(\pg.n2849_adj_2272 ), .CIN0(\pg.n21716 ), 
    .CIN1(\pg.n50984 ), .F0(\pg.n2887_adj_3091[4] ), 
    .F1(\pg.n2887_adj_3091[5] ), .COUT1(\pg.n21718 ), .COUT0(\pg.n50984 ));
  pg_SLICE_560 \pg.SLICE_560 ( .D1(\pg.n49571 ), .C1(VCC_net), 
    .B1(\pg.n2929_adj_1086 ), .D0(\pg.n23033 ), .C0(VCC_net), 
    .B0(\pg.n2930_adj_1116 ), .CIN0(\pg.n23033 ), .CIN1(\pg.n49571 ), 
    .F0(\pg.n2983_adj_3080[19] ), .F1(\pg.n2983_adj_3080[20] ), 
    .COUT1(\pg.n23035 ), .COUT0(\pg.n49571 ));
  pg_SLICE_561 \pg.SLICE_561 ( .D1(\pg.n50345 ), .B1(\pg.n3040_adj_1608 ), 
    .D0(\pg.n22229 ), .B0(\pg.n3041_adj_1603 ), .CIN0(\pg.n22229 ), 
    .CIN1(\pg.n50345 ), .F0(\pg.n3079_adj_3068[4] ), 
    .F1(\pg.n3079_adj_3068[5] ), .COUT1(\pg.n22231 ), .COUT0(\pg.n50345 ));
  pg_SLICE_562 \pg.SLICE_562 ( .D1(\pg.n50114 ), .C1(VCC_net), 
    .B1(\pg.n2553_adj_478 ), .D0(\pg.n22091 ), .C0(VCC_net), 
    .B0(\pg.n2554_adj_482 ), .CIN0(\pg.n22091 ), .CIN1(\pg.n50114 ), 
    .F0(\pg.n2599_adj_3065[11] ), .F1(\pg.n2599_adj_3065[12] ), 
    .COUT1(\pg.n22093 ), .COUT0(\pg.n50114 ));
  pg_SLICE_563 \pg.SLICE_563 ( .D1(\pg.n49883 ), .B1(\pg.n1775 ), 
    .D0(\pg.n21921 ), .C0(VCC_net), .B0(\pg.n1776 ), .CIN0(\pg.n21921 ), 
    .CIN1(\pg.n49883 ), .F0(\pg.n1831[21] ), .F1(\pg.n1831[22] ), 
    .COUT1(\pg.n21923 ), .COUT0(\pg.n49883 ));
  pg_SLICE_564 \pg.SLICE_564 ( .D1(\pg.n49568 ), .C1(VCC_net), 
    .B1(\pg.n2931_adj_1096 ), .D0(\pg.n23031 ), .C0(VCC_net), 
    .B0(\pg.n2932_adj_1145 ), .CIN0(\pg.n23031 ), .CIN1(\pg.n49568 ), 
    .F0(\pg.n2983_adj_3080[17] ), .F1(\pg.n2983_adj_3080[18] ), 
    .COUT1(\pg.n23033 ), .COUT0(\pg.n49568 ));
  pg_SLICE_565 \pg.SLICE_565 ( .D1(\pg.n50981 ), .C1(VCC_net), 
    .B1(\pg.n152[1] ), .CIN1(\pg.n50981 ), .F1(\pg.n2887_adj_3091[3] ), 
    .COUT1(\pg.n21716 ), .COUT0(\pg.n50981 ));
  pg_SLICE_566 \pg.SLICE_566 ( .D1(\pg.n49565 ), .C1(VCC_net), 
    .B1(\pg.n2933_adj_1112 ), .D0(\pg.n23029 ), .C0(VCC_net), 
    .B0(\pg.n2934_adj_1119 ), .CIN0(\pg.n23029 ), .CIN1(\pg.n49565 ), 
    .F0(\pg.n2983_adj_3080[15] ), .F1(\pg.n2983_adj_3080[16] ), 
    .COUT1(\pg.n23031 ), .COUT0(\pg.n49565 ));
  pg_SLICE_567 \pg.SLICE_567 ( .D1(\pg.n49880 ), .C1(VCC_net), .B1(\pg.n1777 ), 
    .D0(\pg.n21919 ), .C0(VCC_net), .B0(\pg.n1778 ), .CIN0(\pg.n21919 ), 
    .CIN1(\pg.n49880 ), .F0(\pg.n1831[19] ), .F1(\pg.n1831[20] ), 
    .COUT1(\pg.n21921 ), .COUT0(\pg.n49880 ));
  pg_SLICE_568 \pg.SLICE_568 ( .D1(\pg.n51020 ), .C1(VCC_net), 
    .B1(\pg.n2727_adj_1884 ), .D0(\pg.n21712 ), .C0(VCC_net), 
    .B0(\pg.n2728_adj_1888 ), .CIN0(\pg.n21712 ), .CIN1(\pg.n51020 ), 
    .F0(\pg.n2791_adj_3092[29] ), .F1(\pg.n2791_adj_3092[30] ), 
    .COUT0(\pg.n51020 ));
  pg_SLICE_569 \pg.SLICE_569 ( .D1(\pg.n49562 ), .C1(VCC_net), 
    .B1(\pg.n2935_adj_1149 ), .D0(\pg.n23027 ), .C0(VCC_net), 
    .B0(\pg.n2936_adj_1147 ), .CIN0(\pg.n23027 ), .CIN1(\pg.n49562 ), 
    .F0(\pg.n2983_adj_3080[13] ), .F1(\pg.n2983_adj_3080[14] ), 
    .COUT1(\pg.n23029 ), .COUT0(\pg.n49562 ));
  pg_SLICE_570 \pg.SLICE_570 ( .D1(\pg.n50660 ), .B1(\pg.n1969_adj_2435 ), 
    .D0(\pg.n21506 ), .C0(VCC_net), .B0(\pg.n1970_adj_2431 ), 
    .CIN0(\pg.n21506 ), .CIN1(\pg.n50660 ), .F0(\pg.n2023_adj_3103[19] ), 
    .F1(\pg.n2023_adj_3103[20] ), .COUT1(\pg.n21508 ), .COUT0(\pg.n50660 ));
  pg_SLICE_571 \pg.SLICE_571 ( .D1(\pg.n51017 ), .C1(VCC_net), 
    .B1(\pg.n2729_adj_1907 ), .D0(\pg.n21710 ), .C0(VCC_net), 
    .B0(\pg.n2730_adj_1905 ), .CIN0(\pg.n21710 ), .CIN1(\pg.n51017 ), 
    .F0(\pg.n2791_adj_3092[27] ), .F1(\pg.n2791_adj_3092[28] ), 
    .COUT1(\pg.n21712 ), .COUT0(\pg.n51017 ));
  pg_SLICE_572 \pg.SLICE_572 ( .D1(\pg.n50111 ), .B1(\pg.n2555_adj_479 ), 
    .D0(\pg.n22089 ), .B0(\pg.n2556_adj_477 ), .CIN0(\pg.n22089 ), 
    .CIN1(\pg.n50111 ), .F0(\pg.n2599_adj_3065[9] ), 
    .F1(\pg.n2599_adj_3065[10] ), .COUT1(\pg.n22091 ), .COUT0(\pg.n50111 ));
  pg_SLICE_573 \pg.SLICE_573 ( .D1(\pg.n49847 ), .B1(\pg.n1779 ), 
    .D0(\pg.n21917 ), .B0(\pg.n1780 ), .CIN0(\pg.n21917 ), .CIN1(\pg.n49847 ), 
    .F0(\pg.n1831[17] ), .F1(\pg.n1831[18] ), .COUT1(\pg.n21919 ), 
    .COUT0(\pg.n49847 ));
  pg_SLICE_574 \pg.SLICE_574 ( .D1(\pg.n50969 ), .C1(VCC_net), 
    .B1(\pg.n2731_adj_1909 ), .D0(\pg.n21708 ), .C0(VCC_net), 
    .B0(\pg.n2732_adj_1913 ), .CIN0(\pg.n21708 ), .CIN1(\pg.n50969 ), 
    .F0(\pg.n2791_adj_3092[25] ), .F1(\pg.n2791_adj_3092[26] ), 
    .COUT1(\pg.n21710 ), .COUT0(\pg.n50969 ));
  pg_SLICE_575 \pg.SLICE_575 ( .D1(\pg.n49844 ), .B1(\pg.n1781 ), 
    .D0(\pg.n21915 ), .B0(\pg.n1782 ), .CIN0(\pg.n21915 ), .CIN1(\pg.n49844 ), 
    .F0(\pg.n1831[15] ), .F1(\pg.n1831[16] ), .COUT1(\pg.n21917 ), 
    .COUT0(\pg.n49844 ));
  pg_SLICE_576 \pg.SLICE_576 ( .D1(\pg.n50966 ), .C1(VCC_net), 
    .B1(\pg.n2733_adj_1894 ), .D0(\pg.n21706 ), .C0(VCC_net), 
    .B0(\pg.n2734_adj_1911 ), .CIN0(\pg.n21706 ), .CIN1(\pg.n50966 ), 
    .F0(\pg.n2791_adj_3092[23] ), .F1(\pg.n2791_adj_3092[24] ), 
    .COUT1(\pg.n21708 ), .COUT0(\pg.n50966 ));
  pg_SLICE_577 \pg.SLICE_577 ( .D1(\pg.n49559 ), .C1(VCC_net), 
    .B1(\pg.n2937_adj_1110 ), .D0(\pg.n23025 ), .B0(\pg.n2938_adj_1151 ), 
    .CIN0(\pg.n23025 ), .CIN1(\pg.n49559 ), .F0(\pg.n2983_adj_3080[11] ), 
    .F1(\pg.n2983_adj_3080[12] ), .COUT1(\pg.n23027 ), .COUT0(\pg.n49559 ));
  pg_SLICE_578 \pg.SLICE_578 ( .D1(\pg.n50657 ), .C1(VCC_net), 
    .B1(\pg.n1971_adj_2437 ), .D0(\pg.n21504 ), .C0(VCC_net), 
    .B0(\pg.n1972_adj_2439 ), .CIN0(\pg.n21504 ), .CIN1(\pg.n50657 ), 
    .F0(\pg.n2023_adj_3103[17] ), .F1(\pg.n2023_adj_3103[18] ), 
    .COUT1(\pg.n21506 ), .COUT0(\pg.n50657 ));
  pg_SLICE_579 \pg.SLICE_579 ( .D1(\pg.n50654 ), .B1(\pg.n1973_adj_2441 ), 
    .D0(\pg.n21502 ), .B0(\pg.n1974_adj_2820 ), .CIN0(\pg.n21502 ), 
    .CIN1(\pg.n50654 ), .F0(\pg.n2023_adj_3103[15] ), 
    .F1(\pg.n2023_adj_3103[16] ), .COUT1(\pg.n21504 ), .COUT0(\pg.n50654 ));
  pg_SLICE_580 \pg.SLICE_580 ( .D1(\pg.n49556 ), .C1(VCC_net), 
    .B1(\pg.n2939_adj_1121 ), .D0(\pg.n23023 ), .C0(VCC_net), 
    .B0(\pg.n2940_adj_1234 ), .CIN0(\pg.n23023 ), .CIN1(\pg.n49556 ), 
    .F0(\pg.n2983_adj_3080[9] ), .F1(\pg.n2983_adj_3080[10] ), 
    .COUT1(\pg.n23025 ), .COUT0(\pg.n49556 ));
  pg_SLICE_581 \pg.SLICE_581 ( .D1(\pg.n49553 ), .C1(VCC_net), 
    .B1(\pg.n2941_adj_1139 ), .D0(\pg.n23021 ), .C0(VCC_net), 
    .B0(\pg.n2942_adj_1141 ), .CIN0(\pg.n23021 ), .CIN1(\pg.n49553 ), 
    .F0(\pg.n2983_adj_3080[7] ), .F1(\pg.n2983_adj_3080[8] ), 
    .COUT1(\pg.n23023 ), .COUT0(\pg.n49553 ));
  pg_SLICE_582 \pg.SLICE_582 ( .D1(\pg.n50963 ), .C1(VCC_net), 
    .B1(\pg.n2735_adj_1898 ), .D0(\pg.n21704 ), .C0(VCC_net), 
    .B0(\pg.n2736_adj_1866 ), .CIN0(\pg.n21704 ), .CIN1(\pg.n50963 ), 
    .F0(\pg.n2791_adj_3092[21] ), .F1(\pg.n2791_adj_3092[22] ), 
    .COUT1(\pg.n21706 ), .COUT0(\pg.n50963 ));
  pg_SLICE_583 \pg.SLICE_583 ( .D1(\pg.n48464 ), .C1(VCC_net), 
    .B1(\pg.n1676_adj_1498 ), .D0(\pg.n22344 ), .B0(\pg.n1677_adj_1495 ), 
    .CIN0(\pg.n22344 ), .CIN1(\pg.n48464 ), .F0(\pg.n1735_adj_3088[24] ), 
    .F1(\pg.n1735_adj_3088[25] ), .COUT1(\pg.n22346 ), .COUT0(\pg.n48464 ));
  pg_SLICE_584 \pg.SLICE_584 ( .D1(\pg.n50342 ), .B1(\pg.n3042 ), 
    .D0(\pg.n22227 ), .B0(\pg.n3043 ), .CIN0(\pg.n22227 ), .CIN1(\pg.n50342 ), 
    .F0(\pg.n3079_adj_3068[2] ), .F1(\pg.n3079_adj_3068[3] ), 
    .COUT1(\pg.n22229 ), .COUT0(\pg.n50342 ));
  pg_SLICE_585 \pg.SLICE_585 ( .D1(\pg.n50108 ), .B1(\pg.n2557 ), 
    .D0(\pg.n22087 ), .B0(\pg.n2558 ), .CIN0(\pg.n22087 ), .CIN1(\pg.n50108 ), 
    .F0(\pg.n2599_adj_3065[7] ), .F1(\pg.n2599_adj_3065[8] ), 
    .COUT1(\pg.n22089 ), .COUT0(\pg.n50108 ));
  pg_SLICE_586 \pg.SLICE_586 ( .D1(\pg.n49550 ), .C1(VCC_net), 
    .B1(\pg.n2943_adj_1143 ), .D0(\pg.n23019 ), .B0(\pg.n2944_adj_1135 ), 
    .CIN0(\pg.n23019 ), .CIN1(\pg.n49550 ), .F0(\pg.n2983_adj_3080[5] ), 
    .F1(\pg.n2983_adj_3080[6] ), .COUT1(\pg.n23021 ), .COUT0(\pg.n49550 ));
  pg_SLICE_587 \pg.SLICE_587 ( .D1(\pg.n49841 ), .C1(VCC_net), .B1(\pg.n112 ), 
    .CIN1(\pg.n49841 ), .F1(\pg.n1831[14] ), .COUT1(\pg.n21915 ), 
    .COUT0(\pg.n49841 ));
  pg_SLICE_588 \pg.SLICE_588 ( .D1(\pg.n50960 ), .C1(VCC_net), 
    .B1(\pg.n2737_adj_1886 ), .D0(\pg.n21702 ), .C0(VCC_net), 
    .B0(\pg.n2738_adj_1915 ), .CIN0(\pg.n21702 ), .CIN1(\pg.n50960 ), 
    .F0(\pg.n2791_adj_3092[19] ), .F1(\pg.n2791_adj_3092[20] ), 
    .COUT1(\pg.n21704 ), .COUT0(\pg.n50960 ));
  pg_SLICE_589 \pg.SLICE_589 ( .D1(\pg.n49865 ), .D0(\pg.n21912 ), 
    .C0(VCC_net), .B0(\pg.n1671 ), .CIN0(\pg.n21912 ), .CIN1(\pg.n49865 ), 
    .F0(\pg.n1735[30] ), .COUT0(\pg.n49865 ));
  pg_SLICE_590 \pg.SLICE_590 ( .D1(\pg.n50957 ), .C1(VCC_net), 
    .B1(\pg.n2739_adj_1873 ), .D0(\pg.n21700 ), .C0(VCC_net), 
    .B0(\pg.n2740_adj_1869 ), .CIN0(\pg.n21700 ), .CIN1(\pg.n50957 ), 
    .F0(\pg.n2791_adj_3092[17] ), .F1(\pg.n2791_adj_3092[18] ), 
    .COUT1(\pg.n21702 ), .COUT0(\pg.n50957 ));
  pg_SLICE_591 \pg.SLICE_591 ( .D1(\pg.n49547 ), .C1(VCC_net), 
    .B1(\pg.n365_adj_1137 ), .CIN1(\pg.n49547 ), .F1(\pg.n2983_adj_3080[4] ), 
    .COUT1(\pg.n23019 ), .COUT0(\pg.n49547 ));
  pg_SLICE_592 \pg.SLICE_592 ( .D1(\pg.n50651 ), .B1(\pg.n1975_adj_2483 ), 
    .D0(\pg.n21500 ), .B0(\pg.n1976_adj_2479 ), .CIN0(\pg.n21500 ), 
    .CIN1(\pg.n50651 ), .F0(\pg.n2023_adj_3103[13] ), 
    .F1(\pg.n2023_adj_3103[14] ), .COUT1(\pg.n21502 ), .COUT0(\pg.n50651 ));
  pg_SLICE_593 \pg.SLICE_593 ( .D1(\pg.n49589 ), .D0(\pg.n23016 ), 
    .C0(VCC_net), .B0(\pg.n2823_adj_1188 ), .CIN0(\pg.n23016 ), 
    .CIN1(\pg.n49589 ), .F0(\pg.n2887_adj_3081[30] ), .COUT0(\pg.n49589 ));
  pg_SLICE_594 \pg.SLICE_594 ( .D1(\pg.n50954 ), .C1(VCC_net), 
    .B1(\pg.n2741_adj_1890 ), .D0(\pg.n21698 ), .C0(VCC_net), 
    .B0(\pg.n2742_adj_1875 ), .CIN0(\pg.n21698 ), .CIN1(\pg.n50954 ), 
    .F0(\pg.n2791_adj_3092[15] ), .F1(\pg.n2791_adj_3092[16] ), 
    .COUT1(\pg.n21700 ), .COUT0(\pg.n50954 ));
  pg_SLICE_595 \pg.SLICE_595 ( .D1(\pg.n50105 ), .C1(VCC_net), .B1(\pg.n120 ), 
    .CIN1(\pg.n50105 ), .F1(\pg.n2599_adj_3065[6] ), .COUT1(\pg.n22087 ), 
    .COUT0(\pg.n50105 ));
  pg_SLICE_596 \pg.SLICE_596 ( .D1(\pg.n49862 ), .C1(VCC_net), .B1(\pg.n1672 ), 
    .D0(\pg.n21910 ), .C0(VCC_net), .B0(\pg.n1673 ), .CIN0(\pg.n21910 ), 
    .CIN1(\pg.n49862 ), .F0(\pg.n1735[28] ), .F1(\pg.n1735[29] ), 
    .COUT1(\pg.n21912 ), .COUT0(\pg.n49862 ));
  pg_SLICE_597 \pg.SLICE_597 ( .D1(\pg.n50951 ), .C1(VCC_net), 
    .B1(\pg.n2743_adj_1892 ), .D0(\pg.n21696 ), .B0(\pg.n2744_adj_1896 ), 
    .CIN0(\pg.n21696 ), .CIN1(\pg.n50951 ), .F0(\pg.n2791_adj_3092[13] ), 
    .F1(\pg.n2791_adj_3092[14] ), .COUT1(\pg.n21698 ), .COUT0(\pg.n50951 ));
  pg_SLICE_598 \pg.SLICE_598 ( .D1(\pg.n49586 ), .C1(VCC_net), 
    .B1(\pg.n2824_adj_1199 ), .D0(\pg.n23014 ), .C0(VCC_net), 
    .B0(\pg.n2825_adj_1180 ), .CIN0(\pg.n23014 ), .CIN1(\pg.n49586 ), 
    .F0(\pg.n2887_adj_3081[28] ), .F1(\pg.n2887_adj_3081[29] ), 
    .COUT1(\pg.n23016 ), .COUT0(\pg.n49586 ));
  pg_SLICE_599 \pg.SLICE_599 ( .D1(\pg.n49859 ), .C1(VCC_net), .B1(\pg.n1674 ), 
    .D0(\pg.n21908 ), .C0(VCC_net), .B0(\pg.n1675 ), .CIN0(\pg.n21908 ), 
    .CIN1(\pg.n49859 ), .F0(\pg.n1735[26] ), .F1(\pg.n1735[27] ), 
    .COUT1(\pg.n21910 ), .COUT0(\pg.n49859 ));
  pg_SLICE_600 \pg.SLICE_600 ( .D1(\pg.n49583 ), .C1(VCC_net), 
    .B1(\pg.n2826_adj_1191 ), .D0(\pg.n23012 ), .C0(VCC_net), 
    .B0(\pg.n2827_adj_1166 ), .CIN0(\pg.n23012 ), .CIN1(\pg.n49583 ), 
    .F0(\pg.n2887_adj_3081[26] ), .F1(\pg.n2887_adj_3081[27] ), 
    .COUT1(\pg.n23014 ), .COUT0(\pg.n49583 ));
  pg_SLICE_601 \pg.SLICE_601 ( .D1(\pg.n50948 ), .B1(\pg.n2745_adj_1919 ), 
    .D0(\pg.n21694 ), .C0(VCC_net), .B0(\pg.n2746_adj_1917 ), 
    .CIN0(\pg.n21694 ), .CIN1(\pg.n50948 ), .F0(\pg.n2791_adj_3092[11] ), 
    .F1(\pg.n2791_adj_3092[12] ), .COUT1(\pg.n21696 ), .COUT0(\pg.n50948 ));
  pg_SLICE_602 \pg.SLICE_602 ( .D1(\pg.n50648 ), .C1(VCC_net), 
    .B1(\pg.n152[10] ), .CIN1(\pg.n50648 ), .F1(\pg.n2023_adj_3103[12] ), 
    .COUT1(\pg.n21500 ), .COUT0(\pg.n50648 ));
  pg_SLICE_603 \pg.SLICE_603 ( .D1(\pg.n50450 ), .B1(\pg.n152[21] ), 
    .D0(\pg.n21365 ), .B0(\pg.n152[20] ), .CIN0(\pg.n21365 ), 
    .CIN1(\pg.n50450 ), .F0(\pg.n1159_adj_3109[22] ), 
    .F1(\pg.n1159_adj_3109[23] ), .COUT1(\pg.n21367 ), .COUT0(\pg.n50450 ));
  pg_SLICE_604 \pg.SLICE_604 ( .D1(\pg.n49538 ), .C1(VCC_net), 
    .B1(\pg.n2828_adj_1201 ), .D0(\pg.n23010 ), .C0(VCC_net), 
    .B0(\pg.n2829_adj_1217 ), .CIN0(\pg.n23010 ), .CIN1(\pg.n49538 ), 
    .F0(\pg.n2887_adj_3081[24] ), .F1(\pg.n2887_adj_3081[25] ), 
    .COUT1(\pg.n23012 ), .COUT0(\pg.n49538 ));
  pg_SLICE_605 \pg.SLICE_605 ( .D1(\pg.n49535 ), .C1(VCC_net), 
    .B1(\pg.n2830_adj_1222 ), .D0(\pg.n23008 ), .C0(VCC_net), 
    .B0(\pg.n2831_adj_1262 ), .CIN0(\pg.n23008 ), .CIN1(\pg.n49535 ), 
    .F0(\pg.n2887_adj_3081[22] ), .F1(\pg.n2887_adj_3081[23] ), 
    .COUT1(\pg.n23010 ), .COUT0(\pg.n49535 ));
  pg_SLICE_606 \pg.SLICE_606 ( .D1(\pg.n50444 ), .C1(\pg.counter[30]_2 ), 
    .D0(\pg.n21272 ), .C0(\pg.counter[29]_2 ), .CIN0(\pg.n21272 ), 
    .CIN1(\pg.n50444 ), .F0(\pg.n220_adj_2658 ), .F1(\pg.n219_adj_2633 ), 
    .COUT0(\pg.n50444 ));
  pg_SLICE_607 \pg.SLICE_607 ( .D1(\pg.n50441 ), .C1(\pg.counter[28]_2 ), 
    .D0(\pg.n21270 ), .C0(\pg.counter[27]_2 ), .CIN0(\pg.n21270 ), 
    .CIN1(\pg.n50441 ), .F0(\pg.n152[25] ), .F1(\pg.n152[26] ), 
    .COUT1(\pg.n21272 ), .COUT0(\pg.n50441 ));
  pg_SLICE_608 \pg.SLICE_608 ( .D1(\pg.n50447 ), .C1(VCC_net), 
    .B1(\pg.n152[19] ), .CIN1(\pg.n50447 ), .F1(\pg.n1159_adj_3109[21] ), 
    .COUT1(\pg.n21365 ), .COUT0(\pg.n50447 ));
  pg_SLICE_609 \pg.SLICE_609 ( .D1(\pg.n50438 ), .C1(\pg.counter[26]_2 ), 
    .D0(\pg.n21268 ), .C0(\pg.counter[25]_2 ), .CIN0(\pg.n21268 ), 
    .CIN1(\pg.n50438 ), .F0(\pg.n152[23] ), .F1(\pg.n152[24] ), 
    .COUT1(\pg.n21270 ), .COUT0(\pg.n50438 ));
  pg_SLICE_610 \pg.SLICE_610 ( .D1(\pg.n50678 ), .D0(\pg.n21497 ), 
    .C0(VCC_net), .B0(\pg.n1863_adj_2446 ), .CIN0(\pg.n21497 ), 
    .CIN1(\pg.n50678 ), .F0(\pg.n1927_adj_3104[30] ), .COUT0(\pg.n50678 ));
  pg_SLICE_611 \pg.SLICE_611 ( .D1(\pg.n49532 ), .C1(VCC_net), 
    .B1(\pg.n2832_adj_1224 ), .D0(\pg.n23006 ), .C0(VCC_net), 
    .B0(\pg.n2833_adj_1156 ), .CIN0(\pg.n23006 ), .CIN1(\pg.n49532 ), 
    .F0(\pg.n2887_adj_3081[20] ), .F1(\pg.n2887_adj_3081[21] ), 
    .COUT1(\pg.n23008 ), .COUT0(\pg.n49532 ));
  pg_SLICE_612 \pg.SLICE_612 ( .D1(\pg.n50945 ), .C1(VCC_net), 
    .B1(\pg.n2747_adj_1938 ), .D0(\pg.n21692 ), .C0(VCC_net), 
    .B0(\pg.n2748_adj_1936 ), .CIN0(\pg.n21692 ), .CIN1(\pg.n50945 ), 
    .F0(\pg.n2791_adj_3092[9] ), .F1(\pg.n2791_adj_3092[10] ), 
    .COUT1(\pg.n21694 ), .COUT0(\pg.n50945 ));
  pg_SLICE_613 \pg.SLICE_613 ( .D1(\pg.n49661 ), .B1(\pg.n125 ), .C0(VCC_net), 
    .B0(\pg.n126 ), .CIN1(\pg.n49661 ), .F1(\pg.n3079_adj_3068[1] ), 
    .COUT1(\pg.n22227 ), .COUT0(\pg.n49661 ));
  pg_SLICE_614 \pg.SLICE_614 ( .D1(\pg.n50141 ), .D0(\pg.n22084 ), 
    .C0(VCC_net), .B0(\pg.n2439_adj_460 ), .CIN0(\pg.n22084 ), 
    .CIN1(\pg.n50141 ), .F0(\pg.n2503_adj_3064[30] ), .COUT0(\pg.n50141 ));
  pg_SLICE_615 \pg.SLICE_615 ( .D1(\pg.n49529 ), .C1(VCC_net), 
    .B1(\pg.n2834_adj_1153 ), .D0(\pg.n23004 ), .C0(VCC_net), 
    .B0(\pg.n2835_adj_1193 ), .CIN0(\pg.n23004 ), .CIN1(\pg.n49529 ), 
    .F0(\pg.n2887_adj_3081[18] ), .F1(\pg.n2887_adj_3081[19] ), 
    .COUT1(\pg.n23006 ), .COUT0(\pg.n49529 ));
  pg_SLICE_616 \pg.SLICE_616 ( .D1(\pg.n49856 ), .C1(VCC_net), .B1(\pg.n1676 ), 
    .D0(\pg.n21906 ), .B0(\pg.n1677 ), .CIN0(\pg.n21906 ), .CIN1(\pg.n49856 ), 
    .F0(\pg.n1735[24] ), .F1(\pg.n1735[25] ), .COUT1(\pg.n21908 ), 
    .COUT0(\pg.n49856 ));
  pg_SLICE_617 \pg.SLICE_617 ( .D1(\pg.n50942 ), .B1(\pg.n2749_adj_1940 ), 
    .D0(\pg.n21690 ), .B0(\pg.n2750_adj_1934 ), .CIN0(\pg.n21690 ), 
    .CIN1(\pg.n50942 ), .F0(\pg.n2791_adj_3092[7] ), 
    .F1(\pg.n2791_adj_3092[8] ), .COUT1(\pg.n21692 ), .COUT0(\pg.n50942 ));
  pg_SLICE_618 \pg.SLICE_618 ( .D1(\pg.n49853 ), .B1(\pg.n1678 ), 
    .D0(\pg.n21904 ), .C0(VCC_net), .B0(\pg.n1679 ), .CIN0(\pg.n21904 ), 
    .CIN1(\pg.n49853 ), .F0(\pg.n1735[22] ), .F1(\pg.n1735[23] ), 
    .COUT1(\pg.n21906 ), .COUT0(\pg.n49853 ));
  pg_SLICE_619 \pg.SLICE_619 ( .D1(\pg.n49526 ), .C1(VCC_net), 
    .B1(\pg.n2836_adj_1228 ), .D0(\pg.n23002 ), .C0(VCC_net), 
    .B0(\pg.n2837_adj_1163 ), .CIN0(\pg.n23002 ), .CIN1(\pg.n49526 ), 
    .F0(\pg.n2887_adj_3081[16] ), .F1(\pg.n2887_adj_3081[17] ), 
    .COUT1(\pg.n23004 ), .COUT0(\pg.n49526 ));
  pg_SLICE_620 \pg.SLICE_620 ( .D1(\pg.n50939 ), .B1(\pg.n2751_adj_2248 ), 
    .D0(\pg.n21688 ), .B0(\pg.n2752_adj_2250 ), .CIN0(\pg.n21688 ), 
    .CIN1(\pg.n50939 ), .F0(\pg.n2791_adj_3092[5] ), 
    .F1(\pg.n2791_adj_3092[6] ), .COUT1(\pg.n21690 ), .COUT0(\pg.n50939 ));
  pg_SLICE_621 \pg.SLICE_621 ( .D1(\pg.n50675 ), .C1(VCC_net), 
    .B1(\pg.n1864_adj_2470 ), .D0(\pg.n21495 ), .C0(VCC_net), 
    .B0(\pg.n1865_adj_2468 ), .CIN0(\pg.n21495 ), .CIN1(\pg.n50675 ), 
    .F0(\pg.n1927_adj_3104[28] ), .F1(\pg.n1927_adj_3104[29] ), 
    .COUT1(\pg.n21497 ), .COUT0(\pg.n50675 ));
  pg_SLICE_622 \pg.SLICE_622 ( .D1(\pg.n50936 ), .C1(VCC_net), 
    .B1(\pg.n152[2] ), .CIN1(\pg.n50936 ), .F1(\pg.n2791_adj_3092[4] ), 
    .COUT1(\pg.n21688 ), .COUT0(\pg.n50936 ));
  pg_SLICE_623 \pg.SLICE_623 ( .D1(\pg.n49523 ), .C1(VCC_net), 
    .B1(\pg.n2838_adj_1215 ), .D0(\pg.n23000 ), .C0(VCC_net), 
    .B0(\pg.n2839_adj_1197 ), .CIN0(\pg.n23000 ), .CIN1(\pg.n49523 ), 
    .F0(\pg.n2887_adj_3081[14] ), .F1(\pg.n2887_adj_3081[15] ), 
    .COUT1(\pg.n23002 ), .COUT0(\pg.n49523 ));
  pg_SLICE_624 \pg.SLICE_624 ( .D1(\pg.n49520 ), .C1(VCC_net), 
    .B1(\pg.n2840_adj_1219 ), .D0(\pg.n22998 ), .B0(\pg.n2841_adj_1195 ), 
    .CIN0(\pg.n22998 ), .CIN1(\pg.n49520 ), .F0(\pg.n2887_adj_3081[12] ), 
    .F1(\pg.n2887_adj_3081[13] ), .COUT1(\pg.n23000 ), .COUT0(\pg.n49520 ));
  pg_SLICE_625 \pg.SLICE_625 ( .D1(\pg.n50138 ), .C1(VCC_net), 
    .B1(\pg.n2440_adj_458 ), .D0(\pg.n22082 ), .C0(VCC_net), 
    .B0(\pg.n2441_adj_450 ), .CIN0(\pg.n22082 ), .CIN1(\pg.n50138 ), 
    .F0(\pg.n2503_adj_3064[28] ), .F1(\pg.n2503_adj_3064[29] ), 
    .COUT1(\pg.n22084 ), .COUT0(\pg.n50138 ));
  pg_SLICE_626 \pg.SLICE_626 ( .D1(\pg.n49850 ), .C1(VCC_net), .B1(\pg.n1680 ), 
    .D0(\pg.n21902 ), .C0(VCC_net), .B0(\pg.n1681 ), .CIN0(\pg.n21902 ), 
    .CIN1(\pg.n49850 ), .F0(\pg.n1735[20] ), .F1(\pg.n1735[21] ), 
    .COUT1(\pg.n21904 ), .COUT0(\pg.n49850 ));
  pg_SLICE_627 \pg.SLICE_627 ( .D1(\pg.n50978 ), .D0(\pg.n21685 ), 
    .C0(VCC_net), .B0(\pg.n2631_adj_1967 ), .CIN0(\pg.n21685 ), 
    .CIN1(\pg.n50978 ), .F0(\pg.n2695_adj_3093[30] ), .COUT0(\pg.n50978 ));
  pg_SLICE_628 \pg.SLICE_628 ( .D1(\pg.n49820 ), .B1(\pg.n1682 ), 
    .D0(\pg.n21900 ), .B0(\pg.n1683 ), .CIN0(\pg.n21900 ), .CIN1(\pg.n49820 ), 
    .F0(\pg.n1735[18] ), .F1(\pg.n1735[19] ), .COUT1(\pg.n21902 ), 
    .COUT0(\pg.n49820 ));
  pg_SLICE_629 \pg.SLICE_629 ( .D1(\pg.n49517 ), .C1(VCC_net), 
    .B1(\pg.n2842_adj_1211 ), .D0(\pg.n22996 ), .C0(VCC_net), 
    .B0(\pg.n2843_adj_1209 ), .CIN0(\pg.n22996 ), .CIN1(\pg.n49517 ), 
    .F0(\pg.n2887_adj_3081[10] ), .F1(\pg.n2887_adj_3081[11] ), 
    .COUT1(\pg.n22998 ), .COUT0(\pg.n49517 ));
  pg_SLICE_630 \pg.SLICE_630 ( .D1(\pg.n49514 ), .C1(VCC_net), 
    .B1(\pg.n2844_adj_1232 ), .D0(\pg.n22994 ), .C0(VCC_net), 
    .B0(\pg.n2845_adj_1530 ), .CIN0(\pg.n22994 ), .CIN1(\pg.n49514 ), 
    .F0(\pg.n2887_adj_3081[8] ), .F1(\pg.n2887_adj_3081[9] ), 
    .COUT1(\pg.n22996 ), .COUT0(\pg.n49514 ));
  pg_SLICE_631 \pg.SLICE_631 ( .D1(\pg.n50975 ), .C1(VCC_net), 
    .B1(\pg.n2632_adj_1973 ), .D0(\pg.n21683 ), .C0(VCC_net), 
    .B0(\pg.n2633_adj_1945 ), .CIN0(\pg.n21683 ), .CIN1(\pg.n50975 ), 
    .F0(\pg.n2695_adj_3093[28] ), .F1(\pg.n2695_adj_3093[29] ), 
    .COUT1(\pg.n21685 ), .COUT0(\pg.n50975 ));
  pg_SLICE_632 \pg.SLICE_632 ( .D1(\pg.n50672 ), .C1(VCC_net), 
    .B1(\pg.n1866_adj_2474 ), .D0(\pg.n21493 ), .C0(VCC_net), 
    .B0(\pg.n1867_adj_2456 ), .CIN0(\pg.n21493 ), .CIN1(\pg.n50672 ), 
    .F0(\pg.n1927_adj_3104[26] ), .F1(\pg.n1927_adj_3104[27] ), 
    .COUT1(\pg.n21495 ), .COUT0(\pg.n50672 ));
  pg_SLICE_633 \pg.SLICE_633 ( .D1(\pg.n49511 ), .C1(VCC_net), 
    .B1(\pg.n2846_adj_1282 ), .D0(\pg.n22992 ), .B0(\pg.n2847_adj_1213 ), 
    .CIN0(\pg.n22992 ), .CIN1(\pg.n49511 ), .F0(\pg.n2887_adj_3081[6] ), 
    .F1(\pg.n2887_adj_3081[7] ), .COUT1(\pg.n22994 ), .COUT0(\pg.n49511 ));
  pg_SLICE_634 \pg.SLICE_634 ( .D1(\pg.n50435 ), .C1(\pg.counter[24]_2 ), 
    .D0(\pg.n21266 ), .C0(\pg.counter[23]_2 ), .CIN0(\pg.n21266 ), 
    .CIN1(\pg.n50435 ), .F0(\pg.n152[21] ), .F1(\pg.n152[22] ), 
    .COUT1(\pg.n21268 ), .COUT0(\pg.n50435 ));
  pg_SLICE_635 \pg.SLICE_635 ( .D1(\pg.n50639 ), .C1(VCC_net), 
    .B1(\pg.n1868_adj_2476 ), .D0(\pg.n21491 ), .C0(VCC_net), 
    .B0(\pg.n1869_adj_2462 ), .CIN0(\pg.n21491 ), .CIN1(\pg.n50639 ), 
    .F0(\pg.n1927_adj_3104[24] ), .F1(\pg.n1927_adj_3104[25] ), 
    .COUT1(\pg.n21493 ), .COUT0(\pg.n50639 ));
  pg_SLICE_636 \pg.SLICE_636 ( .D1(\pg.n50972 ), .C1(VCC_net), 
    .B1(\pg.n2634_adj_1949 ), .D0(\pg.n21681 ), .C0(VCC_net), 
    .B0(\pg.n2635_adj_1959 ), .CIN0(\pg.n21681 ), .CIN1(\pg.n50972 ), 
    .F0(\pg.n2695_adj_3093[26] ), .F1(\pg.n2695_adj_3093[27] ), 
    .COUT1(\pg.n21683 ), .COUT0(\pg.n50972 ));
  pg_SLICE_637 \pg.SLICE_637 ( .D1(\pg.n49508 ), .C1(VCC_net), 
    .B1(\pg.n364_adj_1230 ), .CIN1(\pg.n49508 ), .F1(\pg.n2887_adj_3081[5] ), 
    .COUT1(\pg.n22992 ), .COUT0(\pg.n49508 ));
  pg_SLICE_638 \pg.SLICE_638 ( .D1(\pg.n48752 ), .C1(VCC_net), .B1(\pg.n362 ), 
    .CIN1(\pg.n48752 ), .F1(\pg.n2695_adj_3071[7] ), .COUT1(\pg.n22533 ), 
    .COUT0(\pg.n48752 ));
  pg_SLICE_639 \pg.SLICE_639 ( .D1(\pg.n48620 ), .C1(VCC_net), 
    .B1(\pg.n2262_adj_1020 ), .D0(\pg.n22445 ), .C0(VCC_net), 
    .B0(\pg.n2263_adj_1158 ), .CIN0(\pg.n22445 ), .CIN1(\pg.n48620 ), 
    .F0(\pg.n2311_adj_3076[14] ), .F1(\pg.n2311_adj_3076[15] ), 
    .COUT1(\pg.n22447 ), .COUT0(\pg.n48620 ));
  pg_SLICE_640 \pg.SLICE_640 ( .D1(\pg.n49544 ), .C1(VCC_net), 
    .B1(\pg.n2727_adj_1241 ), .D0(\pg.n22988 ), .C0(VCC_net), 
    .B0(\pg.n2728_adj_1245 ), .CIN0(\pg.n22988 ), .CIN1(\pg.n49544 ), 
    .F0(\pg.n2791_adj_3082[29] ), .F1(\pg.n2791_adj_3082[30] ), 
    .COUT0(\pg.n49544 ));
  pg_SLICE_641 \pg.SLICE_641 ( .D1(\pg.n48461 ), .C1(VCC_net), 
    .B1(\pg.n1678_adj_1490 ), .D0(\pg.n22342 ), .C0(VCC_net), 
    .B0(\pg.n1679_adj_1487 ), .CIN0(\pg.n22342 ), .CIN1(\pg.n48461 ), 
    .F0(\pg.n1735_adj_3088[22] ), .F1(\pg.n1735_adj_3088[23] ), 
    .COUT1(\pg.n22344 ), .COUT0(\pg.n48461 ));
  pg_SLICE_642 \pg.SLICE_642 ( .D1(\pg.n49541 ), .C1(VCC_net), 
    .B1(\pg.n2729_adj_1267 ), .D0(\pg.n22986 ), .C0(VCC_net), 
    .B0(\pg.n2730_adj_1265 ), .CIN0(\pg.n22986 ), .CIN1(\pg.n49541 ), 
    .F0(\pg.n2791_adj_3082[27] ), .F1(\pg.n2791_adj_3082[28] ), 
    .COUT1(\pg.n22988 ), .COUT0(\pg.n49541 ));
  pg_SLICE_643 \pg.SLICE_643 ( .D1(\pg.n50333 ), .C1(VCC_net), 
    .B1(\pg.n2919_adj_1653 ), .D0(\pg.n22223 ), .C0(VCC_net), 
    .B0(\pg.n2920_adj_1631 ), .CIN0(\pg.n22223 ), .CIN1(\pg.n50333 ), 
    .F0(\pg.n2983[29] ), .F1(\pg.n2983[30] ), .COUT0(\pg.n50333 ));
  pg_SLICE_644 \pg.SLICE_644 ( .D1(\pg.n50135 ), .C1(VCC_net), 
    .B1(\pg.n2442_adj_452 ), .D0(\pg.n22080 ), .C0(VCC_net), 
    .B0(\pg.n2443_adj_459 ), .CIN0(\pg.n22080 ), .CIN1(\pg.n50135 ), 
    .F0(\pg.n2503_adj_3064[26] ), .F1(\pg.n2503_adj_3064[27] ), 
    .COUT1(\pg.n22082 ), .COUT0(\pg.n50135 ));
  pg_SLICE_645 \pg.SLICE_645 ( .D1(\pg.n49817 ), .B1(\pg.n1684 ), 
    .D0(\pg.n21898 ), .B0(\pg.n1685 ), .CIN0(\pg.n21898 ), .CIN1(\pg.n49817 ), 
    .F0(\pg.n1735[16] ), .F1(\pg.n1735[17] ), .COUT1(\pg.n21900 ), 
    .COUT0(\pg.n49817 ));
  pg_SLICE_646 \pg.SLICE_646 ( .D1(\pg.n49496 ), .C1(VCC_net), 
    .B1(\pg.n2731_adj_1269 ), .D0(\pg.n22984 ), .C0(VCC_net), 
    .B0(\pg.n2732_adj_1275 ), .CIN0(\pg.n22984 ), .CIN1(\pg.n49496 ), 
    .F0(\pg.n2791_adj_3082[25] ), .F1(\pg.n2791_adj_3082[26] ), 
    .COUT1(\pg.n22986 ), .COUT0(\pg.n49496 ));
  pg_SLICE_647 \pg.SLICE_647 ( .D1(\pg.n50927 ), .C1(VCC_net), 
    .B1(\pg.n2636_adj_1977 ), .D0(\pg.n21679 ), .C0(VCC_net), 
    .B0(\pg.n2637_adj_1963 ), .CIN0(\pg.n21679 ), .CIN1(\pg.n50927 ), 
    .F0(\pg.n2695_adj_3093[24] ), .F1(\pg.n2695_adj_3093[25] ), 
    .COUT1(\pg.n21681 ), .COUT0(\pg.n50927 ));
  pg_SLICE_648 \pg.SLICE_648 ( .D1(\pg.n49493 ), .C1(VCC_net), 
    .B1(\pg.n2733_adj_1257 ), .D0(\pg.n22982 ), .C0(VCC_net), 
    .B0(\pg.n2734_adj_1271 ), .CIN0(\pg.n22982 ), .CIN1(\pg.n49493 ), 
    .F0(\pg.n2791_adj_3082[23] ), .F1(\pg.n2791_adj_3082[24] ), 
    .COUT1(\pg.n22984 ), .COUT0(\pg.n49493 ));
  pg_SLICE_649 \pg.SLICE_649 ( .D1(\pg.n50636 ), .C1(VCC_net), 
    .B1(\pg.n1870_adj_2458 ), .D0(\pg.n21489 ), .B0(\pg.n1871_adj_2449 ), 
    .CIN0(\pg.n21489 ), .CIN1(\pg.n50636 ), .F0(\pg.n1927_adj_3104[22] ), 
    .F1(\pg.n1927_adj_3104[23] ), .COUT1(\pg.n21491 ), .COUT0(\pg.n50636 ));
  pg_SLICE_650 \pg.SLICE_650 ( .D1(\pg.n49490 ), .C1(VCC_net), 
    .B1(\pg.n2735_adj_1260 ), .D0(\pg.n22980 ), .C0(VCC_net), 
    .B0(\pg.n2736_adj_1235 ), .CIN0(\pg.n22980 ), .CIN1(\pg.n49490 ), 
    .F0(\pg.n2791_adj_3082[21] ), .F1(\pg.n2791_adj_3082[22] ), 
    .COUT1(\pg.n22982 ), .COUT0(\pg.n49490 ));
  pg_SLICE_651 \pg.SLICE_651 ( .D1(\pg.n49487 ), .C1(VCC_net), 
    .B1(\pg.n2737_adj_1243 ), .D0(\pg.n22978 ), .C0(VCC_net), 
    .B0(\pg.n2738_adj_1277 ), .CIN0(\pg.n22978 ), .CIN1(\pg.n49487 ), 
    .F0(\pg.n2791_adj_3082[19] ), .F1(\pg.n2791_adj_3082[20] ), 
    .COUT1(\pg.n22980 ), .COUT0(\pg.n49487 ));
  pg_SLICE_652 \pg.SLICE_652 ( .D1(\pg.n49814 ), .C1(VCC_net), .B1(\pg.n111 ), 
    .CIN1(\pg.n49814 ), .F1(\pg.n1735[15] ), .COUT1(\pg.n21898 ), 
    .COUT0(\pg.n49814 ));
  pg_SLICE_653 \pg.SLICE_653 ( .D1(\pg.n50924 ), .C1(VCC_net), 
    .B1(\pg.n2638_adj_1961 ), .D0(\pg.n21677 ), .C0(VCC_net), 
    .B0(\pg.n2639_adj_1951 ), .CIN0(\pg.n21677 ), .CIN1(\pg.n50924 ), 
    .F0(\pg.n2695_adj_3093[22] ), .F1(\pg.n2695_adj_3093[23] ), 
    .COUT1(\pg.n21679 ), .COUT0(\pg.n50924 ));
  pg_SLICE_654 \pg.SLICE_654 ( .D1(\pg.n49484 ), .C1(VCC_net), 
    .B1(\pg.n2739_adj_1239 ), .D0(\pg.n22976 ), .C0(VCC_net), 
    .B0(\pg.n2740_adj_1238 ), .CIN0(\pg.n22976 ), .CIN1(\pg.n49484 ), 
    .F0(\pg.n2791_adj_3082[17] ), .F1(\pg.n2791_adj_3082[18] ), 
    .COUT1(\pg.n22978 ), .COUT0(\pg.n49484 ));
  pg_SLICE_655 \pg.SLICE_655 ( .D1(\pg.n50633 ), .B1(\pg.n1872_adj_2472 ), 
    .D0(\pg.n21487 ), .C0(VCC_net), .B0(\pg.n1873_adj_2519 ), 
    .CIN0(\pg.n21487 ), .CIN1(\pg.n50633 ), .F0(\pg.n1927_adj_3104[20] ), 
    .F1(\pg.n1927_adj_3104[21] ), .COUT1(\pg.n21489 ), .COUT0(\pg.n50633 ));
  pg_SLICE_656 \pg.SLICE_656 ( .D1(\pg.n50132 ), .C1(VCC_net), 
    .B1(\pg.n2444_adj_457 ), .D0(\pg.n22078 ), .C0(VCC_net), 
    .B0(\pg.n2445_adj_448 ), .CIN0(\pg.n22078 ), .CIN1(\pg.n50132 ), 
    .F0(\pg.n2503_adj_3064[24] ), .F1(\pg.n2503_adj_3064[25] ), 
    .COUT1(\pg.n22080 ), .COUT0(\pg.n50132 ));
  pg_SLICE_657 \pg.SLICE_657 ( .D1(\pg.n49481 ), .C1(VCC_net), 
    .B1(\pg.n2741_adj_1250 ), .D0(\pg.n22974 ), .C0(VCC_net), 
    .B0(\pg.n2742_adj_1240 ), .CIN0(\pg.n22974 ), .CIN1(\pg.n49481 ), 
    .F0(\pg.n2791_adj_3082[15] ), .F1(\pg.n2791_adj_3082[16] ), 
    .COUT1(\pg.n22976 ), .COUT0(\pg.n49481 ));
  pg_SLICE_658 \pg.SLICE_658 ( .D1(\pg.n49838 ), .C1(VCC_net), .B1(\pg.n1575 ), 
    .D0(\pg.n21894 ), .C0(VCC_net), .B0(\pg.n1576 ), .CIN0(\pg.n21894 ), 
    .CIN1(\pg.n49838 ), .F0(\pg.n1639[29] ), .F1(\pg.n1639[30] ), 
    .COUT0(\pg.n49838 ));
  pg_SLICE_659 \pg.SLICE_659 ( .D1(\pg.n50921 ), .C1(VCC_net), 
    .B1(\pg.n2640_adj_1979 ), .D0(\pg.n21675 ), .C0(VCC_net), 
    .B0(\pg.n2641_adj_1965 ), .CIN0(\pg.n21675 ), .CIN1(\pg.n50921 ), 
    .F0(\pg.n2695_adj_3093[20] ), .F1(\pg.n2695_adj_3093[21] ), 
    .COUT1(\pg.n21677 ), .COUT0(\pg.n50921 ));
  pg_SLICE_660 \pg.SLICE_660 ( .D1(\pg.n50630 ), .C1(VCC_net), 
    .B1(\pg.n1874_adj_2808 ), .D0(\pg.n21485 ), .C0(VCC_net), 
    .B0(\pg.n1875_adj_2522 ), .CIN0(\pg.n21485 ), .CIN1(\pg.n50630 ), 
    .F0(\pg.n1927_adj_3104[18] ), .F1(\pg.n1927_adj_3104[19] ), 
    .COUT1(\pg.n21487 ), .COUT0(\pg.n50630 ));
  pg_SLICE_661 \pg.SLICE_661 ( .D1(\pg.n49478 ), .C1(VCC_net), 
    .B1(\pg.n2743_adj_1255 ), .D0(\pg.n22972 ), .B0(\pg.n2744_adj_1259 ), 
    .CIN0(\pg.n22972 ), .CIN1(\pg.n49478 ), .F0(\pg.n2791_adj_3082[13] ), 
    .F1(\pg.n2791_adj_3082[14] ), .COUT1(\pg.n22974 ), .COUT0(\pg.n49478 ));
  pg_SLICE_662 \pg.SLICE_662 ( .D1(\pg.n49835 ), .C1(VCC_net), .B1(\pg.n1577 ), 
    .D0(\pg.n21892 ), .C0(VCC_net), .B0(\pg.n1578 ), .CIN0(\pg.n21892 ), 
    .CIN1(\pg.n49835 ), .F0(\pg.n1639[27] ), .F1(\pg.n1639[28] ), 
    .COUT1(\pg.n21894 ), .COUT0(\pg.n49835 ));
  pg_SLICE_663 \pg.SLICE_663 ( .D1(\pg.n49475 ), .C1(VCC_net), 
    .B1(\pg.n2745_adj_1280 ), .D0(\pg.n22970 ), .C0(VCC_net), 
    .B0(\pg.n2746_adj_1279 ), .CIN0(\pg.n22970 ), .CIN1(\pg.n49475 ), 
    .F0(\pg.n2791_adj_3082[11] ), .F1(\pg.n2791_adj_3082[12] ), 
    .COUT1(\pg.n22972 ), .COUT0(\pg.n49475 ));
  pg_SLICE_664 \pg.SLICE_664 ( .D1(\pg.n50918 ), .C1(VCC_net), 
    .B1(\pg.n2642_adj_1942 ), .D0(\pg.n21673 ), .C0(VCC_net), 
    .B0(\pg.n2643_adj_1955 ), .CIN0(\pg.n21673 ), .CIN1(\pg.n50918 ), 
    .F0(\pg.n2695_adj_3093[18] ), .F1(\pg.n2695_adj_3093[19] ), 
    .COUT1(\pg.n21675 ), .COUT0(\pg.n50918 ));
  pg_SLICE_665 \pg.SLICE_665 ( .D1(\pg.n49472 ), .C1(VCC_net), 
    .B1(\pg.n2747_adj_1514 ), .D0(\pg.n22968 ), .C0(VCC_net), 
    .B0(\pg.n2748_adj_1516 ), .CIN0(\pg.n22968 ), .CIN1(\pg.n49472 ), 
    .F0(\pg.n2791_adj_3082[9] ), .F1(\pg.n2791_adj_3082[10] ), 
    .COUT1(\pg.n22970 ), .COUT0(\pg.n49472 ));
  pg_SLICE_666 \pg.SLICE_666 ( .D1(\pg.n50627 ), .B1(\pg.n1876_adj_2527 ), 
    .D0(\pg.n21483 ), .B0(\pg.n1877_adj_2532 ), .CIN0(\pg.n21483 ), 
    .CIN1(\pg.n50627 ), .F0(\pg.n1927_adj_3104[16] ), 
    .F1(\pg.n1927_adj_3104[17] ), .COUT1(\pg.n21485 ), .COUT0(\pg.n50627 ));
  pg_SLICE_667 \pg.SLICE_667 ( .D1(\pg.n49469 ), .C1(VCC_net), 
    .B1(\pg.n2749_adj_1339 ), .D0(\pg.n22966 ), .B0(\pg.n2750_adj_1281 ), 
    .CIN0(\pg.n22966 ), .CIN1(\pg.n49469 ), .F0(\pg.n2791_adj_3082[7] ), 
    .F1(\pg.n2791_adj_3082[8] ), .COUT1(\pg.n22968 ), .COUT0(\pg.n49469 ));
  pg_SLICE_668 \pg.SLICE_668 ( .D1(\pg.n50330 ), .C1(VCC_net), 
    .B1(\pg.n2921_adj_1640 ), .D0(\pg.n22221 ), .C0(VCC_net), 
    .B0(\pg.n2922_adj_1636 ), .CIN0(\pg.n22221 ), .CIN1(\pg.n50330 ), 
    .F0(\pg.n2983[27] ), .F1(\pg.n2983[28] ), .COUT1(\pg.n22223 ), 
    .COUT0(\pg.n50330 ));
  pg_SLICE_669 \pg.SLICE_669 ( .D1(\pg.n50129 ), .C1(VCC_net), 
    .B1(\pg.n2446_adj_455 ), .D0(\pg.n22076 ), .C0(VCC_net), 
    .B0(\pg.n2447_adj_449 ), .CIN0(\pg.n22076 ), .CIN1(\pg.n50129 ), 
    .F0(\pg.n2503_adj_3064[22] ), .F1(\pg.n2503_adj_3064[23] ), 
    .COUT1(\pg.n22078 ), .COUT0(\pg.n50129 ));
  pg_SLICE_670 \pg.SLICE_670 ( .D1(\pg.n49832 ), .C1(VCC_net), .B1(\pg.n1579 ), 
    .D0(\pg.n21890 ), .B0(\pg.n1580 ), .CIN0(\pg.n21890 ), .CIN1(\pg.n49832 ), 
    .F0(\pg.n1639[25] ), .F1(\pg.n1639[26] ), .COUT1(\pg.n21892 ), 
    .COUT0(\pg.n49832 ));
  pg_SLICE_671 \pg.SLICE_671 ( .D1(\pg.n49466 ), .C1(VCC_net), 
    .B1(\pg.n363_adj_1519 ), .CIN1(\pg.n49466 ), .F1(\pg.n2791_adj_3082[6] ), 
    .COUT1(\pg.n22966 ), .COUT0(\pg.n49466 ));
  pg_SLICE_672 \pg.SLICE_672 ( .D1(\pg.n49829 ), .B1(\pg.n1581 ), 
    .D0(\pg.n21888 ), .C0(VCC_net), .B0(\pg.n1582 ), .CIN0(\pg.n21888 ), 
    .CIN1(\pg.n49829 ), .F0(\pg.n1639[23] ), .F1(\pg.n1639[24] ), 
    .COUT1(\pg.n21890 ), .COUT0(\pg.n49829 ));
  pg_SLICE_673 \pg.SLICE_673 ( .D1(\pg.n50126 ), .C1(VCC_net), 
    .B1(\pg.n2448_adj_447 ), .D0(\pg.n22074 ), .C0(VCC_net), 
    .B0(\pg.n2449_adj_463 ), .CIN0(\pg.n22074 ), .CIN1(\pg.n50126 ), 
    .F0(\pg.n2503_adj_3064[20] ), .F1(\pg.n2503_adj_3064[21] ), 
    .COUT1(\pg.n22076 ), .COUT0(\pg.n50126 ));
  pg_SLICE_674 \pg.SLICE_674 ( .D1(\pg.n49505 ), .D0(\pg.n22963 ), 
    .C0(VCC_net), .B0(\pg.n2631_adj_1316 ), .CIN0(\pg.n22963 ), 
    .CIN1(\pg.n49505 ), .F0(\pg.n2695_adj_3083[30] ), .COUT0(\pg.n49505 ));
  pg_SLICE_675 \pg.SLICE_675 ( .D1(\pg.n49826 ), .C1(VCC_net), .B1(\pg.n1583 ), 
    .D0(\pg.n21886 ), .C0(VCC_net), .B0(\pg.n1584 ), .CIN0(\pg.n21886 ), 
    .CIN1(\pg.n49826 ), .F0(\pg.n1639[21] ), .F1(\pg.n1639[22] ), 
    .COUT1(\pg.n21888 ), .COUT0(\pg.n49826 ));
  pg_SLICE_676 \pg.SLICE_676 ( .D1(\pg.n49823 ), .B1(\pg.n1585_adj_267 ), 
    .D0(\pg.n21884 ), .B0(\pg.n1586_adj_266 ), .CIN0(\pg.n21884 ), 
    .CIN1(\pg.n49823 ), .F0(\pg.n1639[19] ), .F1(\pg.n1639[20] ), 
    .COUT1(\pg.n21886 ), .COUT0(\pg.n49823 ));
  pg_SLICE_677 \pg.SLICE_677 ( .D1(\pg.n49502 ), .C1(VCC_net), 
    .B1(\pg.n2632_adj_1327 ), .D0(\pg.n22961 ), .C0(VCC_net), 
    .B0(\pg.n2633_adj_1286 ), .CIN0(\pg.n22961 ), .CIN1(\pg.n49502 ), 
    .F0(\pg.n2695_adj_3083[28] ), .F1(\pg.n2695_adj_3083[29] ), 
    .COUT1(\pg.n22963 ), .COUT0(\pg.n49502 ));
  pg_SLICE_678 \pg.SLICE_678 ( .D1(\pg.n48458 ), .C1(VCC_net), 
    .B1(\pg.n1680_adj_1555 ), .D0(\pg.n22340 ), .C0(VCC_net), 
    .B0(\pg.n1681_adj_1522 ), .CIN0(\pg.n22340 ), .CIN1(\pg.n48458 ), 
    .F0(\pg.n1735_adj_3088[20] ), .F1(\pg.n1735_adj_3088[21] ), 
    .COUT1(\pg.n22342 ), .COUT0(\pg.n48458 ));
  pg_SLICE_679 \pg.SLICE_679 ( .D1(\pg.n50327 ), .C1(VCC_net), 
    .B1(\pg.n2923_adj_1644 ), .D0(\pg.n22219 ), .C0(VCC_net), 
    .B0(\pg.n2924_adj_1647 ), .CIN0(\pg.n22219 ), .CIN1(\pg.n50327 ), 
    .F0(\pg.n2983[25] ), .F1(\pg.n2983[26] ), .COUT1(\pg.n22221 ), 
    .COUT0(\pg.n50327 ));
  pg_SLICE_680 \pg.SLICE_680 ( .D1(\pg.n50084 ), .C1(VCC_net), 
    .B1(\pg.n2450_adj_465 ), .D0(\pg.n22072 ), .C0(VCC_net), 
    .B0(\pg.n2451_adj_453 ), .CIN0(\pg.n22072 ), .CIN1(\pg.n50084 ), 
    .F0(\pg.n2503_adj_3064[18] ), .F1(\pg.n2503_adj_3064[19] ), 
    .COUT1(\pg.n22074 ), .COUT0(\pg.n50084 ));
  pg_SLICE_681 \pg.SLICE_681 ( .D1(\pg.n49499 ), .C1(VCC_net), 
    .B1(\pg.n2634_adj_1290 ), .D0(\pg.n22959 ), .C0(VCC_net), 
    .B0(\pg.n2635_adj_1304 ), .CIN0(\pg.n22959 ), .CIN1(\pg.n49499 ), 
    .F0(\pg.n2695_adj_3083[26] ), .F1(\pg.n2695_adj_3083[27] ), 
    .COUT1(\pg.n22961 ), .COUT0(\pg.n49499 ));
  pg_SLICE_682 \pg.SLICE_682 ( .D1(\pg.n49793 ), .B1(\pg.n1587 ), 
    .D0(\pg.n21882 ), .B0(\pg.n1588 ), .CIN0(\pg.n21882 ), .CIN1(\pg.n49793 ), 
    .F0(\pg.n1639[17] ), .F1(\pg.n1639[18] ), .COUT1(\pg.n21884 ), 
    .COUT0(\pg.n49793 ));
  pg_SLICE_683 \pg.SLICE_683 ( .D1(\pg.n49457 ), .C1(VCC_net), 
    .B1(\pg.n2636_adj_1324 ), .D0(\pg.n22957 ), .C0(VCC_net), 
    .B0(\pg.n2637_adj_1312 ), .CIN0(\pg.n22957 ), .CIN1(\pg.n49457 ), 
    .F0(\pg.n2695_adj_3083[24] ), .F1(\pg.n2695_adj_3083[25] ), 
    .COUT1(\pg.n22959 ), .COUT0(\pg.n49457 ));
  pg_SLICE_684 \pg.SLICE_684 ( .D1(\pg.n50915 ), .C1(VCC_net), 
    .B1(\pg.n2644_adj_1947 ), .D0(\pg.n21671 ), .C0(VCC_net), 
    .B0(\pg.n2645_adj_1953 ), .CIN0(\pg.n21671 ), .CIN1(\pg.n50915 ), 
    .F0(\pg.n2695_adj_3093[16] ), .F1(\pg.n2695_adj_3093[17] ), 
    .COUT1(\pg.n21673 ), .COUT0(\pg.n50915 ));
  pg_SLICE_685 \pg.SLICE_685 ( .D1(\pg.n50624 ), .B1(\pg.n1878_adj_2805 ), 
    .D0(\pg.n21481 ), .B0(\pg.n1879_adj_2482 ), .CIN0(\pg.n21481 ), 
    .CIN1(\pg.n50624 ), .F0(\pg.n1927_adj_3104[14] ), 
    .F1(\pg.n1927_adj_3104[15] ), .COUT1(\pg.n21483 ), .COUT0(\pg.n50624 ));
  pg_SLICE_686 \pg.SLICE_686 ( .D1(\pg.n49454 ), .C1(VCC_net), 
    .B1(\pg.n2638_adj_1310 ), .D0(\pg.n22955 ), .C0(VCC_net), 
    .B0(\pg.n2639_adj_1292 ), .CIN0(\pg.n22955 ), .CIN1(\pg.n49454 ), 
    .F0(\pg.n2695_adj_3083[22] ), .F1(\pg.n2695_adj_3083[23] ), 
    .COUT1(\pg.n22957 ), .COUT0(\pg.n49454 ));
  pg_SLICE_687 \pg.SLICE_687 ( .D1(\pg.n50912 ), .C1(VCC_net), 
    .B1(\pg.n2646_adj_1957 ), .D0(\pg.n21669 ), .B0(\pg.n2647_adj_1969 ), 
    .CIN0(\pg.n21669 ), .CIN1(\pg.n50912 ), .F0(\pg.n2695_adj_3093[14] ), 
    .F1(\pg.n2695_adj_3093[15] ), .COUT1(\pg.n21671 ), .COUT0(\pg.n50912 ));
  pg_SLICE_688 \pg.SLICE_688 ( .D1(\pg.n50621 ), .C1(VCC_net), 
    .B1(\pg.n152[11] ), .CIN1(\pg.n50621 ), .F1(\pg.n1927_adj_3104[13] ), 
    .COUT1(\pg.n21481 ), .COUT0(\pg.n50621 ));
  pg_SLICE_689 \pg.SLICE_689 ( .D1(\pg.n49790 ), .C1(VCC_net), .B1(\pg.n110 ), 
    .CIN1(\pg.n49790 ), .F1(\pg.n1639[16] ), .COUT1(\pg.n21882 ), 
    .COUT0(\pg.n49790 ));
  pg_SLICE_690 \pg.SLICE_690 ( .D1(\pg.n50909 ), .B1(\pg.n2648_adj_1975 ), 
    .D0(\pg.n21667 ), .C0(VCC_net), .B0(\pg.n2649_adj_1971 ), 
    .CIN0(\pg.n21667 ), .CIN1(\pg.n50909 ), .F0(\pg.n2695_adj_3093[12] ), 
    .F1(\pg.n2695_adj_3093[13] ), .COUT1(\pg.n21669 ), .COUT0(\pg.n50909 ));
  pg_SLICE_691 \pg.SLICE_691 ( .D1(\pg.n50645 ), .C1(VCC_net), 
    .B1(\pg.n1767_adj_2507 ), .D0(\pg.n21477 ), .C0(VCC_net), 
    .B0(\pg.n1768_adj_2503 ), .CIN0(\pg.n21477 ), .CIN1(\pg.n50645 ), 
    .F0(\pg.n1831_adj_3106[29] ), .F1(\pg.n1831_adj_3106[30] ), 
    .COUT0(\pg.n50645 ));
  pg_SLICE_692 \pg.SLICE_692 ( .D1(\pg.n49451 ), .C1(VCC_net), 
    .B1(\pg.n2640_adj_1329 ), .D0(\pg.n22953 ), .C0(VCC_net), 
    .B0(\pg.n2641_adj_1314 ), .CIN0(\pg.n22953 ), .CIN1(\pg.n49451 ), 
    .F0(\pg.n2695_adj_3083[20] ), .F1(\pg.n2695_adj_3083[21] ), 
    .COUT1(\pg.n22955 ), .COUT0(\pg.n49451 ));
  pg_SLICE_693 \pg.SLICE_693 ( .D1(\pg.n50906 ), .C1(VCC_net), 
    .B1(\pg.n2650_adj_1981 ), .D0(\pg.n21665 ), .C0(VCC_net), 
    .B0(\pg.n2651_adj_1983 ), .CIN0(\pg.n21665 ), .CIN1(\pg.n50906 ), 
    .F0(\pg.n2695_adj_3093[10] ), .F1(\pg.n2695_adj_3093[11] ), 
    .COUT1(\pg.n21667 ), .COUT0(\pg.n50906 ));
  pg_SLICE_694 \pg.SLICE_694 ( .D1(\pg.n50642 ), .C1(VCC_net), 
    .B1(\pg.n1769_adj_2484 ), .D0(\pg.n21475 ), .C0(VCC_net), 
    .B0(\pg.n1770_adj_2509 ), .CIN0(\pg.n21475 ), .CIN1(\pg.n50642 ), 
    .F0(\pg.n1831_adj_3106[27] ), .F1(\pg.n1831_adj_3106[28] ), 
    .COUT1(\pg.n21477 ), .COUT0(\pg.n50642 ));
  pg_SLICE_695 \pg.SLICE_695 ( .D1(\pg.n49448 ), .C1(VCC_net), 
    .B1(\pg.n2642_adj_1283 ), .D0(\pg.n22951 ), .C0(VCC_net), 
    .B0(\pg.n2643_adj_1300 ), .CIN0(\pg.n22951 ), .CIN1(\pg.n49448 ), 
    .F0(\pg.n2695_adj_3083[18] ), .F1(\pg.n2695_adj_3083[19] ), 
    .COUT1(\pg.n22953 ), .COUT0(\pg.n49448 ));
  pg_SLICE_696 \pg.SLICE_696 ( .D1(\pg.n49445 ), .C1(VCC_net), 
    .B1(\pg.n2644_adj_1288 ), .D0(\pg.n22949 ), .C0(VCC_net), 
    .B0(\pg.n2645_adj_1294 ), .CIN0(\pg.n22949 ), .CIN1(\pg.n49445 ), 
    .F0(\pg.n2695_adj_3083[16] ), .F1(\pg.n2695_adj_3083[17] ), 
    .COUT1(\pg.n22951 ), .COUT0(\pg.n49445 ));
  pg_SLICE_697 \pg.SLICE_697 ( .D1(\pg.n49442 ), .C1(VCC_net), 
    .B1(\pg.n2646_adj_1302 ), .D0(\pg.n22947 ), .B0(\pg.n2647_adj_1322 ), 
    .CIN0(\pg.n22947 ), .CIN1(\pg.n49442 ), .F0(\pg.n2695_adj_3083[14] ), 
    .F1(\pg.n2695_adj_3083[15] ), .COUT1(\pg.n22949 ), .COUT0(\pg.n49442 ));
  pg_SLICE_698 \pg.SLICE_698 ( .D1(\pg.n49439 ), .C1(VCC_net), 
    .B1(\pg.n2648_adj_1335 ), .D0(\pg.n22945 ), .C0(VCC_net), 
    .B0(\pg.n2649_adj_1331 ), .CIN0(\pg.n22945 ), .CIN1(\pg.n49439 ), 
    .F0(\pg.n2695_adj_3083[12] ), .F1(\pg.n2695_adj_3083[13] ), 
    .COUT1(\pg.n22947 ), .COUT0(\pg.n49439 ));
  pg_SLICE_699 \pg.SLICE_699 ( .D1(\pg.n49436 ), .C1(VCC_net), 
    .B1(\pg.n2650_adj_1342 ), .D0(\pg.n22943 ), .C0(VCC_net), 
    .B0(\pg.n2651_adj_1474 ), .CIN0(\pg.n22943 ), .CIN1(\pg.n49436 ), 
    .F0(\pg.n2695_adj_3083[10] ), .F1(\pg.n2695_adj_3083[11] ), 
    .COUT1(\pg.n22945 ), .COUT0(\pg.n49436 ));
  pg_SLICE_700 \pg.SLICE_700 ( .D1(\pg.n50081 ), .C1(VCC_net), 
    .B1(\pg.n2452_adj_454 ), .D0(\pg.n22070 ), .B0(\pg.n2453_adj_464 ), 
    .CIN0(\pg.n22070 ), .CIN1(\pg.n50081 ), .F0(\pg.n2503_adj_3064[16] ), 
    .F1(\pg.n2503_adj_3064[17] ), .COUT1(\pg.n22072 ), .COUT0(\pg.n50081 ));
  pg_SLICE_701 \pg.SLICE_701 ( .D1(\pg.n49811 ), .D0(\pg.n21879 ), 
    .C0(VCC_net), .B0(\pg.n1479_adj_259 ), .CIN0(\pg.n21879 ), 
    .CIN1(\pg.n49811 ), .F0(\pg.n1543[30] ), .COUT0(\pg.n49811 ));
  pg_SLICE_702 \pg.SLICE_702 ( .D1(\pg.n50903 ), .B1(\pg.n2652_adj_1985 ), 
    .D0(\pg.n21663 ), .B0(\pg.n2653_adj_2236 ), .CIN0(\pg.n21663 ), 
    .CIN1(\pg.n50903 ), .F0(\pg.n2695_adj_3093[8] ), 
    .F1(\pg.n2695_adj_3093[9] ), .COUT1(\pg.n21665 ), .COUT0(\pg.n50903 ));
  pg_SLICE_703 \pg.SLICE_703 ( .D1(\pg.n50609 ), .C1(VCC_net), 
    .B1(\pg.n1771_adj_2487 ), .D0(\pg.n21473 ), .C0(VCC_net), 
    .B0(\pg.n1772_adj_2497 ), .CIN0(\pg.n21473 ), .CIN1(\pg.n50609 ), 
    .F0(\pg.n1831_adj_3106[25] ), .F1(\pg.n1831_adj_3106[26] ), 
    .COUT1(\pg.n21475 ), .COUT0(\pg.n50609 ));
  pg_SLICE_704 \pg.SLICE_704 ( .D1(\pg.n49433 ), .C1(VCC_net), 
    .B1(\pg.n2652_adj_1411 ), .D0(\pg.n22941 ), .B0(\pg.n2653_adj_1337 ), 
    .CIN0(\pg.n22941 ), .CIN1(\pg.n49433 ), .F0(\pg.n2695_adj_3083[8] ), 
    .F1(\pg.n2695_adj_3083[9] ), .COUT1(\pg.n22943 ), .COUT0(\pg.n49433 ));
  pg_SLICE_705 \pg.SLICE_705 ( .D1(\pg.n49430 ), .C1(VCC_net), 
    .B1(\pg.n362_adj_1340 ), .CIN1(\pg.n49430 ), .F1(\pg.n2695_adj_3083[7] ), 
    .COUT1(\pg.n22941 ), .COUT0(\pg.n49430 ));
  pg_SLICE_706 \pg.SLICE_706 ( .D1(\pg.n50606 ), .C1(VCC_net), 
    .B1(\pg.n1773_adj_2515 ), .D0(\pg.n21471 ), .B0(\pg.n1774_adj_2511 ), 
    .CIN0(\pg.n21471 ), .CIN1(\pg.n50606 ), .F0(\pg.n1831_adj_3106[23] ), 
    .F1(\pg.n1831_adj_3106[24] ), .COUT1(\pg.n21473 ), .COUT0(\pg.n50606 ));
  pg_SLICE_707 \pg.SLICE_707 ( .D1(\pg.n49463 ), .C1(VCC_net), 
    .B1(\pg.n2535_adj_1344 ), .D0(\pg.n22937 ), .C0(VCC_net), 
    .B0(\pg.n2536_adj_1349 ), .CIN0(\pg.n22937 ), .CIN1(\pg.n49463 ), 
    .F0(\pg.n2599_adj_3084[29] ), .F1(\pg.n2599_adj_3084[30] ), 
    .COUT0(\pg.n49463 ));
  pg_SLICE_708 \pg.SLICE_708 ( .D1(\pg.n50900 ), .B1(\pg.n2654_adj_2232 ), 
    .D0(\pg.n21661 ), .B0(\pg.n2655_adj_2234 ), .CIN0(\pg.n21661 ), 
    .CIN1(\pg.n50900 ), .F0(\pg.n2695_adj_3093[6] ), 
    .F1(\pg.n2695_adj_3093[7] ), .COUT1(\pg.n21663 ), .COUT0(\pg.n50900 ));
  pg_SLICE_709 \pg.SLICE_709 ( .D1(\pg.n50603 ), .B1(\pg.n1775_adj_2513 ), 
    .D0(\pg.n21469 ), .C0(VCC_net), .B0(\pg.n1776_adj_2523 ), 
    .CIN0(\pg.n21469 ), .CIN1(\pg.n50603 ), .F0(\pg.n1831_adj_3106[21] ), 
    .F1(\pg.n1831_adj_3106[22] ), .COUT1(\pg.n21471 ), .COUT0(\pg.n50603 ));
  pg_SLICE_710 \pg.SLICE_710 ( .D1(\pg.n49460 ), .C1(VCC_net), 
    .B1(\pg.n2537_adj_1361 ), .D0(\pg.n22935 ), .C0(VCC_net), 
    .B0(\pg.n2538_adj_1347 ), .CIN0(\pg.n22935 ), .CIN1(\pg.n49460 ), 
    .F0(\pg.n2599_adj_3084[27] ), .F1(\pg.n2599_adj_3084[28] ), 
    .COUT1(\pg.n22937 ), .COUT0(\pg.n49460 ));
  pg_SLICE_711 \pg.SLICE_711 ( .D1(\pg.n50600 ), .C1(VCC_net), 
    .B1(\pg.n1777_adj_2517 ), .D0(\pg.n21467 ), .C0(VCC_net), 
    .B0(\pg.n1778_adj_2553 ), .CIN0(\pg.n21467 ), .CIN1(\pg.n50600 ), 
    .F0(\pg.n1831_adj_3106[19] ), .F1(\pg.n1831_adj_3106[20] ), 
    .COUT1(\pg.n21469 ), .COUT0(\pg.n50600 ));
  pg_SLICE_712 \pg.SLICE_712 ( .D1(\pg.n49418 ), .C1(VCC_net), 
    .B1(\pg.n2539_adj_1365 ), .D0(\pg.n22933 ), .C0(VCC_net), 
    .B0(\pg.n2540_adj_1367 ), .CIN0(\pg.n22933 ), .CIN1(\pg.n49418 ), 
    .F0(\pg.n2599_adj_3084[25] ), .F1(\pg.n2599_adj_3084[26] ), 
    .COUT1(\pg.n22935 ), .COUT0(\pg.n49418 ));
  pg_SLICE_713 \pg.SLICE_713 ( .D1(\pg.n49415 ), .C1(VCC_net), 
    .B1(\pg.n2541_adj_1380 ), .D0(\pg.n22931 ), .C0(VCC_net), 
    .B0(\pg.n2542_adj_1355 ), .CIN0(\pg.n22931 ), .CIN1(\pg.n49415 ), 
    .F0(\pg.n2599_adj_3084[23] ), .F1(\pg.n2599_adj_3084[24] ), 
    .COUT1(\pg.n22933 ), .COUT0(\pg.n49415 ));
  pg_SLICE_714 \pg.SLICE_714 ( .D1(\pg.n49808 ), .C1(VCC_net), 
    .B1(\pg.n1480_adj_257 ), .D0(\pg.n21877 ), .C0(VCC_net), 
    .B0(\pg.n1481_adj_258 ), .CIN0(\pg.n21877 ), .CIN1(\pg.n49808 ), 
    .F0(\pg.n1543[28] ), .F1(\pg.n1543[29] ), .COUT1(\pg.n21879 ), 
    .COUT0(\pg.n49808 ));
  pg_SLICE_715 \pg.SLICE_715 ( .D1(\pg.n50897 ), .C1(VCC_net), 
    .B1(\pg.n152[3] ), .CIN1(\pg.n50897 ), .F1(\pg.n2695_adj_3093[5] ), 
    .COUT1(\pg.n21661 ), .COUT0(\pg.n50897 ));
  pg_SLICE_716 \pg.SLICE_716 ( .D1(\pg.n49412 ), .C1(VCC_net), 
    .B1(\pg.n2543_adj_1371 ), .D0(\pg.n22929 ), .C0(VCC_net), 
    .B0(\pg.n2544_adj_1369 ), .CIN0(\pg.n22929 ), .CIN1(\pg.n49412 ), 
    .F0(\pg.n2599_adj_3084[21] ), .F1(\pg.n2599_adj_3084[22] ), 
    .COUT1(\pg.n22931 ), .COUT0(\pg.n49412 ));
  pg_SLICE_717 \pg.SLICE_717 ( .D1(\pg.n50597 ), .B1(\pg.n1779_adj_2520 ), 
    .D0(\pg.n21465 ), .B0(\pg.n1780_adj_2525 ), .CIN0(\pg.n21465 ), 
    .CIN1(\pg.n50597 ), .F0(\pg.n1831_adj_3106[17] ), 
    .F1(\pg.n1831_adj_3106[18] ), .COUT1(\pg.n21467 ), .COUT0(\pg.n50597 ));
  pg_SLICE_718 \pg.SLICE_718 ( .D1(\pg.n49409 ), .C1(VCC_net), 
    .B1(\pg.n2545_adj_1384 ), .D0(\pg.n22927 ), .C0(VCC_net), 
    .B0(\pg.n2546_adj_1373 ), .CIN0(\pg.n22927 ), .CIN1(\pg.n49409 ), 
    .F0(\pg.n2599_adj_3084[19] ), .F1(\pg.n2599_adj_3084[20] ), 
    .COUT1(\pg.n22929 ), .COUT0(\pg.n49409 ));
  pg_SLICE_719 \pg.SLICE_719 ( .D1(\pg.n49406 ), .C1(VCC_net), 
    .B1(\pg.n2547_adj_1359 ), .D0(\pg.n22925 ), .C0(VCC_net), 
    .B0(\pg.n2548_adj_1363 ), .CIN0(\pg.n22925 ), .CIN1(\pg.n49406 ), 
    .F0(\pg.n2599_adj_3084[17] ), .F1(\pg.n2599_adj_3084[18] ), 
    .COUT1(\pg.n22927 ), .COUT0(\pg.n49406 ));
  pg_SLICE_720 \pg.SLICE_720 ( .D1(\pg.n49403 ), .C1(VCC_net), 
    .B1(\pg.n2549_adj_1382 ), .D0(\pg.n22923 ), .B0(\pg.n2550_adj_1401 ), 
    .CIN0(\pg.n22923 ), .CIN1(\pg.n49403 ), .F0(\pg.n2599_adj_3084[15] ), 
    .F1(\pg.n2599_adj_3084[16] ), .COUT1(\pg.n22925 ), .COUT0(\pg.n49403 ));
  pg_SLICE_721 \pg.SLICE_721 ( .D1(\pg.n49400 ), .C1(VCC_net), 
    .B1(\pg.n2551_adj_1399 ), .D0(\pg.n22921 ), .C0(VCC_net), 
    .B0(\pg.n2552_adj_1407 ), .CIN0(\pg.n22921 ), .CIN1(\pg.n49400 ), 
    .F0(\pg.n2599_adj_3084[13] ), .F1(\pg.n2599_adj_3084[14] ), 
    .COUT1(\pg.n22923 ), .COUT0(\pg.n49400 ));
  pg_SLICE_722 \pg.SLICE_722 ( .D1(\pg.n50594 ), .B1(\pg.n1781_adj_2530 ), 
    .D0(\pg.n21463 ), .B0(\pg.n1782_adj_2800 ), .CIN0(\pg.n21463 ), 
    .CIN1(\pg.n50594 ), .F0(\pg.n1831_adj_3106[15] ), 
    .F1(\pg.n1831_adj_3106[16] ), .COUT1(\pg.n21465 ), .COUT0(\pg.n50594 ));
  pg_SLICE_723 \pg.SLICE_723 ( .D1(\pg.n49397 ), .C1(VCC_net), 
    .B1(\pg.n2553_adj_1460 ), .D0(\pg.n22919 ), .C0(VCC_net), 
    .B0(\pg.n2554_adj_1461 ), .CIN0(\pg.n22919 ), .CIN1(\pg.n49397 ), 
    .F0(\pg.n2599_adj_3084[11] ), .F1(\pg.n2599_adj_3084[12] ), 
    .COUT1(\pg.n22921 ), .COUT0(\pg.n49397 ));
  pg_SLICE_724 \pg.SLICE_724 ( .D1(\pg.n49394 ), .C1(VCC_net), 
    .B1(\pg.n2555_adj_1439 ), .D0(\pg.n22917 ), .B0(\pg.n2556_adj_1409 ), 
    .CIN0(\pg.n22917 ), .CIN1(\pg.n49394 ), .F0(\pg.n2599_adj_3084[9] ), 
    .F1(\pg.n2599_adj_3084[10] ), .COUT1(\pg.n22919 ), .COUT0(\pg.n49394 ));
  pg_SLICE_725 \pg.SLICE_725 ( .D1(\pg.n50933 ), .C1(VCC_net), 
    .B1(\pg.n2535_adj_1996 ), .D0(\pg.n21657 ), .C0(VCC_net), 
    .B0(\pg.n2536_adj_2000 ), .CIN0(\pg.n21657 ), .CIN1(\pg.n50933 ), 
    .F0(\pg.n2599_adj_3094[29] ), .F1(\pg.n2599_adj_3094[30] ), 
    .COUT0(\pg.n50933 ));
  pg_SLICE_726 \pg.SLICE_726 ( .D1(\pg.n49391 ), .C1(VCC_net), 
    .B1(\pg.n361_adj_1465 ), .CIN1(\pg.n49391 ), .F1(\pg.n2599_adj_3084[8] ), 
    .COUT1(\pg.n22917 ), .COUT0(\pg.n49391 ));
  pg_SLICE_727 \pg.SLICE_727 ( .D1(\pg.n49427 ), .D0(\pg.n22914 ), 
    .C0(VCC_net), .B0(\pg.n2439_adj_1419 ), .CIN0(\pg.n22914 ), 
    .CIN1(\pg.n49427 ), .F0(\pg.n2503[30] ), .COUT0(\pg.n49427 ));
  pg_SLICE_728 \pg.SLICE_728 ( .D1(\pg.n50591 ), .C1(VCC_net), 
    .B1(\pg.n152[12] ), .CIN1(\pg.n50591 ), .F1(\pg.n1831_adj_3106[14] ), 
    .COUT1(\pg.n21463 ), .COUT0(\pg.n50591 ));
  pg_SLICE_729 \pg.SLICE_729 ( .D1(\pg.n49424 ), .C1(VCC_net), 
    .B1(\pg.n2440_adj_1412 ), .D0(\pg.n22912 ), .C0(VCC_net), 
    .B0(\pg.n2441_adj_1417 ), .CIN0(\pg.n22912 ), .CIN1(\pg.n49424 ), 
    .F0(\pg.n2503[28] ), .F1(\pg.n2503[29] ), .COUT1(\pg.n22914 ), 
    .COUT0(\pg.n49424 ));
  pg_SLICE_730 \pg.SLICE_730 ( .D1(\pg.n49421 ), .C1(VCC_net), 
    .B1(\pg.n2442_adj_1421 ), .D0(\pg.n22910 ), .C0(VCC_net), 
    .B0(\pg.n2443_adj_1431 ), .CIN0(\pg.n22910 ), .CIN1(\pg.n49421 ), 
    .F0(\pg.n2503[26] ), .F1(\pg.n2503[27] ), .COUT1(\pg.n22912 ), 
    .COUT0(\pg.n49421 ));
  pg_SLICE_731 \pg.SLICE_731 ( .D1(\pg.n50432 ), .C1(\pg.counter[22]_2 ), 
    .D0(\pg.n21264 ), .C0(\pg.counter[21]_2 ), .CIN0(\pg.n21264 ), 
    .CIN1(\pg.n50432 ), .F0(\pg.n152[19] ), .F1(\pg.n152[20] ), 
    .COUT1(\pg.n21266 ), .COUT0(\pg.n50432 ));
  pg_SLICE_732 \pg.SLICE_732 ( .D1(\pg.n49382 ), .C1(VCC_net), 
    .B1(\pg.n2444_adj_1415 ), .D0(\pg.n22908 ), .C0(VCC_net), 
    .B0(\pg.n2445_adj_1423 ), .CIN0(\pg.n22908 ), .CIN1(\pg.n49382 ), 
    .F0(\pg.n2503[24] ), .F1(\pg.n2503[25] ), .COUT1(\pg.n22910 ), 
    .COUT0(\pg.n49382 ));
  pg_SLICE_733 \pg.SLICE_733 ( .D1(\pg.n49379 ), .C1(VCC_net), 
    .B1(\pg.n2446_adj_1427 ), .D0(\pg.n22906 ), .C0(VCC_net), 
    .B0(\pg.n2447_adj_1429 ), .CIN0(\pg.n22906 ), .CIN1(\pg.n49379 ), 
    .F0(\pg.n2503[22] ), .F1(\pg.n2503[23] ), .COUT1(\pg.n22908 ), 
    .COUT0(\pg.n49379 ));
  pg_SLICE_734 \pg.SLICE_734 ( .D1(\pg.n49376 ), .C1(VCC_net), 
    .B1(\pg.n2448_adj_1425 ), .D0(\pg.n22904 ), .C0(VCC_net), 
    .B0(\pg.n2449_adj_1433 ), .CIN0(\pg.n22904 ), .CIN1(\pg.n49376 ), 
    .F0(\pg.n2503[20] ), .F1(\pg.n2503[21] ), .COUT1(\pg.n22906 ), 
    .COUT0(\pg.n49376 ));
  pg_SLICE_735 \pg.SLICE_735 ( .D1(\pg.n49265 ), .C1(VCC_net), 
    .B1(\pg.n2165_adj_2006 ), .D0(\pg.n22833 ), .C0(VCC_net), 
    .B0(\pg.n2166_adj_2008 ), .CIN0(\pg.n22833 ), .CIN1(\pg.n49265 ), 
    .F0(\pg.n2215_adj_3048[15] ), .F1(\pg.n2215_adj_3048[16] ), 
    .COUT1(\pg.n22835 ), .COUT0(\pg.n49265 ));
  pg_SLICE_736 \pg.SLICE_736 ( .D1(\pg.n49142 ), .C1(VCC_net), 
    .B1(\pg.n1676_adj_2183 ), .D0(\pg.n22752 ), .B0(\pg.n1677_adj_2280 ), 
    .CIN0(\pg.n22752 ), .CIN1(\pg.n49142 ), .F0(\pg.n1735_adj_3096[24] ), 
    .F1(\pg.n1735_adj_3096[25] ), .COUT1(\pg.n22754 ), .COUT0(\pg.n49142 ));
  pg_SLICE_737 \pg.SLICE_737 ( .D1(\pg.n49139 ), .C1(VCC_net), 
    .B1(\pg.n1678_adj_2390 ), .D0(\pg.n22750 ), .C0(VCC_net), 
    .B0(\pg.n1679_adj_2481 ), .CIN0(\pg.n22750 ), .CIN1(\pg.n49139 ), 
    .F0(\pg.n1735_adj_3096[22] ), .F1(\pg.n1735_adj_3096[23] ), 
    .COUT1(\pg.n22752 ), .COUT0(\pg.n49139 ));
  pg_SLICE_738 \pg.SLICE_738 ( .D1(\pg.n50618 ), .D0(\pg.n21460 ), 
    .C0(VCC_net), .B0(\pg.n1671_adj_2558 ), .CIN0(\pg.n21460 ), 
    .CIN1(\pg.n50618 ), .F0(\pg.n1735_adj_3107[30] ), .COUT0(\pg.n50618 ));
  pg_SLICE_739 \pg.SLICE_739 ( .D1(\pg.n49136 ), .C1(VCC_net), 
    .B1(\pg.n1680_adj_2529 ), .D0(\pg.n22748 ), .C0(VCC_net), 
    .B0(\pg.n1681_adj_2696 ), .CIN0(\pg.n22748 ), .CIN1(\pg.n49136 ), 
    .F0(\pg.n1735_adj_3096[20] ), .F1(\pg.n1735_adj_3096[21] ), 
    .COUT1(\pg.n22750 ), .COUT0(\pg.n49136 ));
  pg_SLICE_740 \pg.SLICE_740 ( .D1(\pg.n50324 ), .C1(VCC_net), 
    .B1(\pg.n2925_adj_1642 ), .D0(\pg.n22217 ), .C0(VCC_net), 
    .B0(\pg.n2926_adj_1660 ), .CIN0(\pg.n22217 ), .CIN1(\pg.n50324 ), 
    .F0(\pg.n2983[23] ), .F1(\pg.n2983[24] ), .COUT1(\pg.n22219 ), 
    .COUT0(\pg.n50324 ));
  pg_SLICE_741 \pg.SLICE_741 ( .D1(\pg.n50078 ), .B1(\pg.n2454_adj_443 ), 
    .D0(\pg.n22068 ), .C0(VCC_net), .B0(\pg.n2455_adj_445 ), 
    .CIN0(\pg.n22068 ), .CIN1(\pg.n50078 ), .F0(\pg.n2503_adj_3064[14] ), 
    .F1(\pg.n2503_adj_3064[15] ), .COUT1(\pg.n22070 ), .COUT0(\pg.n50078 ));
  pg_SLICE_742 \pg.SLICE_742 ( .D1(\pg.n49133 ), .C1(VCC_net), 
    .B1(\pg.n1682_adj_2765 ), .D0(\pg.n22746 ), .B0(\pg.n1683_adj_2021 ), 
    .CIN0(\pg.n22746 ), .CIN1(\pg.n49133 ), .F0(\pg.n1735_adj_3096[18] ), 
    .F1(\pg.n1735_adj_3096[19] ), .COUT1(\pg.n22748 ), .COUT0(\pg.n49133 ));
  pg_SLICE_743 \pg.SLICE_743 ( .D1(\pg.n49130 ), .C1(VCC_net), 
    .B1(\pg.n352_adj_2030 ), .CIN1(\pg.n49130 ), .F1(\pg.n1735_adj_3096[17] ), 
    .COUT1(\pg.n22746 ), .COUT0(\pg.n49130 ));
  pg_SLICE_744 \pg.SLICE_744 ( .D1(\pg.n49805 ), .C1(VCC_net), 
    .B1(\pg.n1482_adj_254 ), .D0(\pg.n21875 ), .B0(\pg.n1483_adj_253 ), 
    .CIN0(\pg.n21875 ), .CIN1(\pg.n49805 ), .F0(\pg.n1543[26] ), 
    .F1(\pg.n1543[27] ), .COUT1(\pg.n21877 ), .COUT0(\pg.n49805 ));
  pg_SLICE_745 \pg.SLICE_745 ( .D1(\pg.n49148 ), .C1(VCC_net), 
    .B1(\pg.n1575_adj_2118 ), .D0(\pg.n22742 ), .C0(VCC_net), 
    .B0(\pg.n1576_adj_2105 ), .CIN0(\pg.n22742 ), .CIN1(\pg.n49148 ), 
    .F0(\pg.n1639_adj_3095[29] ), .F1(\pg.n1639_adj_3095[30] ), 
    .COUT0(\pg.n49148 ));
  pg_SLICE_746 \pg.SLICE_746 ( .D1(\pg.n50930 ), .C1(VCC_net), 
    .B1(\pg.n2537_adj_1990 ), .D0(\pg.n21655 ), .C0(VCC_net), 
    .B0(\pg.n2538_adj_1998 ), .CIN0(\pg.n21655 ), .CIN1(\pg.n50930 ), 
    .F0(\pg.n2599_adj_3094[27] ), .F1(\pg.n2599_adj_3094[28] ), 
    .COUT1(\pg.n21657 ), .COUT0(\pg.n50930 ));
  pg_SLICE_747 \pg.SLICE_747 ( .D1(\pg.n49145 ), .C1(VCC_net), 
    .B1(\pg.n1577_adj_2161 ), .D0(\pg.n22740 ), .C0(VCC_net), 
    .B0(\pg.n1578_adj_2153 ), .CIN0(\pg.n22740 ), .CIN1(\pg.n49145 ), 
    .F0(\pg.n1639_adj_3095[27] ), .F1(\pg.n1639_adj_3095[28] ), 
    .COUT1(\pg.n22742 ), .COUT0(\pg.n49145 ));
  pg_SLICE_748 \pg.SLICE_748 ( .D1(\pg.n50615 ), .C1(VCC_net), 
    .B1(\pg.n1672_adj_2545 ), .D0(\pg.n21458 ), .C0(VCC_net), 
    .B0(\pg.n1673_adj_2556 ), .CIN0(\pg.n21458 ), .CIN1(\pg.n50615 ), 
    .F0(\pg.n1735_adj_3107[28] ), .F1(\pg.n1735_adj_3107[29] ), 
    .COUT1(\pg.n21460 ), .COUT0(\pg.n50615 ));
  pg_SLICE_749 \pg.SLICE_749 ( .D1(\pg.n49118 ), .C1(VCC_net), 
    .B1(\pg.n1579_adj_2209 ), .D0(\pg.n22738 ), .B0(\pg.n1580_adj_2181 ), 
    .CIN0(\pg.n22738 ), .CIN1(\pg.n49118 ), .F0(\pg.n1639_adj_3095[25] ), 
    .F1(\pg.n1639_adj_3095[26] ), .COUT1(\pg.n22740 ), .COUT0(\pg.n49118 ));
  pg_SLICE_750 \pg.SLICE_750 ( .D1(\pg.n50885 ), .C1(VCC_net), 
    .B1(\pg.n2539_adj_1994 ), .D0(\pg.n21653 ), .C0(VCC_net), 
    .B0(\pg.n2540_adj_2004 ), .CIN0(\pg.n21653 ), .CIN1(\pg.n50885 ), 
    .F0(\pg.n2599_adj_3094[25] ), .F1(\pg.n2599_adj_3094[26] ), 
    .COUT1(\pg.n21655 ), .COUT0(\pg.n50885 ));
  pg_SLICE_751 \pg.SLICE_751 ( .D1(\pg.n50612 ), .C1(VCC_net), 
    .B1(\pg.n1674_adj_2560 ), .D0(\pg.n21456 ), .C0(VCC_net), 
    .B0(\pg.n1675_adj_2554 ), .CIN0(\pg.n21456 ), .CIN1(\pg.n50612 ), 
    .F0(\pg.n1735_adj_3107[26] ), .F1(\pg.n1735_adj_3107[27] ), 
    .COUT1(\pg.n21458 ), .COUT0(\pg.n50612 ));
  pg_SLICE_752 \pg.SLICE_752 ( .D1(\pg.n48455 ), .C1(VCC_net), 
    .B1(\pg.n1682_adj_1549 ), .D0(\pg.n22338 ), .B0(\pg.n1683_adj_1492 ), 
    .CIN0(\pg.n22338 ), .CIN1(\pg.n48455 ), .F0(\pg.n1735_adj_3088[18] ), 
    .F1(\pg.n1735_adj_3088[19] ), .COUT1(\pg.n22340 ), .COUT0(\pg.n48455 ));
  pg_SLICE_753 \pg.SLICE_753 ( .D1(\pg.n50075 ), .C1(VCC_net), 
    .B1(\pg.n2456_adj_438 ), .D0(\pg.n22066 ), .C0(VCC_net), 
    .B0(\pg.n2457_adj_444 ), .CIN0(\pg.n22066 ), .CIN1(\pg.n50075 ), 
    .F0(\pg.n2503_adj_3064[12] ), .F1(\pg.n2503_adj_3064[13] ), 
    .COUT1(\pg.n22068 ), .COUT0(\pg.n50075 ));
  pg_SLICE_754 \pg.SLICE_754 ( .D1(\pg.n49802 ), .B1(\pg.n1484_adj_255 ), 
    .D0(\pg.n21873 ), .C0(VCC_net), .B0(\pg.n1485 ), .CIN0(\pg.n21873 ), 
    .CIN1(\pg.n49802 ), .F0(\pg.n1543[24] ), .F1(\pg.n1543[25] ), 
    .COUT1(\pg.n21875 ), .COUT0(\pg.n49802 ));
  pg_SLICE_755 \pg.SLICE_755 ( .D1(\pg.n49799 ), .C1(VCC_net), 
    .B1(\pg.n1486_adj_183 ), .D0(\pg.n21871 ), .C0(VCC_net), 
    .B0(\pg.n1487_adj_161 ), .CIN0(\pg.n21871 ), .CIN1(\pg.n49799 ), 
    .F0(\pg.n1543[22] ), .F1(\pg.n1543[23] ), .COUT1(\pg.n21873 ), 
    .COUT0(\pg.n49799 ));
  pg_SLICE_756 \pg.SLICE_756 ( .D1(\pg.n49796 ), .B1(\pg.n1488_adj_177 ), 
    .D0(\pg.n21869 ), .B0(\pg.n1489_adj_248 ), .CIN0(\pg.n21869 ), 
    .CIN1(\pg.n49796 ), .F0(\pg.n1543[20] ), .F1(\pg.n1543[21] ), 
    .COUT1(\pg.n21871 ), .COUT0(\pg.n49796 ));
  pg_SLICE_757 \pg.SLICE_757 ( .D1(\pg.n50882 ), .C1(VCC_net), 
    .B1(\pg.n2541_adj_2034 ), .D0(\pg.n21651 ), .C0(VCC_net), 
    .B0(\pg.n2542_adj_2002 ), .CIN0(\pg.n21651 ), .CIN1(\pg.n50882 ), 
    .F0(\pg.n2599_adj_3094[23] ), .F1(\pg.n2599_adj_3094[24] ), 
    .COUT1(\pg.n21653 ), .COUT0(\pg.n50882 ));
  pg_SLICE_758 \pg.SLICE_758 ( .D1(\pg.n50072 ), .B1(\pg.n2458_adj_436 ), 
    .D0(\pg.n22064 ), .B0(\pg.n2459_adj_440 ), .CIN0(\pg.n22064 ), 
    .CIN1(\pg.n50072 ), .F0(\pg.n2503_adj_3064[10] ), 
    .F1(\pg.n2503_adj_3064[11] ), .COUT1(\pg.n22066 ), .COUT0(\pg.n50072 ));
  pg_SLICE_759 \pg.SLICE_759 ( .D1(\pg.n50582 ), .C1(VCC_net), 
    .B1(\pg.n1676_adj_2539 ), .D0(\pg.n21454 ), .B0(\pg.n1677_adj_2543 ), 
    .CIN0(\pg.n21454 ), .CIN1(\pg.n50582 ), .F0(\pg.n1735_adj_3107[24] ), 
    .F1(\pg.n1735_adj_3107[25] ), .COUT1(\pg.n21456 ), .COUT0(\pg.n50582 ));
  pg_SLICE_760 \pg.SLICE_760 ( .D1(\pg.n48452 ), .C1(VCC_net), .B1(\pg.n352 ), 
    .CIN1(\pg.n48452 ), .F1(\pg.n1735_adj_3088[17] ), .COUT1(\pg.n22338 ), 
    .COUT0(\pg.n48452 ));
  pg_SLICE_761 \pg.SLICE_761 ( .DI1(\pg.counter_30__N_61[30] ), 
    .DI0(\pg.counter_30__N_61[29] ), .D1(\pg.n51212 ), .C1(\pg.counter[30]_2 ), 
    .D0(\pg.n21332 ), .C0(\pg.counter[29]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21332 ), .CIN1(\pg.n51212 ), .Q0(\pg.counter[29]_2 ), 
    .Q1(\pg.counter[30]_2 ), .F0(\pg.counter_30__N_61[29] ), 
    .F1(\pg.counter_30__N_61[30] ), .COUT0(\pg.n51212 ));
  pg_SLICE_762 \pg.SLICE_762 ( .D1(\pg.n48785 ), .C1(VCC_net), 
    .B1(\pg.n2535_adj_812 ), .D0(\pg.n22529 ), .C0(VCC_net), 
    .B0(\pg.n2536_adj_830 ), .CIN0(\pg.n22529 ), .CIN1(\pg.n48785 ), 
    .F0(\pg.n2599[29] ), .F1(\pg.n2599[30] ), .COUT0(\pg.n48785 ));
  pg_SLICE_763 \pg.SLICE_763 ( .DI1(\pg.counter_30__N_61[28] ), 
    .DI0(\pg.counter_30__N_61[27] ), .D1(\pg.n51209 ), .C1(\pg.counter[28]_2 ), 
    .D0(\pg.n21330 ), .C0(\pg.counter[27]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21330 ), .CIN1(\pg.n51209 ), .Q0(\pg.counter[27]_2 ), 
    .Q1(\pg.counter[28]_2 ), .F0(\pg.counter_30__N_61[27] ), 
    .F1(\pg.counter_30__N_61[28] ), .COUT1(\pg.n21332 ), .COUT0(\pg.n51209 ));
  pg_SLICE_764 \pg.SLICE_764 ( .D1(\pg.n48617 ), .C1(VCC_net), 
    .B1(\pg.n2264_adj_1089 ), .D0(\pg.n22443 ), .B0(\pg.n2265_adj_1105 ), 
    .CIN0(\pg.n22443 ), .CIN1(\pg.n48617 ), .F0(\pg.n2311_adj_3076[12] ), 
    .F1(\pg.n2311_adj_3076[13] ), .COUT1(\pg.n22445 ), .COUT0(\pg.n48617 ));
  pg_SLICE_765 \pg.SLICE_765 ( .D1(\pg.n50579 ), .B1(\pg.n1678_adj_2541 ), 
    .D0(\pg.n21452 ), .C0(VCC_net), .B0(\pg.n1679_adj_2536 ), 
    .CIN0(\pg.n21452 ), .CIN1(\pg.n50579 ), .F0(\pg.n1735_adj_3107[22] ), 
    .F1(\pg.n1735_adj_3107[23] ), .COUT1(\pg.n21454 ), .COUT0(\pg.n50579 ));
  pg_SLICE_766 \pg.SLICE_766 ( .D1(\pg.n50069 ), .B1(\pg.n2460 ), 
    .D0(\pg.n22062 ), .B0(\pg.n2461 ), .CIN0(\pg.n22062 ), .CIN1(\pg.n50069 ), 
    .F0(\pg.n2503_adj_3064[8] ), .F1(\pg.n2503_adj_3064[9] ), 
    .COUT1(\pg.n22064 ), .COUT0(\pg.n50069 ));
  pg_SLICE_767 \pg.SLICE_767 ( .DI1(\pg.counter_30__N_61[26] ), 
    .DI0(\pg.counter_30__N_61[25] ), .D1(\pg.n51206 ), .C1(\pg.counter[26]_2 ), 
    .D0(\pg.n21328 ), .C0(\pg.counter[25]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21328 ), .CIN1(\pg.n51206 ), .Q0(\pg.counter[25]_2 ), 
    .Q1(\pg.counter[26]_2 ), .F0(\pg.counter_30__N_61[25] ), 
    .F1(\pg.counter_30__N_61[26] ), .COUT1(\pg.n21330 ), .COUT0(\pg.n51206 ));
  pg_SLICE_768 \pg.SLICE_768 ( .D1(\pg.n48782 ), .C1(VCC_net), 
    .B1(\pg.n2537_adj_816 ), .D0(\pg.n22527 ), .C0(VCC_net), 
    .B0(\pg.n2538_adj_814 ), .CIN0(\pg.n22527 ), .CIN1(\pg.n48782 ), 
    .F0(\pg.n2599[27] ), .F1(\pg.n2599[28] ), .COUT1(\pg.n22529 ), 
    .COUT0(\pg.n48782 ));
  pg_SLICE_769 \pg.SLICE_769 ( .D1(\pg.n50429 ), .C1(\pg.counter[20]_2 ), 
    .D0(\pg.n21262 ), .C0(\pg.counter[19]_2 ), .CIN0(\pg.n21262 ), 
    .CIN1(\pg.n50429 ), .F0(\pg.n152[17] ), .F1(n133), .COUT1(\pg.n21264 ), 
    .COUT0(\pg.n50429 ));
  pg_SLICE_770 \pg.SLICE_770 ( .D1(\pg.n50321 ), .C1(VCC_net), 
    .B1(\pg.n2927_adj_1708 ), .D0(\pg.n22215 ), .C0(VCC_net), 
    .B0(\pg.n2928_adj_1691 ), .CIN0(\pg.n22215 ), .CIN1(\pg.n50321 ), 
    .F0(\pg.n2983[21] ), .F1(\pg.n2983[22] ), .COUT1(\pg.n22217 ), 
    .COUT0(\pg.n50321 ));
  pg_SLICE_771 \pg.SLICE_771 ( .D1(\pg.n49013 ), .C1(\pg.counter[22]_2 ), 
    .D0(\pg.n21223 ), .C0(\pg.counter[21]_2 ), .CIN0(\pg.n21223 ), 
    .CIN1(\pg.n49013 ), .F0(\pg.n348_adj_2492 ), .F1(\pg.n347_adj_2451 ), 
    .COUT1(\pg.n21225 ), .COUT0(\pg.n49013 ));
  pg_SLICE_772 \pg.SLICE_772 ( .D1(\pg.n49010 ), .C1(\pg.counter[20]_2 ), 
    .D0(\pg.n21221 ), .C0(\pg.counter[19]_2 ), .CIN0(\pg.n21221 ), 
    .CIN1(\pg.n49010 ), .F0(\pg.n350_adj_2743 ), .F1(\pg.n349_adj_2688 ), 
    .COUT1(\pg.n21223 ), .COUT0(\pg.n49010 ));
  pg_SLICE_773 \pg.SLICE_773 ( .D1(\pg.n48470 ), .C1(VCC_net), 
    .B1(\pg.n1575_adj_1511 ), .D0(\pg.n22334 ), .C0(VCC_net), 
    .B0(\pg.n1576_adj_1517 ), .CIN0(\pg.n22334 ), .CIN1(\pg.n48470 ), 
    .F0(\pg.n1639_adj_3049[29] ), .F1(\pg.n1639_adj_3049[30] ), 
    .COUT0(\pg.n48470 ));
  pg_SLICE_774 \pg.SLICE_774 ( .D1(\pg.n50426 ), .C1(\pg.counter[18]_2 ), 
    .D0(\pg.n21260 ), .C0(\pg.counter[17]_2 ), .CIN0(\pg.n21260 ), 
    .CIN1(\pg.n50426 ), .F0(\pg.n152[15] ), .F1(\pg.n152[16] ), 
    .COUT1(\pg.n21262 ), .COUT0(\pg.n50426 ));
  pg_SLICE_775 \pg.SLICE_775 ( .DI1(\pg.counter_30__N_61[24] ), 
    .DI0(\pg.counter_30__N_61[23] ), .D1(\pg.n51203 ), .C1(\pg.counter[24]_2 ), 
    .D0(\pg.n21326 ), .C0(\pg.counter[23]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21326 ), .CIN1(\pg.n51203 ), .Q0(\pg.counter[23]_2 ), 
    .Q1(\pg.counter[24]_2 ), .F0(\pg.counter_30__N_61[23] ), 
    .F1(\pg.counter_30__N_61[24] ), .COUT1(\pg.n21328 ), .COUT0(\pg.n51203 ));
  pg_SLICE_776 \pg.SLICE_776 ( .D1(\pg.n50066 ), .C1(VCC_net), .B1(\pg.n119 ), 
    .CIN1(\pg.n50066 ), .F1(\pg.n2503_adj_3064[7] ), .COUT1(\pg.n22062 ), 
    .COUT0(\pg.n50066 ));
  pg_SLICE_777 \pg.SLICE_777 ( .D1(\pg.n49769 ), .B1(\pg.n1490 ), 
    .D0(\pg.n21867 ), .B0(\pg.n1491 ), .CIN0(\pg.n21867 ), .CIN1(\pg.n49769 ), 
    .F0(\pg.n1543[18] ), .F1(\pg.n1543[19] ), .COUT1(\pg.n21869 ), 
    .COUT0(\pg.n49769 ));
  pg_SLICE_778 \pg.SLICE_778 ( .D1(\pg.n50879 ), .C1(VCC_net), 
    .B1(\pg.n2543_adj_2016 ), .D0(\pg.n21649 ), .C0(VCC_net), 
    .B0(\pg.n2544_adj_2014 ), .CIN0(\pg.n21649 ), .CIN1(\pg.n50879 ), 
    .F0(\pg.n2599_adj_3094[21] ), .F1(\pg.n2599_adj_3094[22] ), 
    .COUT1(\pg.n21651 ), .COUT0(\pg.n50879 ));
  pg_SLICE_779 \pg.SLICE_779 ( .D1(\pg.n48614 ), .C1(VCC_net), 
    .B1(\pg.n358_adj_1017 ), .CIN1(\pg.n48614 ), .F1(\pg.n2311_adj_3076[11] ), 
    .COUT1(\pg.n22443 ), .COUT0(\pg.n48614 ));
  pg_SLICE_780 \pg.SLICE_780 ( .D1(\pg.n50876 ), .C1(VCC_net), 
    .B1(\pg.n2545_adj_2040 ), .D0(\pg.n21647 ), .C0(VCC_net), 
    .B0(\pg.n2546_adj_2022 ), .CIN0(\pg.n21647 ), .CIN1(\pg.n50876 ), 
    .F0(\pg.n2599_adj_3094[19] ), .F1(\pg.n2599_adj_3094[20] ), 
    .COUT1(\pg.n21649 ), .COUT0(\pg.n50876 ));
  pg_SLICE_781 \pg.SLICE_781 ( .D1(\pg.n49766 ), .C1(VCC_net), .B1(\pg.n109 ), 
    .CIN1(\pg.n49766 ), .F1(\pg.n1543[17] ), .COUT1(\pg.n21867 ), 
    .COUT0(\pg.n49766 ));
  pg_SLICE_782 \pg.SLICE_782 ( .D1(\pg.n50576 ), .C1(VCC_net), 
    .B1(\pg.n1680_adj_2547 ), .D0(\pg.n21450 ), .C0(VCC_net), 
    .B0(\pg.n1681_adj_2549 ), .CIN0(\pg.n21450 ), .CIN1(\pg.n50576 ), 
    .F0(\pg.n1735_adj_3107[20] ), .F1(\pg.n1735_adj_3107[21] ), 
    .COUT1(\pg.n21452 ), .COUT0(\pg.n50576 ));
  pg_SLICE_783 \pg.SLICE_783 ( .D1(\pg.n50102 ), .C1(VCC_net), 
    .B1(\pg.n2343_adj_428 ), .D0(\pg.n22058 ), .C0(VCC_net), 
    .B0(\pg.n2344_adj_403 ), .CIN0(\pg.n22058 ), .CIN1(\pg.n50102 ), 
    .F0(\pg.n2407_adj_3055[29] ), .F1(\pg.n2407_adj_3055[30] ), 
    .COUT0(\pg.n50102 ));
  pg_SLICE_784 \pg.SLICE_784 ( .D1(\pg.n50573 ), .B1(\pg.n1682_adj_2551 ), 
    .D0(\pg.n21448 ), .B0(\pg.n1683_adj_2780 ), .CIN0(\pg.n21448 ), 
    .CIN1(\pg.n50573 ), .F0(\pg.n1735_adj_3107[18] ), 
    .F1(\pg.n1735_adj_3107[19] ), .COUT1(\pg.n21450 ), .COUT0(\pg.n50573 ));
  pg_SLICE_785 \pg.SLICE_785 ( .D1(\pg.n50318 ), .C1(VCC_net), 
    .B1(\pg.n2929_adj_1634 ), .D0(\pg.n22213 ), .C0(VCC_net), 
    .B0(\pg.n2930_adj_1656 ), .CIN0(\pg.n22213 ), .CIN1(\pg.n50318 ), 
    .F0(\pg.n2983[19] ), .F1(\pg.n2983[20] ), .COUT1(\pg.n22215 ), 
    .COUT0(\pg.n50318 ));
  pg_SLICE_786 \pg.SLICE_786 ( .DI1(\pg.counter_30__N_61[22] ), 
    .DI0(\pg.counter_30__N_61[21] ), .D1(\pg.n51200 ), .C1(\pg.counter[22]_2 ), 
    .D0(\pg.n21324 ), .C0(\pg.counter[21]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21324 ), .CIN1(\pg.n51200 ), .Q0(\pg.counter[21]_2 ), 
    .Q1(\pg.counter[22]_2 ), .F0(\pg.counter_30__N_61[21] ), 
    .F1(\pg.counter_30__N_61[22] ), .COUT1(\pg.n21326 ), .COUT0(\pg.n51200 ));
  pg_SLICE_787 \pg.SLICE_787 ( .D1(\pg.n49787 ), .C1(VCC_net), 
    .B1(\pg.n1383_adj_2982 ), .D0(\pg.n21863 ), .C0(VCC_net), 
    .B0(\pg.n1384_adj_231 ), .CIN0(\pg.n21863 ), .CIN1(\pg.n49787 ), 
    .F0(\pg.n1447[29] ), .F1(\pg.n1447[30] ), .COUT0(\pg.n49787 ));
  pg_SLICE_788 \pg.SLICE_788 ( .D1(\pg.n49784 ), .C1(VCC_net), 
    .B1(\pg.n1385_adj_1616 ), .D0(\pg.n21861 ), .B0(\pg.n1386 ), 
    .CIN0(\pg.n21861 ), .CIN1(\pg.n49784 ), .F0(\pg.n1447[27] ), 
    .F1(\pg.n1447[28] ), .COUT1(\pg.n21863 ), .COUT0(\pg.n49784 ));
  pg_SLICE_789 \pg.SLICE_789 ( .D1(\pg.n50873 ), .C1(VCC_net), 
    .B1(\pg.n2547_adj_1987 ), .D0(\pg.n21645 ), .C0(VCC_net), 
    .B0(\pg.n2548_adj_1992 ), .CIN0(\pg.n21645 ), .CIN1(\pg.n50873 ), 
    .F0(\pg.n2599_adj_3094[17] ), .F1(\pg.n2599_adj_3094[18] ), 
    .COUT1(\pg.n21647 ), .COUT0(\pg.n50873 ));
  pg_SLICE_790 \pg.SLICE_790 ( .D1(\pg.n48641 ), .C1(VCC_net), 
    .B1(\pg.n2151_adj_1071 ), .D0(\pg.n22439 ), .C0(VCC_net), 
    .B0(\pg.n2152_adj_1073 ), .CIN0(\pg.n22439 ), .CIN1(\pg.n48641 ), 
    .F0(\pg.n2215_adj_3051[29] ), .F1(\pg.n2215_adj_3051[30] ), 
    .COUT0(\pg.n48641 ));
  pg_SLICE_791 \pg.SLICE_791 ( .D1(\pg.n50570 ), .B1(\pg.n1684_adj_2762 ), 
    .D0(\pg.n21446 ), .B0(\pg.n1685_adj_2761 ), .CIN0(\pg.n21446 ), 
    .CIN1(\pg.n50570 ), .F0(\pg.n1735_adj_3107[16] ), 
    .F1(\pg.n1735_adj_3107[17] ), .COUT1(\pg.n21448 ), .COUT0(\pg.n50570 ));
  pg_SLICE_792 \pg.SLICE_792 ( .DI1(\pg.counter_30__N_61[20] ), 
    .DI0(\pg.counter_30__N_61[19] ), .D1(\pg.n51197 ), .C1(\pg.counter[20]_2 ), 
    .D0(\pg.n21322 ), .C0(\pg.counter[19]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21322 ), .CIN1(\pg.n51197 ), .Q0(\pg.counter[19]_2 ), 
    .Q1(\pg.counter[20]_2 ), .F0(\pg.counter_30__N_61[19] ), 
    .F1(\pg.counter_30__N_61[20] ), .COUT1(\pg.n21324 ), .COUT0(\pg.n51197 ));
  pg_SLICE_793 \pg.SLICE_793 ( .D1(\pg.n50423 ), .C1(\pg.counter[16]_2 ), 
    .D0(\pg.n21258 ), .C0(\pg.counter[15]_2 ), .CIN0(\pg.n21258 ), 
    .CIN1(\pg.n50423 ), .F0(\pg.n152[13] ), .F1(\pg.n152[14] ), 
    .COUT1(\pg.n21260 ), .COUT0(\pg.n50423 ));
  pg_SLICE_794 \pg.SLICE_794 ( .D1(\pg.n48467 ), .C1(VCC_net), 
    .B1(\pg.n1577_adj_1510 ), .D0(\pg.n22332 ), .C0(VCC_net), 
    .B0(\pg.n1578_adj_1504 ), .CIN0(\pg.n22332 ), .CIN1(\pg.n48467 ), 
    .F0(\pg.n1639_adj_3049[27] ), .F1(\pg.n1639_adj_3049[28] ), 
    .COUT1(\pg.n22334 ), .COUT0(\pg.n48467 ));
  pg_SLICE_795 \pg.SLICE_795 ( .D1(\pg.n49007 ), .C1(\pg.counter[18]_2 ), 
    .D0(\pg.n21219 ), .C0(\pg.counter[17]_2 ), .CIN0(\pg.n21219 ), 
    .CIN1(\pg.n49007 ), .F0(\pg.n352_adj_2030 ), .F1(\pg.n351_adj_2018 ), 
    .COUT1(\pg.n21221 ), .COUT0(\pg.n49007 ));
  pg_SLICE_796 \pg.SLICE_796 ( .D1(\pg.n49004 ), .C1(\pg.counter[16]_2 ), 
    .D0(\pg.n21217 ), .C0(\pg.counter[15]_2 ), .CIN0(\pg.n21217 ), 
    .CIN1(\pg.n49004 ), .F0(\pg.n354_adj_2010 ), .F1(\pg.n353_adj_2038 ), 
    .COUT1(\pg.n21219 ), .COUT0(\pg.n49004 ));
  pg_SLICE_797 \pg.SLICE_797 ( .D1(\pg.n50297 ), .C1(VCC_net), 
    .B1(\pg.n2931_adj_1638 ), .D0(\pg.n22211 ), .C0(VCC_net), 
    .B0(\pg.n2932_adj_1675 ), .CIN0(\pg.n22211 ), .CIN1(\pg.n50297 ), 
    .F0(\pg.n2983[17] ), .F1(\pg.n2983[18] ), .COUT1(\pg.n22213 ), 
    .COUT0(\pg.n50297 ));
  pg_SLICE_798 \pg.SLICE_798 ( .DI1(\pg.counter_30__N_61[18] ), 
    .DI0(\pg.counter_30__N_61[17] ), .D1(\pg.n51194 ), .C1(\pg.counter[18]_2 ), 
    .D0(\pg.n21320 ), .C0(\pg.counter[17]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21320 ), .CIN1(\pg.n51194 ), .Q0(\pg.counter[17]_2 ), 
    .Q1(\pg.counter[18]_2 ), .F0(\pg.counter_30__N_61[17] ), 
    .F1(\pg.counter_30__N_61[18] ), .COUT1(\pg.n21322 ), .COUT0(\pg.n51194 ));
  pg_SLICE_799 \pg.SLICE_799 ( .D1(\pg.n49781 ), .B1(\pg.n1387 ), 
    .D0(\pg.n21859 ), .C0(VCC_net), .B0(\pg.n1388 ), .CIN0(\pg.n21859 ), 
    .CIN1(\pg.n49781 ), .F0(\pg.n1447[25] ), .F1(\pg.n1447[26] ), 
    .COUT1(\pg.n21861 ), .COUT0(\pg.n49781 ));
  pg_SLICE_800 \pg.SLICE_800 ( .D1(\pg.n50567 ), .C1(VCC_net), 
    .B1(\pg.n152[13] ), .CIN1(\pg.n50567 ), .F1(\pg.n1735_adj_3107[15] ), 
    .COUT1(\pg.n21446 ), .COUT0(\pg.n50567 ));
  pg_SLICE_801 \pg.SLICE_801 ( .D1(\pg.n50870 ), .C1(VCC_net), 
    .B1(\pg.n2549_adj_2036 ), .D0(\pg.n21643 ), .B0(\pg.n2550_adj_2044 ), 
    .CIN0(\pg.n21643 ), .CIN1(\pg.n50870 ), .F0(\pg.n2599_adj_3094[15] ), 
    .F1(\pg.n2599_adj_3094[16] ), .COUT1(\pg.n21645 ), .COUT0(\pg.n50870 ));
  pg_SLICE_802 \pg.SLICE_802 ( .D1(\pg.n50099 ), .C1(VCC_net), 
    .B1(\pg.n2345_adj_407 ), .D0(\pg.n22056 ), .C0(VCC_net), 
    .B0(\pg.n2346_adj_406 ), .CIN0(\pg.n22056 ), .CIN1(\pg.n50099 ), 
    .F0(\pg.n2407_adj_3055[27] ), .F1(\pg.n2407_adj_3055[28] ), 
    .COUT1(\pg.n22058 ), .COUT0(\pg.n50099 ));
  pg_SLICE_803 \pg.SLICE_803 ( .D1(\pg.n48638 ), .C1(VCC_net), 
    .B1(\pg.n2153_adj_1075 ), .D0(\pg.n22437 ), .C0(VCC_net), 
    .B0(\pg.n2154_adj_1101 ), .CIN0(\pg.n22437 ), .CIN1(\pg.n48638 ), 
    .F0(\pg.n2215_adj_3051[27] ), .F1(\pg.n2215_adj_3051[28] ), 
    .COUT1(\pg.n22439 ), .COUT0(\pg.n48638 ));
  pg_SLICE_804 \pg.SLICE_804 ( .D1(\pg.n48440 ), .C1(VCC_net), 
    .B1(\pg.n1579_adj_1512 ), .D0(\pg.n22330 ), .B0(\pg.n1580_adj_1521 ), 
    .CIN0(\pg.n22330 ), .CIN1(\pg.n48440 ), .F0(\pg.n1639_adj_3049[25] ), 
    .F1(\pg.n1639_adj_3049[26] ), .COUT1(\pg.n22332 ), .COUT0(\pg.n48440 ));
  pg_SLICE_805 \pg.SLICE_805 ( .D1(\pg.n50294 ), .C1(VCC_net), 
    .B1(\pg.n2933_adj_1651 ), .D0(\pg.n22209 ), .C0(VCC_net), 
    .B0(\pg.n2934_adj_1658 ), .CIN0(\pg.n22209 ), .CIN1(\pg.n50294 ), 
    .F0(\pg.n2983[15] ), .F1(\pg.n2983[16] ), .COUT1(\pg.n22211 ), 
    .COUT0(\pg.n50294 ));
  pg_SLICE_806 \pg.SLICE_806 ( .D1(\pg.n50096 ), .C1(VCC_net), 
    .B1(\pg.n2347_adj_416 ), .D0(\pg.n22054 ), .C0(VCC_net), 
    .B0(\pg.n2348_adj_426 ), .CIN0(\pg.n22054 ), .CIN1(\pg.n50096 ), 
    .F0(\pg.n2407_adj_3055[25] ), .F1(\pg.n2407_adj_3055[26] ), 
    .COUT1(\pg.n22056 ), .COUT0(\pg.n50096 ));
  pg_SLICE_807 \pg.SLICE_807 ( .D1(\pg.n50093 ), .C1(VCC_net), 
    .B1(\pg.n2349_adj_414 ), .D0(\pg.n22052 ), .C0(VCC_net), 
    .B0(\pg.n2350_adj_415 ), .CIN0(\pg.n22052 ), .CIN1(\pg.n50093 ), 
    .F0(\pg.n2407_adj_3055[23] ), .F1(\pg.n2407_adj_3055[24] ), 
    .COUT1(\pg.n22054 ), .COUT0(\pg.n50093 ));
  pg_SLICE_808 \pg.SLICE_808 ( .D1(\pg.n49778 ), .C1(VCC_net), .B1(\pg.n1389 ), 
    .D0(\pg.n21857 ), .C0(VCC_net), .B0(\pg.n1390 ), .CIN0(\pg.n21857 ), 
    .CIN1(\pg.n49778 ), .F0(\pg.n1447[23] ), .F1(\pg.n1447[24] ), 
    .COUT1(\pg.n21859 ), .COUT0(\pg.n49778 ));
  pg_SLICE_809 \pg.SLICE_809 ( .D1(\pg.n50291 ), .C1(VCC_net), 
    .B1(\pg.n2935_adj_1684 ), .D0(\pg.n22207 ), .C0(VCC_net), 
    .B0(\pg.n2936_adj_1677 ), .CIN0(\pg.n22207 ), .CIN1(\pg.n50291 ), 
    .F0(\pg.n2983[13] ), .F1(\pg.n2983[14] ), .COUT1(\pg.n22209 ), 
    .COUT0(\pg.n50291 ));
  pg_SLICE_810 \pg.SLICE_810 ( .D1(\pg.n50867 ), .B1(\pg.n2551_adj_2046 ), 
    .D0(\pg.n21641 ), .C0(VCC_net), .B0(\pg.n2552_adj_2042 ), 
    .CIN0(\pg.n21641 ), .CIN1(\pg.n50867 ), .F0(\pg.n2599_adj_3094[13] ), 
    .F1(\pg.n2599_adj_3094[14] ), .COUT1(\pg.n21643 ), .COUT0(\pg.n50867 ));
  pg_SLICE_811 \pg.SLICE_811 ( .D1(\pg.n50288 ), .C1(VCC_net), 
    .B1(\pg.n2937_adj_1649 ), .D0(\pg.n22205 ), .B0(\pg.n2938_adj_1686 ), 
    .CIN0(\pg.n22205 ), .CIN1(\pg.n50288 ), .F0(\pg.n2983[11] ), 
    .F1(\pg.n2983[12] ), .COUT1(\pg.n22207 ), .COUT0(\pg.n50288 ));
  pg_SLICE_812 \pg.SLICE_812 ( .D1(\pg.n49775 ), .B1(\pg.n1391 ), 
    .D0(\pg.n21855 ), .B0(\pg.n1392 ), .CIN0(\pg.n21855 ), .CIN1(\pg.n49775 ), 
    .F0(\pg.n1447[21] ), .F1(\pg.n1447[22] ), .COUT1(\pg.n21857 ), 
    .COUT0(\pg.n49775 ));
  pg_SLICE_813 \pg.SLICE_813 ( .D1(\pg.n50864 ), .C1(VCC_net), 
    .B1(\pg.n2553_adj_2048 ), .D0(\pg.n21639 ), .C0(VCC_net), 
    .B0(\pg.n2554_adj_2050 ), .CIN0(\pg.n21639 ), .CIN1(\pg.n50864 ), 
    .F0(\pg.n2599_adj_3094[11] ), .F1(\pg.n2599_adj_3094[12] ), 
    .COUT1(\pg.n21641 ), .COUT0(\pg.n50864 ));
  pg_SLICE_814 \pg.SLICE_814 ( .D1(\pg.n50588 ), .C1(VCC_net), 
    .B1(\pg.n1575_adj_2567 ), .D0(\pg.n21442 ), .C0(VCC_net), 
    .B0(\pg.n1576_adj_2571 ), .CIN0(\pg.n21442 ), .CIN1(\pg.n50588 ), 
    .F0(\pg.n1639_adj_3108[29] ), .F1(\pg.n1639_adj_3108[30] ), 
    .COUT0(\pg.n50588 ));
  pg_SLICE_815 \pg.SLICE_815 ( .D1(\pg.n48437 ), .C1(VCC_net), 
    .B1(\pg.n1581_adj_1537 ), .D0(\pg.n22328 ), .C0(VCC_net), 
    .B0(\pg.n1582_adj_1542 ), .CIN0(\pg.n22328 ), .CIN1(\pg.n48437 ), 
    .F0(\pg.n1639_adj_3049[23] ), .F1(\pg.n1639_adj_3049[24] ), 
    .COUT1(\pg.n22330 ), .COUT0(\pg.n48437 ));
  pg_SLICE_816 \pg.SLICE_816 ( .D1(\pg.n50861 ), .B1(\pg.n2555_adj_2052 ), 
    .D0(\pg.n21637 ), .B0(\pg.n2556_adj_2221 ), .CIN0(\pg.n21637 ), 
    .CIN1(\pg.n50861 ), .F0(\pg.n2599_adj_3094[9] ), 
    .F1(\pg.n2599_adj_3094[10] ), .COUT1(\pg.n21639 ), .COUT0(\pg.n50861 ));
  pg_SLICE_817 \pg.SLICE_817 ( .D1(\pg.n50090 ), .C1(VCC_net), 
    .B1(\pg.n2351_adj_429 ), .D0(\pg.n22050 ), .C0(VCC_net), 
    .B0(\pg.n2352_adj_423 ), .CIN0(\pg.n22050 ), .CIN1(\pg.n50090 ), 
    .F0(\pg.n2407_adj_3055[21] ), .F1(\pg.n2407_adj_3055[22] ), 
    .COUT1(\pg.n22052 ), .COUT0(\pg.n50090 ));
  pg_SLICE_818 \pg.SLICE_818 ( .D1(\pg.n48602 ), .C1(VCC_net), 
    .B1(\pg.n2155_adj_1079 ), .D0(\pg.n22435 ), .C0(VCC_net), 
    .B0(\pg.n2156_adj_1045 ), .CIN0(\pg.n22435 ), .CIN1(\pg.n48602 ), 
    .F0(\pg.n2215_adj_3051[25] ), .F1(\pg.n2215_adj_3051[26] ), 
    .COUT1(\pg.n22437 ), .COUT0(\pg.n48602 ));
  pg_SLICE_819 \pg.SLICE_819 ( .D1(\pg.n49772 ), .B1(\pg.n1393 ), 
    .D0(\pg.n21853 ), .B0(\pg.n1394 ), .CIN0(\pg.n21853 ), .CIN1(\pg.n49772 ), 
    .F0(\pg.n1447[19] ), .F1(\pg.n1447[20] ), .COUT1(\pg.n21855 ), 
    .COUT0(\pg.n49772 ));
  pg_SLICE_820 \pg.SLICE_820 ( .D1(\pg.n48740 ), .C1(VCC_net), 
    .B1(\pg.n2539_adj_823 ), .D0(\pg.n22525 ), .C0(VCC_net), 
    .B0(\pg.n2540_adj_851 ), .CIN0(\pg.n22525 ), .CIN1(\pg.n48740 ), 
    .F0(\pg.n2599[25] ), .F1(\pg.n2599[26] ), .COUT1(\pg.n22527 ), 
    .COUT0(\pg.n48740 ));
  pg_SLICE_821 \pg.SLICE_821 ( .D1(\pg.n50858 ), .B1(\pg.n2557_adj_2219 ), 
    .D0(\pg.n21635 ), .B0(\pg.n2558_adj_2217 ), .CIN0(\pg.n21635 ), 
    .CIN1(\pg.n50858 ), .F0(\pg.n2599_adj_3094[7] ), 
    .F1(\pg.n2599_adj_3094[8] ), .COUT1(\pg.n21637 ), .COUT0(\pg.n50858 ));
  pg_SLICE_822 \pg.SLICE_822 ( .D1(\pg.n49688 ), .C1(VCC_net), .B1(\pg.n108 ), 
    .CIN1(\pg.n49688 ), .F1(\pg.n1447[18] ), .COUT1(\pg.n21853 ), 
    .COUT0(\pg.n49688 ));
  pg_SLICE_823 \pg.SLICE_823 ( .D1(\pg.n50855 ), .C1(VCC_net), 
    .B1(\pg.n152[4] ), .CIN1(\pg.n50855 ), .F1(\pg.n2599_adj_3094[6] ), 
    .COUT1(\pg.n21635 ), .COUT0(\pg.n50855 ));
  pg_SLICE_824 \pg.SLICE_824 ( .D1(\pg.n48599 ), .C1(VCC_net), 
    .B1(\pg.n2157_adj_1092 ), .D0(\pg.n22433 ), .C0(VCC_net), 
    .B0(\pg.n2158_adj_1090 ), .CIN0(\pg.n22433 ), .CIN1(\pg.n48599 ), 
    .F0(\pg.n2215_adj_3051[23] ), .F1(\pg.n2215_adj_3051[24] ), 
    .COUT1(\pg.n22435 ), .COUT0(\pg.n48599 ));
  pg_SLICE_825 \pg.SLICE_825 ( .D1(\pg.n50585 ), .C1(VCC_net), 
    .B1(\pg.n1577_adj_2565 ), .D0(\pg.n21440 ), .C0(VCC_net), 
    .B0(\pg.n1578_adj_2562 ), .CIN0(\pg.n21440 ), .CIN1(\pg.n50585 ), 
    .F0(\pg.n1639_adj_3108[27] ), .F1(\pg.n1639_adj_3108[28] ), 
    .COUT1(\pg.n21442 ), .COUT0(\pg.n50585 ));
  pg_SLICE_826 \pg.SLICE_826 ( .DI1(\pg.counter_30__N_61[16] ), 
    .DI0(\pg.counter_30__N_61[15] ), .D1(\pg.n51191 ), .C1(\pg.counter[16]_2 ), 
    .D0(\pg.n21318 ), .C0(\pg.counter[15]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21318 ), .CIN1(\pg.n51191 ), .Q0(\pg.counter[15]_2 ), 
    .Q1(\pg.counter[16]_2 ), .F0(\pg.counter_30__N_61[15] ), 
    .F1(\pg.counter_30__N_61[16] ), .COUT1(\pg.n21320 ), .COUT0(\pg.n51191 ));
  pg_SLICE_827 \pg.SLICE_827 ( .D1(\pg.n50555 ), .C1(VCC_net), 
    .B1(\pg.n1579_adj_2569 ), .D0(\pg.n21438 ), .B0(\pg.n1580_adj_2573 ), 
    .CIN0(\pg.n21438 ), .CIN1(\pg.n50555 ), .F0(\pg.n1639_adj_3108[25] ), 
    .F1(\pg.n1639_adj_3108[26] ), .COUT1(\pg.n21440 ), .COUT0(\pg.n50555 ));
  pg_SLICE_828 \pg.SLICE_828 ( .D1(\pg.n50894 ), .D0(\pg.n21632 ), 
    .C0(VCC_net), .B0(\pg.n2439_adj_2067 ), .CIN0(\pg.n21632 ), 
    .CIN1(\pg.n50894 ), .F0(\pg.n2503_adj_3098[30] ), .COUT0(\pg.n50894 ));
  pg_SLICE_829 \pg.SLICE_829 ( .D1(\pg.n50285 ), .B1(\pg.n2939_adj_1662 ), 
    .D0(\pg.n22203 ), .C0(VCC_net), .B0(\pg.n2940_adj_1701 ), 
    .CIN0(\pg.n22203 ), .CIN1(\pg.n50285 ), .F0(\pg.n2983[9] ), 
    .F1(\pg.n2983[10] ), .COUT1(\pg.n22205 ), .COUT0(\pg.n50285 ));
  pg_SLICE_830 \pg.SLICE_830 ( .D1(\pg.n50087 ), .C1(VCC_net), 
    .B1(\pg.n2353_adj_425 ), .D0(\pg.n22048 ), .C0(VCC_net), 
    .B0(\pg.n2354_adj_404 ), .CIN0(\pg.n22048 ), .CIN1(\pg.n50087 ), 
    .F0(\pg.n2407_adj_3055[19] ), .F1(\pg.n2407_adj_3055[20] ), 
    .COUT1(\pg.n22050 ), .COUT0(\pg.n50087 ));
  pg_SLICE_831 \pg.SLICE_831 ( .D1(\pg.n49763 ), .D0(\pg.n21850 ), 
    .C0(VCC_net), .B0(\pg.n1287 ), .CIN0(\pg.n21850 ), .CIN1(\pg.n49763 ), 
    .F0(\pg.n1351[30] ), .COUT0(\pg.n49763 ));
  pg_SLICE_832 \pg.SLICE_832 ( .D1(\pg.n50891 ), .C1(VCC_net), 
    .B1(\pg.n2440_adj_2087 ), .D0(\pg.n21630 ), .C0(VCC_net), 
    .B0(\pg.n2441_adj_2063 ), .CIN0(\pg.n21630 ), .CIN1(\pg.n50891 ), 
    .F0(\pg.n2503_adj_3098[28] ), .F1(\pg.n2503_adj_3098[29] ), 
    .COUT1(\pg.n21632 ), .COUT0(\pg.n50891 ));
  pg_SLICE_833 \pg.SLICE_833 ( .D1(\pg.n49760 ), .C1(VCC_net), .B1(\pg.n1288 ), 
    .D0(\pg.n21848 ), .B0(\pg.n1289 ), .CIN0(\pg.n21848 ), .CIN1(\pg.n49760 ), 
    .F0(\pg.n1351[28] ), .F1(\pg.n1351[29] ), .COUT1(\pg.n21850 ), 
    .COUT0(\pg.n49760 ));
  pg_SLICE_834 \pg.SLICE_834 ( .D1(\pg.n50888 ), .C1(VCC_net), 
    .B1(\pg.n2442_adj_2069 ), .D0(\pg.n21628 ), .C0(VCC_net), 
    .B0(\pg.n2443_adj_2083 ), .CIN0(\pg.n21628 ), .CIN1(\pg.n50888 ), 
    .F0(\pg.n2503_adj_3098[26] ), .F1(\pg.n2503_adj_3098[27] ), 
    .COUT1(\pg.n21630 ), .COUT0(\pg.n50888 ));
  pg_SLICE_835 \pg.SLICE_835 ( .D1(\pg.n50552 ), .B1(\pg.n1581_adj_2577 ), 
    .D0(\pg.n21436 ), .C0(VCC_net), .B0(\pg.n1582_adj_2575 ), 
    .CIN0(\pg.n21436 ), .CIN1(\pg.n50552 ), .F0(\pg.n1639_adj_3108[23] ), 
    .F1(\pg.n1639_adj_3108[24] ), .COUT1(\pg.n21438 ), .COUT0(\pg.n50552 ));
  pg_SLICE_836 \pg.SLICE_836 ( .D1(\pg.n50846 ), .C1(VCC_net), 
    .B1(\pg.n2444_adj_2089 ), .D0(\pg.n21626 ), .C0(VCC_net), 
    .B0(\pg.n2445_adj_2071 ), .CIN0(\pg.n21626 ), .CIN1(\pg.n50846 ), 
    .F0(\pg.n2503_adj_3098[24] ), .F1(\pg.n2503_adj_3098[25] ), 
    .COUT1(\pg.n21628 ), .COUT0(\pg.n50846 ));
  pg_SLICE_837 \pg.SLICE_837 ( .D1(\pg.n50045 ), .C1(VCC_net), 
    .B1(\pg.n2355_adj_413 ), .D0(\pg.n22046 ), .B0(\pg.n2356_adj_422 ), 
    .CIN0(\pg.n22046 ), .CIN1(\pg.n50045 ), .F0(\pg.n2407_adj_3055[17] ), 
    .F1(\pg.n2407_adj_3055[18] ), .COUT1(\pg.n22048 ), .COUT0(\pg.n50045 ));
  pg_SLICE_838 \pg.SLICE_838 ( .D1(\pg.n49754 ), .B1(\pg.n1290 ), 
    .D0(\pg.n21846 ), .C0(VCC_net), .B0(n1291_adj_3125), .CIN0(\pg.n21846 ), 
    .CIN1(\pg.n49754 ), .F0(\pg.n1351[26] ), .F1(\pg.n1351[27] ), 
    .COUT1(\pg.n21848 ), .COUT0(\pg.n49754 ));
  pg_SLICE_839 \pg.SLICE_839 ( .D1(\pg.n50843 ), .C1(VCC_net), 
    .B1(\pg.n2446_adj_2075 ), .D0(\pg.n21624 ), .C0(VCC_net), 
    .B0(\pg.n2447_adj_2081 ), .CIN0(\pg.n21624 ), .CIN1(\pg.n50843 ), 
    .F0(\pg.n2503_adj_3098[22] ), .F1(\pg.n2503_adj_3098[23] ), 
    .COUT1(\pg.n21626 ), .COUT0(\pg.n50843 ));
  pg_SLICE_840 \pg.SLICE_840 ( .D1(\pg.n49751 ), .C1(VCC_net), .B1(\pg.n1292 ), 
    .D0(\pg.n21844 ), .C0(VCC_net), .B0(n1293_adj_3126), .CIN0(\pg.n21844 ), 
    .CIN1(\pg.n49751 ), .F0(\pg.n1351[24] ), .F1(\pg.n1351[25] ), 
    .COUT1(\pg.n21846 ), .COUT0(\pg.n49751 ));
  pg_SLICE_841 \pg.SLICE_841 ( .D1(\pg.n50840 ), .C1(VCC_net), 
    .B1(\pg.n2448_adj_2073 ), .D0(\pg.n21622 ), .C0(VCC_net), 
    .B0(\pg.n2449_adj_2085 ), .CIN0(\pg.n21622 ), .CIN1(\pg.n50840 ), 
    .F0(\pg.n2503_adj_3098[20] ), .F1(\pg.n2503_adj_3098[21] ), 
    .COUT1(\pg.n21624 ), .COUT0(\pg.n50840 ));
  pg_SLICE_842 \pg.SLICE_842 ( .D1(\pg.n50549 ), .C1(VCC_net), 
    .B1(\pg.n1583_adj_2746 ), .D0(\pg.n21434 ), .C0(VCC_net), 
    .B0(\pg.n1584_adj_2584 ), .CIN0(\pg.n21434 ), .CIN1(\pg.n50549 ), 
    .F0(\pg.n1639_adj_3108[21] ), .F1(\pg.n1639_adj_3108[22] ), 
    .COUT1(\pg.n21436 ), .COUT0(\pg.n50549 ));
  pg_SLICE_843 \pg.SLICE_843 ( .D1(\pg.n50546 ), .B1(\pg.n1585_adj_2736 ), 
    .D0(\pg.n21432 ), .B0(\pg.n1586_adj_2582 ), .CIN0(\pg.n21432 ), 
    .CIN1(\pg.n50546 ), .F0(\pg.n1639_adj_3108[19] ), 
    .F1(\pg.n1639_adj_3108[20] ), .COUT1(\pg.n21434 ), .COUT0(\pg.n50546 ));
  pg_SLICE_844 \pg.SLICE_844 ( .D1(\pg.n50837 ), .C1(VCC_net), 
    .B1(\pg.n2450_adj_2060 ), .D0(\pg.n21620 ), .C0(VCC_net), 
    .B0(\pg.n2451_adj_2079 ), .CIN0(\pg.n21620 ), .CIN1(\pg.n50837 ), 
    .F0(\pg.n2503_adj_3098[18] ), .F1(\pg.n2503_adj_3098[19] ), 
    .COUT1(\pg.n21622 ), .COUT0(\pg.n50837 ));
  pg_SLICE_845 \pg.SLICE_845 ( .D1(\pg.n48434 ), .C1(VCC_net), 
    .B1(\pg.n1583_adj_1538 ), .D0(\pg.n22326 ), .C0(VCC_net), 
    .B0(\pg.n1584_adj_1539 ), .CIN0(\pg.n22326 ), .CIN1(\pg.n48434 ), 
    .F0(\pg.n1639_adj_3049[21] ), .F1(\pg.n1639_adj_3049[22] ), 
    .COUT1(\pg.n22328 ), .COUT0(\pg.n48434 ));
  pg_SLICE_846 \pg.SLICE_846 ( .D1(\pg.n50282 ), .C1(VCC_net), 
    .B1(\pg.n2941_adj_1664 ), .D0(\pg.n22201 ), .C0(VCC_net), 
    .B0(\pg.n2942_adj_1666 ), .CIN0(\pg.n22201 ), .CIN1(\pg.n50282 ), 
    .F0(\pg.n2983[7] ), .F1(\pg.n2983[8] ), .COUT1(\pg.n22203 ), 
    .COUT0(\pg.n50282 ));
  pg_SLICE_847 \pg.SLICE_847 ( .D1(\pg.n50042 ), .B1(\pg.n2357_adj_399 ), 
    .D0(\pg.n22044 ), .C0(VCC_net), .B0(\pg.n2358_adj_401 ), 
    .CIN0(\pg.n22044 ), .CIN1(\pg.n50042 ), .F0(\pg.n2407_adj_3055[15] ), 
    .F1(\pg.n2407_adj_3055[16] ), .COUT1(\pg.n22046 ), .COUT0(\pg.n50042 ));
  pg_SLICE_848 \pg.SLICE_848 ( .D1(\pg.n49748 ), .B1(n1294_adj_3127), 
    .D0(\pg.n21842 ), .B0(n1295_adj_3128), .CIN0(\pg.n21842 ), 
    .CIN1(\pg.n49748 ), .F0(\pg.n1351[22] ), .F1(\pg.n1351[23] ), 
    .COUT1(\pg.n21844 ), .COUT0(\pg.n49748 ));
  pg_SLICE_849 \pg.SLICE_849 ( .D1(\pg.n50834 ), .C1(VCC_net), 
    .B1(\pg.n2452_adj_2054 ), .D0(\pg.n21618 ), .B0(\pg.n2453_adj_2077 ), 
    .CIN0(\pg.n21618 ), .CIN1(\pg.n50834 ), .F0(\pg.n2503_adj_3098[16] ), 
    .F1(\pg.n2503_adj_3098[17] ), .COUT1(\pg.n21620 ), .COUT0(\pg.n50834 ));
  pg_SLICE_850 \pg.SLICE_850 ( .D1(\pg.n49745 ), .B1(n1296_adj_3129), 
    .D0(\pg.n21840 ), .B0(n1297_adj_3130), .CIN0(\pg.n21840 ), 
    .CIN1(\pg.n49745 ), .F0(\pg.n1351[20] ), .F1(\pg.n1351[21] ), 
    .COUT1(\pg.n21842 ), .COUT0(\pg.n49745 ));
  pg_SLICE_851 \pg.SLICE_851 ( .D1(\pg.n50831 ), .B1(\pg.n2454_adj_2057 ), 
    .D0(\pg.n21616 ), .C0(VCC_net), .B0(\pg.n2455_adj_2095 ), 
    .CIN0(\pg.n21616 ), .CIN1(\pg.n50831 ), .F0(\pg.n2503_adj_3098[14] ), 
    .F1(\pg.n2503_adj_3098[15] ), .COUT1(\pg.n21618 ), .COUT0(\pg.n50831 ));
  pg_SLICE_852 \pg.SLICE_852 ( .D1(\pg.n50543 ), .B1(\pg.n1587_adj_2739 ), 
    .D0(\pg.n21430 ), .B0(\pg.n1588_adj_2740 ), .CIN0(\pg.n21430 ), 
    .CIN1(\pg.n50543 ), .F0(\pg.n1639_adj_3108[17] ), 
    .F1(\pg.n1639_adj_3108[18] ), .COUT1(\pg.n21432 ), .COUT0(\pg.n50543 ));
  pg_SLICE_853 \pg.SLICE_853 ( .D1(\pg.n50828 ), .C1(VCC_net), 
    .B1(\pg.n2456_adj_2091 ), .D0(\pg.n21614 ), .C0(VCC_net), 
    .B0(\pg.n2457_adj_2099 ), .CIN0(\pg.n21614 ), .CIN1(\pg.n50828 ), 
    .F0(\pg.n2503_adj_3098[12] ), .F1(\pg.n2503_adj_3098[13] ), 
    .COUT1(\pg.n21616 ), .COUT0(\pg.n50828 ));
  pg_SLICE_854 \pg.SLICE_854 ( .D1(\pg.n50039 ), .C1(VCC_net), 
    .B1(\pg.n2359_adj_396 ), .D0(\pg.n22042 ), .C0(VCC_net), 
    .B0(\pg.n2360_adj_400 ), .CIN0(\pg.n22042 ), .CIN1(\pg.n50039 ), 
    .F0(\pg.n2407_adj_3055[13] ), .F1(\pg.n2407_adj_3055[14] ), 
    .COUT1(\pg.n22044 ), .COUT0(\pg.n50039 ));
  pg_SLICE_855 \pg.SLICE_855 ( .D1(\pg.n49742 ), .C1(VCC_net), .B1(\pg.n107 ), 
    .CIN1(\pg.n49742 ), .F1(\pg.n1351[19] ), .COUT1(\pg.n21840 ), 
    .COUT0(\pg.n49742 ));
  pg_SLICE_856 \pg.SLICE_856 ( .D1(\pg.n50825 ), .B1(\pg.n2458_adj_2093 ), 
    .D0(\pg.n21612 ), .B0(\pg.n2459_adj_2097 ), .CIN0(\pg.n21612 ), 
    .CIN1(\pg.n50825 ), .F0(\pg.n2503_adj_3098[10] ), 
    .F1(\pg.n2503_adj_3098[11] ), .COUT1(\pg.n21614 ), .COUT0(\pg.n50825 ));
  pg_SLICE_857 \pg.SLICE_857 ( .D1(\pg.n49757 ), .C1(VCC_net), .B1(\pg.n1191 ), 
    .D0(\pg.n21836 ), .B0(\pg.n1192 ), .CIN0(\pg.n21836 ), .CIN1(\pg.n49757 ), 
    .F0(\pg.n1255[29] ), .F1(\pg.n1255[30] ), .COUT0(\pg.n49757 ));
  pg_SLICE_858 \pg.SLICE_858 ( .D1(\pg.n50822 ), .B1(\pg.n2460_adj_2198 ), 
    .D0(\pg.n21610 ), .B0(\pg.n2461_adj_2197 ), .CIN0(\pg.n21610 ), 
    .CIN1(\pg.n50822 ), .F0(\pg.n2503_adj_3098[8] ), 
    .F1(\pg.n2503_adj_3098[9] ), .COUT1(\pg.n21612 ), .COUT0(\pg.n50822 ));
  pg_SLICE_859 \pg.SLICE_859 ( .D1(\pg.n50540 ), .C1(VCC_net), 
    .B1(\pg.n152[14] ), .CIN1(\pg.n50540 ), .F1(\pg.n1639_adj_3108[16] ), 
    .COUT1(\pg.n21430 ), .COUT0(\pg.n50540 ));
  pg_SLICE_860 \pg.SLICE_860 ( .DI1(\pg.counter_30__N_61[14] ), 
    .DI0(\pg.counter_30__N_61[13] ), .D1(\pg.n51188 ), .C1(\pg.counter[14]_2 ), 
    .D0(\pg.n21316 ), .C0(\pg.counter[13]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21316 ), .CIN1(\pg.n51188 ), .Q0(\pg.counter[13]_2 ), 
    .Q1(\pg.counter[14]_2 ), .F0(\pg.counter_30__N_61[13] ), 
    .F1(\pg.counter_30__N_61[14] ), .COUT1(\pg.n21318 ), .COUT0(\pg.n51188 ));
  pg_SLICE_861 \pg.SLICE_861 ( .D1(\pg.n50420 ), .C1(\pg.counter[14]_2 ), 
    .D0(\pg.n21256 ), .C0(\pg.counter[13]_2 ), .CIN0(\pg.n21256 ), 
    .CIN1(\pg.n50420 ), .F0(\pg.n152[11] ), .F1(\pg.n152[12] ), 
    .COUT1(\pg.n21258 ), .COUT0(\pg.n50420 ));
  pg_SLICE_862 \pg.SLICE_862 ( .D1(\pg.n50417 ), .C1(\pg.counter[12]_2 ), 
    .D0(\pg.n21254 ), .C0(\pg.counter[11]_2 ), .CIN0(\pg.n21254 ), 
    .CIN1(\pg.n50417 ), .F0(\pg.n152[9] ), .F1(\pg.n152[10] ), 
    .COUT1(\pg.n21256 ), .COUT0(\pg.n50417 ));
  pg_SLICE_863 \pg.SLICE_863 ( .DI1(\pg.counter_30__N_61[12] ), 
    .DI0(\pg.counter_30__N_61[11] ), .D1(\pg.n51185 ), .C1(\pg.counter[12]_2 ), 
    .D0(\pg.n21314 ), .C0(\pg.counter[11]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21314 ), .CIN1(\pg.n51185 ), .Q0(\pg.counter[11]_2 ), 
    .Q1(\pg.counter[12]_2 ), .F0(\pg.counter_30__N_61[11] ), 
    .F1(\pg.counter_30__N_61[12] ), .COUT1(\pg.n21316 ), .COUT0(\pg.n51185 ));
  pg_SLICE_864 \pg.SLICE_864 ( .D1(\pg.n50414 ), .C1(\pg.counter[10]_2 ), 
    .D0(\pg.n21252 ), .C0(\pg.counter[9]_2 ), .CIN0(\pg.n21252 ), 
    .CIN1(\pg.n50414 ), .F0(\pg.n152[7] ), .F1(\pg.n152[8] ), 
    .COUT1(\pg.n21254 ), .COUT0(\pg.n50414 ));
  pg_SLICE_865 \pg.SLICE_865 ( .D1(\pg.n49001 ), .C1(\pg.counter[14]_2 ), 
    .D0(\pg.n21215 ), .C0(\pg.counter[13]_2 ), .CIN0(\pg.n21215 ), 
    .CIN1(\pg.n49001 ), .F0(\pg.n356 ), .F1(\pg.n355 ), .COUT1(\pg.n21217 ), 
    .COUT0(\pg.n49001 ));
  pg_SLICE_866 \pg.SLICE_866 ( .D1(\pg.n50411 ), .C1(\pg.counter[8]_2 ), 
    .D0(\pg.n21250 ), .C0(\pg.counter[7]_2 ), .CIN0(\pg.n21250 ), 
    .CIN1(\pg.n50411 ), .F0(\pg.n152[5] ), .F1(\pg.n152[6] ), 
    .COUT1(\pg.n21252 ), .COUT0(\pg.n50411 ));
  pg_SLICE_867 \pg.SLICE_867 ( .D1(\pg.n50564 ), .D0(\pg.n21427 ), 
    .C0(VCC_net), .B0(\pg.n1479_adj_2596 ), .CIN0(\pg.n21427 ), 
    .CIN1(\pg.n50564 ), .F0(\pg.n1543_adj_3061[30] ), .COUT0(\pg.n50564 ));
  pg_SLICE_868 \pg.SLICE_868 ( .D1(\pg.n50819 ), .C1(VCC_net), 
    .B1(\pg.n152[5] ), .CIN1(\pg.n50819 ), .F1(\pg.n2503_adj_3098[7] ), 
    .COUT1(\pg.n21610 ), .COUT0(\pg.n50819 ));
  pg_SLICE_869 \pg.SLICE_869 ( .D1(\pg.n50279 ), .B1(\pg.n2943_adj_1671 ), 
    .D0(\pg.n22199 ), .B0(\pg.n2944_adj_1673 ), .CIN0(\pg.n22199 ), 
    .CIN1(\pg.n50279 ), .F0(\pg.n2983[5] ), .F1(\pg.n2983[6] ), 
    .COUT1(\pg.n22201 ), .COUT0(\pg.n50279 ));
  pg_SLICE_870 \pg.SLICE_870 ( .D1(\pg.n50036 ), .B1(\pg.n2361_adj_397 ), 
    .D0(\pg.n22040 ), .B0(\pg.n2362_adj_395 ), .CIN0(\pg.n22040 ), 
    .CIN1(\pg.n50036 ), .F0(\pg.n2407_adj_3055[11] ), 
    .F1(\pg.n2407_adj_3055[12] ), .COUT1(\pg.n22042 ), .COUT0(\pg.n50036 ));
  pg_SLICE_871 \pg.SLICE_871 ( .D1(\pg.n49733 ), .B1(\pg.n1193 ), 
    .D0(\pg.n21834 ), .C0(VCC_net), .B0(n1194_adj_3111), .CIN0(\pg.n21834 ), 
    .CIN1(\pg.n49733 ), .F0(\pg.n1255[27] ), .F1(\pg.n1255[28] ), 
    .COUT1(\pg.n21836 ), .COUT0(\pg.n49733 ));
  pg_SLICE_872 \pg.SLICE_872 ( .D1(\pg.n50852 ), .C1(VCC_net), 
    .B1(\pg.n2343_adj_2132 ), .D0(\pg.n21606 ), .C0(VCC_net), 
    .B0(\pg.n2344_adj_2136 ), .CIN0(\pg.n21606 ), .CIN1(\pg.n50852 ), 
    .F0(\pg.n2407_adj_3060[29] ), .F1(\pg.n2407_adj_3060[30] ), 
    .COUT0(\pg.n50852 ));
  pg_SLICE_873 \pg.SLICE_873 ( .D1(\pg.n49730 ), .C1(VCC_net), 
    .B1(n1195_adj_3112), .D0(\pg.n21832 ), .C0(VCC_net), .B0(n1196_adj_3113), 
    .CIN0(\pg.n21832 ), .CIN1(\pg.n49730 ), .F0(\pg.n1255[25] ), 
    .F1(n1260_adj_3119), .COUT1(\pg.n21834 ), .COUT0(\pg.n49730 ));
  pg_SLICE_874 \pg.SLICE_874 ( .D1(\pg.n50849 ), .C1(VCC_net), 
    .B1(\pg.n2345_adj_2124 ), .D0(\pg.n21604 ), .C0(VCC_net), 
    .B0(\pg.n2346_adj_2142 ), .CIN0(\pg.n21604 ), .CIN1(\pg.n50849 ), 
    .F0(\pg.n2407_adj_3060[27] ), .F1(\pg.n2407_adj_3060[28] ), 
    .COUT1(\pg.n21606 ), .COUT0(\pg.n50849 ));
  pg_SLICE_875 \pg.SLICE_875 ( .D1(\pg.n50561 ), .C1(VCC_net), 
    .B1(\pg.n1480_adj_2602 ), .D0(\pg.n21425 ), .C0(VCC_net), 
    .B0(\pg.n1481_adj_2586 ), .CIN0(\pg.n21425 ), .CIN1(\pg.n50561 ), 
    .F0(\pg.n1543_adj_3061[28] ), .F1(\pg.n1543_adj_3061[29] ), 
    .COUT1(\pg.n21427 ), .COUT0(\pg.n50561 ));
  pg_SLICE_876 \pg.SLICE_876 ( .D1(\pg.n50807 ), .C1(VCC_net), 
    .B1(\pg.n2347_adj_2134 ), .D0(\pg.n21602 ), .C0(VCC_net), 
    .B0(\pg.n2348_adj_2138 ), .CIN0(\pg.n21602 ), .CIN1(\pg.n50807 ), 
    .F0(\pg.n2407_adj_3060[25] ), .F1(\pg.n2407_adj_3060[26] ), 
    .COUT1(\pg.n21604 ), .COUT0(\pg.n50807 ));
  pg_SLICE_877 \pg.SLICE_877 ( .D1(\pg.n50033 ), .B1(\pg.n2363 ), 
    .D0(\pg.n22038 ), .B0(\pg.n2364 ), .CIN0(\pg.n22038 ), .CIN1(\pg.n50033 ), 
    .F0(\pg.n2407_adj_3055[9] ), .F1(\pg.n2407_adj_3055[10] ), 
    .COUT1(\pg.n22040 ), .COUT0(\pg.n50033 ));
  pg_SLICE_878 \pg.SLICE_878 ( .D1(\pg.n49727 ), .B1(n1197_adj_3114), 
    .D0(\pg.n21830 ), .B0(n1198_adj_3115), .CIN0(\pg.n21830 ), 
    .CIN1(\pg.n49727 ), .F0(n1263_adj_3121), .F1(n1262_adj_3120), 
    .COUT1(\pg.n21832 ), .COUT0(\pg.n49727 ));
  pg_SLICE_879 \pg.SLICE_879 ( .D1(\pg.n50804 ), .C1(VCC_net), 
    .B1(\pg.n2349_adj_2128 ), .D0(\pg.n21600 ), .C0(VCC_net), 
    .B0(\pg.n2350_adj_2140 ), .CIN0(\pg.n21600 ), .CIN1(\pg.n50804 ), 
    .F0(\pg.n2407_adj_3060[23] ), .F1(\pg.n2407_adj_3060[24] ), 
    .COUT1(\pg.n21602 ), .COUT0(\pg.n50804 ));
  pg_SLICE_880 \pg.SLICE_880 ( .D1(\pg.n49724 ), .B1(n1199_adj_3116), 
    .D0(\pg.n21828 ), .B0(n1200_adj_3117), .CIN0(\pg.n21828 ), 
    .CIN1(\pg.n49724 ), .F0(n1265_adj_3123), .F1(n1264_adj_3122), 
    .COUT1(\pg.n21830 ), .COUT0(\pg.n49724 ));
  pg_SLICE_881 \pg.SLICE_881 ( .D1(\pg.n50801 ), .C1(VCC_net), 
    .B1(\pg.n2351_adj_2126 ), .D0(\pg.n21598 ), .C0(VCC_net), 
    .B0(\pg.n2352_adj_2130 ), .CIN0(\pg.n21598 ), .CIN1(\pg.n50801 ), 
    .F0(\pg.n2407_adj_3060[21] ), .F1(\pg.n2407_adj_3060[22] ), 
    .COUT1(\pg.n21600 ), .COUT0(\pg.n50801 ));
  pg_SLICE_882 \pg.SLICE_882 ( .D1(\pg.n50558 ), .C1(VCC_net), 
    .B1(\pg.n1482_adj_2592 ), .D0(\pg.n21423 ), .B0(\pg.n1483_adj_2598 ), 
    .CIN0(\pg.n21423 ), .CIN1(\pg.n50558 ), .F0(\pg.n1543_adj_3061[26] ), 
    .F1(\pg.n1543_adj_3061[27] ), .COUT1(\pg.n21425 ), .COUT0(\pg.n50558 ));
  pg_SLICE_883 \pg.SLICE_883 ( .DI1(\pg.counter_30__N_61[10] ), 
    .DI0(\pg.counter_30__N_61[9] ), .D1(\pg.n51182 ), .C1(\pg.counter[10]_2 ), 
    .D0(\pg.n21312 ), .C0(\pg.counter[9]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21312 ), .CIN1(\pg.n51182 ), .Q0(\pg.counter[9]_2 ), 
    .Q1(\pg.counter[10]_2 ), .F0(\pg.counter_30__N_61[9] ), 
    .F1(\pg.counter_30__N_61[10] ), .COUT1(\pg.n21314 ), .COUT0(\pg.n51182 ));
  pg_SLICE_884 \pg.SLICE_884 ( .D1(\pg.n50408 ), .C1(\pg.counter[6]_2 ), 
    .B1(VCC_net), .D0(\pg.n21248 ), .C0(\pg.counter[5]_2 ), .B0(VCC_net), 
    .CIN0(\pg.n21248 ), .CIN1(\pg.n50408 ), .F0(\pg.n152[3] ), 
    .F1(\pg.n152[4] ), .COUT1(\pg.n21250 ), .COUT0(\pg.n50408 ));
  pg_SLICE_885 \pg.SLICE_885 ( .D1(\pg.n48998 ), .C1(\pg.counter[12]_2 ), 
    .D0(\pg.n21213 ), .C0(\pg.counter[11]_2 ), .CIN0(\pg.n21213 ), 
    .CIN1(\pg.n48998 ), .F0(\pg.n358 ), .F1(\pg.n357 ), .COUT1(\pg.n21215 ), 
    .COUT0(\pg.n48998 ));
  pg_SLICE_886 \pg.SLICE_886 ( .D1(\pg.n50405 ), .C1(\pg.counter[4]_2 ), 
    .D0(\pg.n21246 ), .C0(\pg.counter[3]_2 ), .CIN0(\pg.n21246 ), 
    .CIN1(\pg.n50405 ), .F0(\pg.n152[1] ), .F1(\pg.n152[2] ), 
    .COUT1(\pg.n21248 ), .COUT0(\pg.n50405 ));
  pg_SLICE_887 \pg.SLICE_887 ( .DI1(\pg.counter_30__N_61[8] ), 
    .DI0(\pg.counter_30__N_61[7] ), .D1(\pg.n51179 ), .C1(\pg.counter[8]_2 ), 
    .D0(\pg.n21310 ), .C0(\pg.counter[7]_2 ), .CLK(int60clk), 
    .CIN0(\pg.n21310 ), .CIN1(\pg.n51179 ), .Q0(\pg.counter[7]_2 ), 
    .Q1(\pg.counter[8]_2 ), .F0(\pg.counter_30__N_61[7] ), 
    .F1(\pg.counter_30__N_61[8] ), .COUT1(\pg.n21312 ), .COUT0(\pg.n51179 ));
  pg_SLICE_888 \pg.SLICE_888 ( .D1(\pg.n50531 ), .B1(\pg.n1484_adj_2604 ), 
    .D0(\pg.n21421 ), .C0(VCC_net), .B0(\pg.n1485_adj_2600 ), 
    .CIN0(\pg.n21421 ), .CIN1(\pg.n50531 ), .F0(\pg.n1543_adj_3061[24] ), 
    .F1(\pg.n1543_adj_3061[25] ), .COUT1(\pg.n21423 ), .COUT0(\pg.n50531 ));
  pg_SLICE_889 \pg.SLICE_889 ( .D1(\pg.n50798 ), .C1(VCC_net), 
    .B1(\pg.n2353_adj_2111 ), .D0(\pg.n21596 ), .C0(VCC_net), 
    .B0(\pg.n2354_adj_2106 ), .CIN0(\pg.n21596 ), .CIN1(\pg.n50798 ), 
    .F0(\pg.n2407_adj_3060[19] ), .F1(\pg.n2407_adj_3060[20] ), 
    .COUT1(\pg.n21598 ), .COUT0(\pg.n50798 ));
  pg_SLICE_890 \pg.SLICE_890 ( .D1(\pg.n49115 ), .C1(VCC_net), 
    .B1(\pg.n1581_adj_2270 ), .D0(\pg.n22736 ), .C0(VCC_net), 
    .B0(\pg.n1582_adj_2380 ), .CIN0(\pg.n22736 ), .CIN1(\pg.n49115 ), 
    .F0(\pg.n1639_adj_3095[23] ), .F1(\pg.n1639_adj_3095[24] ), 
    .COUT1(\pg.n22738 ), .COUT0(\pg.n49115 ));
  pg_SLICE_891 \pg.SLICE_891 ( .D1(\pg.n49112 ), .C1(VCC_net), 
    .B1(\pg.n1583_adj_2467 ), .D0(\pg.n22734 ), .C0(VCC_net), 
    .B0(\pg.n1584_adj_2506 ), .CIN0(\pg.n22734 ), .CIN1(\pg.n49112 ), 
    .F0(\pg.n1639_adj_3095[21] ), .F1(\pg.n1639_adj_3095[22] ), 
    .COUT1(\pg.n22736 ), .COUT0(\pg.n49112 ));
  pg_SLICE_892 \pg.SLICE_892 ( .D1(\pg.n49109 ), .C1(VCC_net), 
    .B1(\pg.n1585_adj_2692 ), .D0(\pg.n22732 ), .B0(\pg.n1586_adj_2751 ), 
    .CIN0(\pg.n22732 ), .CIN1(\pg.n49109 ), .F0(\pg.n1639_adj_3095[19] ), 
    .F1(\pg.n1639_adj_3095[20] ), .COUT1(\pg.n22734 ), .COUT0(\pg.n49109 ));
  pg_SLICE_893 \pg.SLICE_893 ( .D1(\pg.n49106 ), .C1(VCC_net), 
    .B1(\pg.n351_adj_2018 ), .CIN1(\pg.n49106 ), .F1(\pg.n1639_adj_3095[18] ), 
    .COUT1(\pg.n22732 ), .COUT0(\pg.n49106 ));
  pg_SLICE_894 \pg.SLICE_894 ( .D1(\pg.n49127 ), .D0(\pg.n22729 ), 
    .C0(VCC_net), .B0(\pg.n1479_adj_2116 ), .CIN0(\pg.n22729 ), 
    .CIN1(\pg.n49127 ), .F0(\pg.n1543_adj_3099[30] ), .COUT0(\pg.n49127 ));
  pg_SLICE_895 \pg.SLICE_895 ( .D1(\pg.n49124 ), .C1(VCC_net), 
    .B1(\pg.n1480_adj_2102 ), .D0(\pg.n22727 ), .C0(VCC_net), 
    .B0(\pg.n1481_adj_2159 ), .CIN0(\pg.n22727 ), .CIN1(\pg.n49124 ), 
    .F0(\pg.n1543_adj_3099[28] ), .F1(\pg.n1543_adj_3099[29] ), 
    .COUT1(\pg.n22729 ), .COUT0(\pg.n49124 ));
  pg_SLICE_896 \pg.SLICE_896 ( .D1(\pg.n49121 ), .C1(VCC_net), 
    .B1(\pg.n1482_adj_2151 ), .D0(\pg.n22725 ), .B0(\pg.n1483_adj_2204 ), 
    .CIN0(\pg.n22725 ), .CIN1(\pg.n49121 ), .F0(\pg.n1543_adj_3099[26] ), 
    .F1(\pg.n1543_adj_3099[27] ), .COUT1(\pg.n22727 ), .COUT0(\pg.n49121 ));
  pg_SLICE_897 \pg.SLICE_897 ( .D1(\pg.n49097 ), .C1(VCC_net), 
    .B1(\pg.n1484_adj_2179 ), .D0(\pg.n22723 ), .C0(VCC_net), 
    .B0(\pg.n1485_adj_2268 ), .CIN0(\pg.n22723 ), .CIN1(\pg.n49097 ), 
    .F0(\pg.n1543_adj_3099[24] ), .F1(\pg.n1543_adj_3099[25] ), 
    .COUT1(\pg.n22725 ), .COUT0(\pg.n49097 ));
  pg_SLICE_898 \pg.SLICE_898 ( .D1(\pg.n49094 ), .C1(VCC_net), 
    .B1(\pg.n1486_adj_2376 ), .D0(\pg.n22721 ), .C0(VCC_net), 
    .B0(\pg.n1487_adj_2465 ), .CIN0(\pg.n22721 ), .CIN1(\pg.n49094 ), 
    .F0(\pg.n1543_adj_3099[22] ), .F1(\pg.n1543_adj_3099[23] ), 
    .COUT1(\pg.n22723 ), .COUT0(\pg.n49094 ));
  pg_SLICE_899 \pg.SLICE_899 ( .D1(\pg.n49091 ), .C1(VCC_net), 
    .B1(\pg.n1488_adj_2496 ), .D0(\pg.n22719 ), .B0(\pg.n1489_adj_2690 ), 
    .CIN0(\pg.n22719 ), .CIN1(\pg.n49091 ), .F0(\pg.n1543_adj_3099[20] ), 
    .F1(\pg.n1543_adj_3099[21] ), .COUT1(\pg.n22721 ), .COUT0(\pg.n49091 ));
  pg_SLICE_900 \pg.SLICE_900 ( .D1(\pg.n49088 ), .C1(VCC_net), 
    .B1(\pg.n350_adj_2743 ), .CIN1(\pg.n49088 ), .F1(\pg.n1543_adj_3099[19] ), 
    .COUT1(\pg.n22719 ), .COUT0(\pg.n49088 ));
  pg_SLICE_901 \pg.SLICE_901 ( .D1(\pg.n49103 ), .C1(VCC_net), 
    .B1(\pg.n1383_adj_1059 ), .D0(\pg.n22715 ), .C0(VCC_net), 
    .B0(\pg.n1384_adj_2732 ), .CIN0(\pg.n22715 ), .CIN1(\pg.n49103 ), 
    .F0(\pg.n1447_adj_3100[29] ), .F1(\pg.n1447_adj_3100[30] ), 
    .COUT0(\pg.n49103 ));
  pg_SLICE_902 \pg.SLICE_902 ( .D1(\pg.n49100 ), .C1(VCC_net), 
    .B1(\pg.n1385_adj_1057 ), .D0(\pg.n22713 ), .B0(\pg.n1386_adj_2148 ), 
    .CIN0(\pg.n22713 ), .CIN1(\pg.n49100 ), .F0(\pg.n1447_adj_3100[27] ), 
    .F1(\pg.n1447_adj_3100[28] ), .COUT1(\pg.n22715 ), .COUT0(\pg.n49100 ));
  pg_SLICE_903 \pg.SLICE_903 ( .D1(\pg.n49076 ), .C1(VCC_net), 
    .B1(\pg.n1387_adj_2196 ), .D0(\pg.n22711 ), .C0(VCC_net), 
    .B0(\pg.n1388_adj_2174 ), .CIN0(\pg.n22711 ), .CIN1(\pg.n49076 ), 
    .F0(\pg.n1447_adj_3100[25] ), .F1(\pg.n1447_adj_3100[26] ), 
    .COUT1(\pg.n22713 ), .COUT0(\pg.n49076 ));
  pg_SLICE_904 \pg.SLICE_904 ( .D1(\pg.n49073 ), .C1(VCC_net), 
    .B1(\pg.n1389_adj_2264 ), .D0(\pg.n22709 ), .C0(VCC_net), 
    .B0(\pg.n1390_adj_2355 ), .CIN0(\pg.n22709 ), .CIN1(\pg.n49073 ), 
    .F0(\pg.n1447_adj_3100[23] ), .F1(\pg.n1447_adj_3100[24] ), 
    .COUT1(\pg.n22711 ), .COUT0(\pg.n49073 ));
  pg_SLICE_905 \pg.SLICE_905 ( .D1(\pg.n49070 ), .C1(VCC_net), 
    .B1(\pg.n1391_adj_2461 ), .D0(\pg.n22707 ), .B0(\pg.n1392_adj_2494 ), 
    .CIN0(\pg.n22707 ), .CIN1(\pg.n49070 ), .F0(\pg.n1447_adj_3100[21] ), 
    .F1(\pg.n1447_adj_3100[22] ), .COUT1(\pg.n22709 ), .COUT0(\pg.n49070 ));
  pg_SLICE_906 \pg.SLICE_906 ( .D1(\pg.n49067 ), .C1(VCC_net), 
    .B1(\pg.n349_adj_2688 ), .CIN1(\pg.n49067 ), .F1(\pg.n1447_adj_3100[20] ), 
    .COUT1(\pg.n22707 ), .COUT0(\pg.n49067 ));
  pg_SLICE_907 \pg.SLICE_907 ( .D1(\pg.n49085 ), .D0(\pg.n22704 ), 
    .C0(VCC_net), .B0(\pg.n1287_adj_1051 ), .CIN0(\pg.n22704 ), 
    .CIN1(\pg.n49085 ), .F0(\pg.n1351_adj_3079[30] ), .COUT0(\pg.n49085 ));
  pg_SLICE_908 \pg.SLICE_908 ( .D1(\pg.n49082 ), .C1(VCC_net), 
    .B1(\pg.n1288_adj_2729 ), .D0(\pg.n22702 ), .B0(\pg.n1289_adj_1054 ), 
    .CIN0(\pg.n22702 ), .CIN1(\pg.n49082 ), .F0(\pg.n1351_adj_3079[28] ), 
    .F1(\pg.n1351_adj_3079[29] ), .COUT1(\pg.n22704 ), .COUT0(\pg.n49082 ));
  pg_SLICE_909 \pg.SLICE_909 ( .D1(\pg.n49079 ), .C1(VCC_net), 
    .B1(\pg.n1290_adj_2146 ), .D0(\pg.n22700 ), .C0(VCC_net), 
    .B0(\pg.n1291_adj_2194 ), .CIN0(\pg.n22700 ), .CIN1(\pg.n49079 ), 
    .F0(\pg.n1351_adj_3079[26] ), .F1(\pg.n1351_adj_3079[27] ), 
    .COUT1(\pg.n22702 ), .COUT0(\pg.n49079 ));
  pg_SLICE_910 \pg.SLICE_910 ( .D1(\pg.n49058 ), .C1(VCC_net), 
    .B1(\pg.n1292_adj_2170 ), .D0(\pg.n22698 ), .C0(VCC_net), 
    .B0(\pg.n1293_adj_2262 ), .CIN0(\pg.n22698 ), .CIN1(\pg.n49058 ), 
    .F0(\pg.n1351_adj_3079[24] ), .F1(\pg.n1351_adj_3079[25] ), 
    .COUT1(\pg.n22700 ), .COUT0(\pg.n49058 ));
  pg_SLICE_911 \pg.SLICE_911 ( .D1(\pg.n49055 ), .C1(VCC_net), 
    .B1(\pg.n1294_adj_2347 ), .D0(\pg.n22696 ), .B0(\pg.n1295_adj_2453 ), 
    .CIN0(\pg.n22696 ), .CIN1(\pg.n49055 ), .F0(\pg.n1351_adj_3079[22] ), 
    .F1(\pg.n1351_adj_3079[23] ), .COUT1(\pg.n22698 ), .COUT0(\pg.n49055 ));
  pg_SLICE_912 \pg.SLICE_912 ( .D1(\pg.n49052 ), .C1(VCC_net), 
    .B1(\pg.n348_adj_2492 ), .CIN1(\pg.n49052 ), .F1(\pg.n1351_adj_3079[21] ), 
    .COUT1(\pg.n22696 ), .COUT0(\pg.n49052 ));
  pg_SLICE_913 \pg.SLICE_913 ( .D1(\pg.n49064 ), .C1(VCC_net), 
    .B1(\pg.n1191_adj_1049 ), .D0(\pg.n22692 ), .B0(\pg.n1192_adj_2718 ), 
    .CIN0(\pg.n22692 ), .CIN1(\pg.n49064 ), .F0(\pg.n1255_adj_3078[29] ), 
    .F1(\pg.n1255_adj_3078[30] ), .COUT0(\pg.n49064 ));
  pg_SLICE_914 \pg.SLICE_914 ( .D1(\pg.n49061 ), .C1(VCC_net), 
    .B1(\pg.n1193_adj_1052 ), .D0(\pg.n22690 ), .C0(VCC_net), 
    .B0(\pg.n1194_adj_2144 ), .CIN0(\pg.n22690 ), .CIN1(\pg.n49061 ), 
    .F0(\pg.n1255_adj_3078[27] ), .F1(\pg.n1255_adj_3078[28] ), 
    .COUT1(\pg.n22692 ), .COUT0(\pg.n49061 ));
  pg_SLICE_915 \pg.SLICE_915 ( .D1(\pg.n49040 ), .C1(VCC_net), 
    .B1(\pg.n1195_adj_2192 ), .D0(\pg.n22688 ), .C0(VCC_net), 
    .B0(\pg.n1196_adj_2168 ), .CIN0(\pg.n22688 ), .CIN1(\pg.n49040 ), 
    .F0(\pg.n1255_adj_3078[25] ), .F1(\pg.n1255_adj_3078[26] ), 
    .COUT1(\pg.n22690 ), .COUT0(\pg.n49040 ));
  pg_SLICE_916 \pg.SLICE_916 ( .D1(\pg.n49037 ), .C1(VCC_net), 
    .B1(\pg.n1197_adj_2260 ), .D0(\pg.n22686 ), .B0(\pg.n1198_adj_2345 ), 
    .CIN0(\pg.n22686 ), .CIN1(\pg.n49037 ), .F0(\pg.n1255_adj_3078[23] ), 
    .F1(\pg.n1255_adj_3078[24] ), .COUT1(\pg.n22688 ), .COUT0(\pg.n49037 ));
  pg_SLICE_917 \pg.SLICE_917 ( .D1(\pg.n49034 ), .C1(VCC_net), 
    .B1(\pg.n347_adj_2451 ), .CIN1(\pg.n49034 ), .F1(\pg.n1255_adj_3078[22] ), 
    .COUT1(\pg.n22686 ), .COUT0(\pg.n49034 ));
  pg_SLICE_918 \pg.SLICE_918 ( .D1(\pg.n49049 ), .D0(\pg.n22683 ), 
    .B0(\pg.n456 ), .CIN0(\pg.n22683 ), .CIN1(\pg.n49049 ), 
    .F0(\pg.n1159_adj_3077[30] ), .COUT0(\pg.n49049 ));
  pg_SLICE_919 \pg.SLICE_919 ( .D1(\pg.n49046 ), .C1(VCC_net), 
    .B1(\pg.n457_adj_2711 ), .D0(\pg.n22681 ), .C0(VCC_net), 
    .B0(\pg.n341_adj_2707 ), .CIN0(\pg.n22681 ), .CIN1(\pg.n49046 ), 
    .F0(\pg.n1159_adj_3077[28] ), .F1(\pg.n1159_adj_3077[29] ), 
    .COUT1(\pg.n22683 ), .COUT0(\pg.n49046 ));
  pg_SLICE_920 \pg.SLICE_920 ( .D1(\pg.n49043 ), .C1(VCC_net), 
    .B1(\pg.n342_adj_2704 ), .D0(\pg.n22679 ), .C0(VCC_net), 
    .B0(\pg.n343_adj_2703 ), .CIN0(\pg.n22679 ), .CIN1(\pg.n49043 ), 
    .F0(\pg.n1159_adj_3077[26] ), .F1(\pg.n1159_adj_3077[27] ), 
    .COUT1(\pg.n22681 ), .COUT0(\pg.n49043 ));
  pg_SLICE_921 \pg.SLICE_921 ( .D1(\pg.n49031 ), .C1(VCC_net), 
    .B1(\pg.n344_adj_2710 ), .D0(\pg.n22677 ), .B0(\pg.n345_adj_2708 ), 
    .CIN0(\pg.n22677 ), .CIN1(\pg.n49031 ), .F0(\pg.n1159_adj_3077[24] ), 
    .F1(\pg.n1159_adj_3077[25] ), .COUT1(\pg.n22679 ), .COUT0(\pg.n49031 ));
  pg_SLICE_922 \pg.SLICE_922 ( .D1(\pg.n49028 ), .C1(VCC_net), 
    .B1(\pg.n346_adj_2706 ), .CIN1(\pg.n49028 ), .F1(\pg.n1159_adj_3077[23] ), 
    .COUT1(\pg.n22677 ), .COUT0(\pg.n49028 ));
  pg_SLICE_923 \pg.SLICE_923 ( .D1(\pg.n48974 ), .D0(\pg.n22674 ), 
    .B0(\pg.n3132_adj_716 ), .CIN0(\pg.n22674 ), .CIN1(\pg.n48974 ), 
    .F0(\pg.n1686[9] ), .COUT0(\pg.n48974 ));
  pg_SLICE_924 \pg.SLICE_924 ( .D1(\pg.n48971 ), .C1(VCC_net), 
    .B1(\pg.n3133_adj_717 ), .D0(\pg.n22672 ), .C0(VCC_net), 
    .B0(\pg.n3134_adj_713 ), .CIN0(\pg.n22672 ), .CIN1(\pg.n48971 ), 
    .F0(\pg.n1686[7] ), .F1(\pg.n1686[8] ), .COUT1(\pg.n22674 ), 
    .COUT0(\pg.n48971 ));
  pg_SLICE_925 \pg.SLICE_925 ( .D1(\pg.n48968 ), .C1(VCC_net), 
    .B1(\pg.n3135_adj_710 ), .D0(\pg.n22670 ), .C0(VCC_net), 
    .B0(\pg.n3136_adj_709 ), .CIN0(\pg.n22670 ), .CIN1(\pg.n48968 ), 
    .F0(\pg.n1686[5] ), .F1(\pg.n1686[6] ), .COUT1(\pg.n22672 ), 
    .COUT0(\pg.n48968 ));
  pg_SLICE_926 \pg.SLICE_926 ( .D1(\pg.n48965 ), .C1(VCC_net), 
    .B1(\pg.n3137_adj_715 ), .D0(\pg.n22668 ), .B0(\pg.n3138_adj_714 ), 
    .CIN0(\pg.n22668 ), .CIN1(\pg.n48965 ), .F0(\pg.n1686[3] ), 
    .F1(\pg.n1686[4] ), .COUT1(\pg.n22670 ), .COUT0(\pg.n48965 ));
  pg_SLICE_927 \pg.SLICE_927 ( .D1(\pg.n48305 ), .C1(VCC_net), 
    .B1(\pg.counter[2]_2 ), .CIN1(\pg.n48305 ), .F1(\pg.n1686[2] ), 
    .COUT1(\pg.n22668 ), .COUT0(\pg.n48305 ));
  pg_SLICE_928 \pg.SLICE_928 ( .D1(\pg.n48962 ), .D0(\pg.n22665 ), 
    .C0(VCC_net), .B0(\pg.n3015_adj_765 ), .CIN0(\pg.n22665 ), 
    .CIN1(\pg.n48962 ), .F0(\pg.n3079_adj_3070[30] ), .COUT0(\pg.n48962 ));
  pg_SLICE_929 \pg.SLICE_929 ( .D1(\pg.n48959 ), .C1(VCC_net), 
    .B1(\pg.n3016_adj_739 ), .D0(\pg.n22663 ), .C0(VCC_net), 
    .B0(\pg.n3017_adj_774 ), .CIN0(\pg.n22663 ), .CIN1(\pg.n48959 ), 
    .F0(\pg.n3079_adj_3070[28] ), .F1(\pg.n3079_adj_3070[29] ), 
    .COUT1(\pg.n22665 ), .COUT0(\pg.n48959 ));
  pg_SLICE_930 \pg.SLICE_930 ( .D1(\pg.n48953 ), .C1(VCC_net), 
    .B1(\pg.n3018_adj_768 ), .D0(\pg.n22661 ), .C0(VCC_net), 
    .B0(\pg.n3019_adj_721 ), .CIN0(\pg.n22661 ), .CIN1(\pg.n48953 ), 
    .F0(\pg.n3079_adj_3070[26] ), .F1(\pg.n3079_adj_3070[27] ), 
    .COUT1(\pg.n22663 ), .COUT0(\pg.n48953 ));
  pg_SLICE_931 \pg.SLICE_931 ( .D1(\pg.n48950 ), .C1(VCC_net), 
    .B1(\pg.n3020_adj_786 ), .D0(\pg.n22659 ), .C0(VCC_net), 
    .B0(\pg.n3021_adj_727 ), .CIN0(\pg.n22659 ), .CIN1(\pg.n48950 ), 
    .F0(\pg.n3079_adj_3070[24] ), .F1(\pg.n3079_adj_3070[25] ), 
    .COUT1(\pg.n22661 ), .COUT0(\pg.n48950 ));
  pg_SLICE_932 \pg.SLICE_932 ( .D1(\pg.n48947 ), .C1(VCC_net), 
    .B1(\pg.n3022_adj_724 ), .D0(\pg.n22657 ), .C0(VCC_net), 
    .B0(\pg.n3023_adj_749 ), .CIN0(\pg.n22657 ), .CIN1(\pg.n48947 ), 
    .F0(\pg.n3079_adj_3070[22] ), .F1(\pg.n3079_adj_3070[23] ), 
    .COUT1(\pg.n22659 ), .COUT0(\pg.n48947 ));
  pg_SLICE_933 \pg.SLICE_933 ( .D1(\pg.n48944 ), .C1(VCC_net), 
    .B1(\pg.n3024_adj_757 ), .D0(\pg.n22655 ), .C0(VCC_net), 
    .B0(\pg.n3025_adj_733 ), .CIN0(\pg.n22655 ), .CIN1(\pg.n48944 ), 
    .F0(\pg.n3079_adj_3070[20] ), .F1(\pg.n3079_adj_3070[21] ), 
    .COUT1(\pg.n22657 ), .COUT0(\pg.n48944 ));
  pg_SLICE_934 \pg.SLICE_934 ( .D1(\pg.n48941 ), .C1(VCC_net), 
    .B1(\pg.n3026_adj_746 ), .D0(\pg.n22653 ), .C0(VCC_net), 
    .B0(\pg.n3027_adj_696 ), .CIN0(\pg.n22653 ), .CIN1(\pg.n48941 ), 
    .F0(\pg.n3079_adj_3070[18] ), .F1(\pg.n3079_adj_3070[19] ), 
    .COUT1(\pg.n22655 ), .COUT0(\pg.n48941 ));
  pg_SLICE_935 \pg.SLICE_935 ( .D1(\pg.n48938 ), .C1(VCC_net), 
    .B1(\pg.n3028_adj_706 ), .D0(\pg.n22651 ), .C0(VCC_net), 
    .B0(\pg.n3029_adj_736 ), .CIN0(\pg.n22651 ), .CIN1(\pg.n48938 ), 
    .F0(\pg.n3079_adj_3070[16] ), .F1(\pg.n3079_adj_3070[17] ), 
    .COUT1(\pg.n22653 ), .COUT0(\pg.n48938 ));
  pg_SLICE_936 \pg.SLICE_936 ( .D1(\pg.n48935 ), .C1(VCC_net), 
    .B1(\pg.n3030_adj_703 ), .D0(\pg.n22649 ), .C0(VCC_net), 
    .B0(\pg.n3031_adj_729 ), .CIN0(\pg.n22649 ), .CIN1(\pg.n48935 ), 
    .F0(\pg.n3079_adj_3070[14] ), .F1(\pg.n3079_adj_3070[15] ), 
    .COUT1(\pg.n22651 ), .COUT0(\pg.n48935 ));
  pg_SLICE_937 \pg.SLICE_937 ( .D1(\pg.n48932 ), .C1(VCC_net), 
    .B1(\pg.n3032_adj_752 ), .D0(\pg.n22647 ), .C0(VCC_net), 
    .B0(\pg.n3033_adj_742 ), .CIN0(\pg.n22647 ), .CIN1(\pg.n48932 ), 
    .F0(\pg.n3079_adj_3070[12] ), .F1(\pg.n3079_adj_3070[13] ), 
    .COUT1(\pg.n22649 ), .COUT0(\pg.n48932 ));
  pg_SLICE_938 \pg.SLICE_938 ( .D1(\pg.n48929 ), .C1(VCC_net), 
    .B1(\pg.n3034_adj_700 ), .D0(\pg.n22645 ), .B0(\pg.n3035_adj_718 ), 
    .CIN0(\pg.n22645 ), .CIN1(\pg.n48929 ), .F0(\pg.n3079_adj_3070[10] ), 
    .F1(\pg.n3079_adj_3070[11] ), .COUT1(\pg.n22647 ), .COUT0(\pg.n48929 ));
  pg_SLICE_939 \pg.SLICE_939 ( .D1(\pg.n48926 ), .C1(VCC_net), .B1(\pg.n3036 ), 
    .D0(\pg.n22643 ), .C0(VCC_net), .B0(\pg.n3037 ), .CIN0(\pg.n22643 ), 
    .CIN1(\pg.n48926 ), .F0(\pg.n3079_adj_3070[8] ), 
    .F1(\pg.n3079_adj_3070[9] ), .COUT1(\pg.n22645 ), .COUT0(\pg.n48926 ));
  pg_SLICE_940 \pg.SLICE_940 ( .D1(\pg.n48923 ), .C1(VCC_net), .B1(\pg.n3038 ), 
    .D0(\pg.n22641 ), .C0(VCC_net), .B0(\pg.n3039 ), .CIN0(\pg.n22641 ), 
    .CIN1(\pg.n48923 ), .F0(\pg.n3079_adj_3070[6] ), 
    .F1(\pg.n3079_adj_3070[7] ), .COUT1(\pg.n22643 ), .COUT0(\pg.n48923 ));
  pg_SLICE_941 \pg.SLICE_941 ( .D1(\pg.n48920 ), .C1(VCC_net), .B1(\pg.n3040 ), 
    .D0(\pg.n22639 ), .B0(\pg.n3041 ), .CIN0(\pg.n22639 ), .CIN1(\pg.n48920 ), 
    .F0(\pg.n3079_adj_3070[4] ), .F1(\pg.n3079_adj_3070[5] ), 
    .COUT1(\pg.n22641 ), .COUT0(\pg.n48920 ));
  pg_SLICE_942 \pg.SLICE_942 ( .D1(\pg.n48917 ), .C1(VCC_net), 
    .B1(\pg.counter[3]_2 ), .CIN1(\pg.n48917 ), .F1(\pg.n3079_adj_3070[3] ), 
    .COUT1(\pg.n22639 ), .COUT0(\pg.n48917 ));
  pg_SLICE_943 \pg.SLICE_943 ( .D1(\pg.n48956 ), .C1(VCC_net), .B1(\pg.n2919 ), 
    .D0(\pg.n22635 ), .C0(VCC_net), .B0(\pg.n2920 ), .CIN0(\pg.n22635 ), 
    .CIN1(\pg.n48956 ), .F0(\pg.n2983_adj_3073[29] ), 
    .F1(\pg.n2983_adj_3073[30] ), .COUT0(\pg.n48956 ));
  pg_SLICE_944 \pg.SLICE_944 ( .D1(\pg.n48914 ), .C1(VCC_net), .B1(\pg.n2921 ), 
    .D0(\pg.n22633 ), .C0(VCC_net), .B0(\pg.n2922 ), .CIN0(\pg.n22633 ), 
    .CIN1(\pg.n48914 ), .F0(\pg.n2983_adj_3073[27] ), 
    .F1(\pg.n2983_adj_3073[28] ), .COUT1(\pg.n22635 ), .COUT0(\pg.n48914 ));
  pg_SLICE_945 \pg.SLICE_945 ( .D1(\pg.n48902 ), .C1(VCC_net), .B1(\pg.n2923 ), 
    .D0(\pg.n22631 ), .C0(VCC_net), .B0(\pg.n2924 ), .CIN0(\pg.n22631 ), 
    .CIN1(\pg.n48902 ), .F0(\pg.n2983_adj_3073[25] ), 
    .F1(\pg.n2983_adj_3073[26] ), .COUT1(\pg.n22633 ), .COUT0(\pg.n48902 ));
  pg_SLICE_946 \pg.SLICE_946 ( .D1(\pg.n48899 ), .C1(VCC_net), .B1(\pg.n2925 ), 
    .D0(\pg.n22629 ), .C0(VCC_net), .B0(\pg.n2926 ), .CIN0(\pg.n22629 ), 
    .CIN1(\pg.n48899 ), .F0(\pg.n2983_adj_3073[23] ), 
    .F1(\pg.n2983_adj_3073[24] ), .COUT1(\pg.n22631 ), .COUT0(\pg.n48899 ));
  pg_SLICE_947 \pg.SLICE_947 ( .D1(\pg.n48896 ), .C1(VCC_net), .B1(\pg.n2927 ), 
    .D0(\pg.n22627 ), .C0(VCC_net), .B0(\pg.n2928 ), .CIN0(\pg.n22627 ), 
    .CIN1(\pg.n48896 ), .F0(\pg.n2983_adj_3073[21] ), 
    .F1(\pg.n2983_adj_3073[22] ), .COUT1(\pg.n22629 ), .COUT0(\pg.n48896 ));
  pg_SLICE_948 \pg.SLICE_948 ( .D1(\pg.n48893 ), .C1(VCC_net), .B1(\pg.n2929 ), 
    .D0(\pg.n22625 ), .C0(VCC_net), .B0(\pg.n2930 ), .CIN0(\pg.n22625 ), 
    .CIN1(\pg.n48893 ), .F0(\pg.n2983_adj_3073[19] ), 
    .F1(\pg.n2983_adj_3073[20] ), .COUT1(\pg.n22627 ), .COUT0(\pg.n48893 ));
  pg_SLICE_949 \pg.SLICE_949 ( .D1(\pg.n48890 ), .C1(VCC_net), .B1(\pg.n2931 ), 
    .D0(\pg.n22623 ), .C0(VCC_net), .B0(\pg.n2932 ), .CIN0(\pg.n22623 ), 
    .CIN1(\pg.n48890 ), .F0(\pg.n2983_adj_3073[17] ), 
    .F1(\pg.n2983_adj_3073[18] ), .COUT1(\pg.n22625 ), .COUT0(\pg.n48890 ));
  pg_SLICE_950 \pg.SLICE_950 ( .D1(\pg.n48887 ), .C1(VCC_net), .B1(\pg.n2933 ), 
    .D0(\pg.n22621 ), .C0(VCC_net), .B0(\pg.n2934 ), .CIN0(\pg.n22621 ), 
    .CIN1(\pg.n48887 ), .F0(\pg.n2983_adj_3073[15] ), 
    .F1(\pg.n2983_adj_3073[16] ), .COUT1(\pg.n22623 ), .COUT0(\pg.n48887 ));
  pg_SLICE_951 \pg.SLICE_951 ( .D1(\pg.n48884 ), .C1(VCC_net), .B1(\pg.n2935 ), 
    .D0(\pg.n22619 ), .C0(VCC_net), .B0(\pg.n2936 ), .CIN0(\pg.n22619 ), 
    .CIN1(\pg.n48884 ), .F0(\pg.n2983_adj_3073[13] ), 
    .F1(\pg.n2983_adj_3073[14] ), .COUT1(\pg.n22621 ), .COUT0(\pg.n48884 ));
  pg_SLICE_952 \pg.SLICE_952 ( .D1(\pg.n48881 ), .C1(VCC_net), .B1(\pg.n2937 ), 
    .D0(\pg.n22617 ), .B0(\pg.n2938 ), .CIN0(\pg.n22617 ), .CIN1(\pg.n48881 ), 
    .F0(\pg.n2983_adj_3073[11] ), .F1(\pg.n2983_adj_3073[12] ), 
    .COUT1(\pg.n22619 ), .COUT0(\pg.n48881 ));
  pg_SLICE_953 \pg.SLICE_953 ( .D1(\pg.n48878 ), .C1(VCC_net), .B1(\pg.n2939 ), 
    .D0(\pg.n22615 ), .C0(VCC_net), .B0(\pg.n2940 ), .CIN0(\pg.n22615 ), 
    .CIN1(\pg.n48878 ), .F0(\pg.n2983_adj_3073[9] ), 
    .F1(\pg.n2983_adj_3073[10] ), .COUT1(\pg.n22617 ), .COUT0(\pg.n48878 ));
  pg_SLICE_954 \pg.SLICE_954 ( .D1(\pg.n48875 ), .C1(VCC_net), .B1(\pg.n2941 ), 
    .D0(\pg.n22613 ), .C0(VCC_net), .B0(\pg.n2942 ), .CIN0(\pg.n22613 ), 
    .CIN1(\pg.n48875 ), .F0(\pg.n2983_adj_3073[7] ), 
    .F1(\pg.n2983_adj_3073[8] ), .COUT1(\pg.n22615 ), .COUT0(\pg.n48875 ));
  pg_SLICE_955 \pg.SLICE_955 ( .D1(\pg.n48872 ), .C1(VCC_net), .B1(\pg.n2943 ), 
    .D0(\pg.n22611 ), .B0(\pg.n2944 ), .CIN0(\pg.n22611 ), .CIN1(\pg.n48872 ), 
    .F0(\pg.n2983_adj_3073[5] ), .F1(\pg.n2983_adj_3073[6] ), 
    .COUT1(\pg.n22613 ), .COUT0(\pg.n48872 ));
  pg_SLICE_956 \pg.SLICE_956 ( .D1(\pg.n48869 ), .C1(VCC_net), .B1(\pg.n365 ), 
    .CIN1(\pg.n48869 ), .F1(\pg.n2983_adj_3073[4] ), .COUT1(\pg.n22611 ), 
    .COUT0(\pg.n48869 ));
  pg_SLICE_957 \pg.SLICE_957 ( .D1(\pg.n48911 ), .D0(\pg.n22608 ), 
    .C0(VCC_net), .B0(\pg.n2823_adj_924 ), .CIN0(\pg.n22608 ), 
    .CIN1(\pg.n48911 ), .F0(\pg.n2887[30] ), .COUT0(\pg.n48911 ));
  pg_SLICE_958 \pg.SLICE_958 ( .D1(\pg.n48908 ), .C1(VCC_net), 
    .B1(\pg.n2824_adj_930 ), .D0(\pg.n22606 ), .C0(VCC_net), 
    .B0(\pg.n2825_adj_922 ), .CIN0(\pg.n22606 ), .CIN1(\pg.n48908 ), 
    .F0(\pg.n2887[28] ), .F1(\pg.n2887[29] ), .COUT1(\pg.n22608 ), 
    .COUT0(\pg.n48908 ));
  pg_SLICE_959 \pg.SLICE_959 ( .D1(\pg.n48905 ), .C1(VCC_net), 
    .B1(\pg.n2826_adj_926 ), .D0(\pg.n22604 ), .C0(VCC_net), 
    .B0(\pg.n2827_adj_920 ), .CIN0(\pg.n22604 ), .CIN1(\pg.n48905 ), 
    .F0(\pg.n2887[26] ), .F1(\pg.n2887[27] ), .COUT1(\pg.n22606 ), 
    .COUT0(\pg.n48905 ));
  pg_SLICE_960 \pg.SLICE_960 ( .D1(\pg.n48860 ), .C1(VCC_net), 
    .B1(\pg.n2828_adj_932 ), .D0(\pg.n22602 ), .C0(VCC_net), 
    .B0(\pg.n2829_adj_945 ), .CIN0(\pg.n22602 ), .CIN1(\pg.n48860 ), 
    .F0(\pg.n2887[24] ), .F1(\pg.n2887[25] ), .COUT1(\pg.n22604 ), 
    .COUT0(\pg.n48860 ));
  myvga_SLICE_961 \myvga.SLICE_961 ( .DI0(\myvga.row_9__N_1[9] ), 
    .D1(\myvga.n51167 ), .D0(\myvga.n21243 ), .B0(\row[9] ), .CE(row_0__N_29), 
    .LSR(row_0__N_30), .CLK(int25clk), .CIN0(\myvga.n21243 ), 
    .CIN1(\myvga.n51167 ), .Q0(\row[9] ), .F0(\myvga.row_9__N_1[9] ), 
    .COUT0(\myvga.n51167 ));
  myvga_SLICE_962 \myvga.SLICE_962 ( .DI1(\myvga.row_9__N_1[8] ), 
    .DI0(\myvga.row_9__N_1[7] ), .D1(\myvga.n51164 ), .B1(\row[8] ), 
    .D0(\myvga.n21241 ), .B0(\row[7] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(int25clk), .CIN0(\myvga.n21241 ), .CIN1(\myvga.n51164 ), 
    .Q0(\row[7] ), .Q1(\row[8] ), .F0(\myvga.row_9__N_1[7] ), 
    .F1(\myvga.row_9__N_1[8] ), .COUT1(\myvga.n21243 ), .COUT0(\myvga.n51164 ));
  myvga_SLICE_963 \myvga.SLICE_963 ( .DI1(\myvga.row_9__N_1[6] ), 
    .DI0(\myvga.row_9__N_1[5] ), .D1(\myvga.n51161 ), .B1(\row[6] ), 
    .D0(\myvga.n21239 ), .B0(\row[5] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(int25clk), .CIN0(\myvga.n21239 ), .CIN1(\myvga.n51161 ), 
    .Q0(\row[5] ), .Q1(\row[6] ), .F0(\myvga.row_9__N_1[5] ), 
    .F1(\myvga.row_9__N_1[6] ), .COUT1(\myvga.n21241 ), .COUT0(\myvga.n51161 ));
  myvga_SLICE_964 \myvga.SLICE_964 ( .DI1(\myvga.row_9__N_1[4] ), 
    .DI0(\myvga.row_9__N_1[3] ), .D1(\myvga.n51158 ), .B1(\row[4] ), 
    .D0(\myvga.n21237 ), .B0(\row[3] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(int25clk), .CIN0(\myvga.n21237 ), .CIN1(\myvga.n51158 ), 
    .Q0(\row[3] ), .Q1(\row[4] ), .F0(\myvga.row_9__N_1[3] ), 
    .F1(\myvga.row_9__N_1[4] ), .COUT1(\myvga.n21239 ), .COUT0(\myvga.n51158 ));
  myvga_SLICE_965 \myvga.SLICE_965 ( .DI1(\myvga.row_9__N_1[2] ), 
    .DI0(\myvga.row_9__N_1[1] ), .D1(\myvga.n51155 ), .B1(\row[2] ), 
    .D0(\myvga.n21235 ), .B0(\row[1] ), .CE(row_0__N_29), .LSR(row_0__N_30), 
    .CLK(int25clk), .CIN0(\myvga.n21235 ), .CIN1(\myvga.n51155 ), 
    .Q0(\row[1] ), .Q1(\row[2] ), .F0(\myvga.row_9__N_1[1] ), 
    .F1(\myvga.row_9__N_1[2] ), .COUT1(\myvga.n21237 ), .COUT0(\myvga.n51155 ));
  myvga_SLICE_966 \myvga.SLICE_966 ( .DI1(\myvga.row_9__N_1[0] ), 
    .D1(\myvga.n51152 ), .C1(VCC_net), .B1(\row[0] ), .CE(row_0__N_29), 
    .LSR(row_0__N_30), .CLK(int25clk), .CIN1(\myvga.n51152 ), .Q1(\row[0] ), 
    .F1(\myvga.row_9__N_1[0] ), .COUT1(\myvga.n21235 ), .COUT0(\myvga.n51152 ));
  myvga_SLICE_967 \myvga.SLICE_967 ( .DI0(\myvga.col_9__N_31[9] ), 
    .D1(\myvga.n51227 ), .D0(\myvga.n21344 ), .C0(\col[9] ), .LSR(col_0__N_50), 
    .CLK(int25clk), .CIN0(\myvga.n21344 ), .CIN1(\myvga.n51227 ), 
    .Q0(\col[9] ), .F0(\myvga.col_9__N_31[9] ), .COUT0(\myvga.n51227 ));
  myvga_SLICE_968 \myvga.SLICE_968 ( .DI1(\myvga.col_9__N_31[8] ), 
    .DI0(\myvga.col_9__N_31[7] ), .D1(\myvga.n51224 ), .C1(\col[8] ), 
    .D0(\myvga.n21342 ), .C0(\col[7] ), .LSR(col_0__N_50), .CLK(int25clk), 
    .CIN0(\myvga.n21342 ), .CIN1(\myvga.n51224 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\myvga.col_9__N_31[7] ), .F1(\myvga.col_9__N_31[8] ), 
    .COUT1(\myvga.n21344 ), .COUT0(\myvga.n51224 ));
  myvga_SLICE_969 \myvga.SLICE_969 ( .DI1(\myvga.col_9__N_31[6] ), 
    .DI0(\myvga.col_9__N_31[5] ), .D1(\myvga.n51221 ), .C1(\col[6] ), 
    .D0(\myvga.n21340 ), .C0(\col[5] ), .LSR(col_0__N_50), .CLK(int25clk), 
    .CIN0(\myvga.n21340 ), .CIN1(\myvga.n51221 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\myvga.col_9__N_31[5] ), .F1(\myvga.col_9__N_31[6] ), 
    .COUT1(\myvga.n21342 ), .COUT0(\myvga.n51221 ));
  myvga_SLICE_970 \myvga.SLICE_970 ( .DI1(\myvga.col_9__N_31[4] ), 
    .DI0(\myvga.col_9__N_31[3] ), .D1(\myvga.n51218 ), .C1(\col[4] ), 
    .D0(\myvga.n21338 ), .C0(\col[3] ), .LSR(col_0__N_50), .CLK(int25clk), 
    .CIN0(\myvga.n21338 ), .CIN1(\myvga.n51218 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\myvga.col_9__N_31[3] ), .F1(\myvga.col_9__N_31[4] ), 
    .COUT1(\myvga.n21340 ), .COUT0(\myvga.n51218 ));
  myvga_SLICE_971 \myvga.SLICE_971 ( .DI1(\myvga.col_9__N_31[2] ), 
    .DI0(\myvga.col_9__N_31[1] ), .D1(\myvga.n51215 ), .C1(\col[2] ), 
    .D0(\myvga.n21336 ), .C0(\col[1] ), .LSR(col_0__N_50), .CLK(int25clk), 
    .CIN0(\myvga.n21336 ), .CIN1(\myvga.n51215 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\myvga.col_9__N_31[1] ), .F1(\myvga.col_9__N_31[2] ), 
    .COUT1(\myvga.n21338 ), .COUT0(\myvga.n51215 ));
  myvga_SLICE_972 \myvga.SLICE_972 ( .DI1(\myvga.col_9__N_31[0] ), 
    .D1(\myvga.n51143 ), .C1(\col[0] ), .B1(VCC_net), .LSR(col_0__N_50), 
    .CLK(int25clk), .CIN1(\myvga.n51143 ), .Q1(\col[0] ), 
    .F1(\myvga.col_9__N_31[0] ), .COUT1(\myvga.n21336 ), 
    .COUT0(\myvga.n51143 ));
  nes_control_SLICE_973 \nes_control.SLICE_973 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[16] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[15] ), .D1(\nes_control.n51251 ), 
    .C1(\nes_control.clk_div_count[16] ), .D0(\nes_control.n21361 ), 
    .C0(\nes_control.clk_div_count[15] ), .CLK(\nes_control.clk ), 
    .CIN0(\nes_control.n21361 ), .CIN1(\nes_control.n51251 ), 
    .Q0(\nes_control.clk_div_count[15] ), .Q1(\nes_control.clk_div_count[16] ), 
    .F0(\nes_control.clk_div_count_16__N_51[15] ), 
    .F1(\nes_control.clk_div_count_16__N_51[16] ), 
    .COUT0(\nes_control.n51251 ));
  nes_control_SLICE_974 \nes_control.SLICE_974 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[14] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[13] ), .D1(\nes_control.n51248 ), 
    .C1(\nes_control.clk_div_count[14] ), .D0(\nes_control.n21359 ), 
    .C0(\nes_control.clk_div_count[13] ), .CLK(\nes_control.clk ), 
    .CIN0(\nes_control.n21359 ), .CIN1(\nes_control.n51248 ), 
    .Q0(\nes_control.clk_div_count[13] ), .Q1(\nes_control.clk_div_count[14] ), 
    .F0(\nes_control.clk_div_count_16__N_51[13] ), 
    .F1(\nes_control.clk_div_count_16__N_51[14] ), 
    .COUT1(\nes_control.n21361 ), .COUT0(\nes_control.n51248 ));
  nes_control_SLICE_975 \nes_control.SLICE_975 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[12] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[11] ), .D1(\nes_control.n51245 ), 
    .C1(\nes_control.clk_div_count[12] ), .D0(\nes_control.n21357 ), 
    .C0(\nes_control.clk_div_count[11] ), .CLK(\nes_control.clk ), 
    .CIN0(\nes_control.n21357 ), .CIN1(\nes_control.n51245 ), 
    .Q0(\nes_control.clk_div_count[11] ), .Q1(\nes_control.clk_div_count[12] ), 
    .F0(\nes_control.clk_div_count_16__N_51[11] ), 
    .F1(\nes_control.clk_div_count_16__N_51[12] ), 
    .COUT1(\nes_control.n21359 ), .COUT0(\nes_control.n51245 ));
  nes_control_SLICE_976 \nes_control.SLICE_976 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[10] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[9] ), .D1(\nes_control.n51242 ), 
    .C1(\nes_control.clk_div_count[10] ), .D0(\nes_control.n21355 ), 
    .C0(\nes_control.clk_div_count[9] ), .CLK(\nes_control.clk ), 
    .CIN0(\nes_control.n21355 ), .CIN1(\nes_control.n51242 ), 
    .Q0(\nes_control.clk_div_count[9] ), .Q1(\nes_control.clk_div_count[10] ), 
    .F0(\nes_control.clk_div_count_16__N_51[9] ), 
    .F1(\nes_control.clk_div_count_16__N_51[10] ), 
    .COUT1(\nes_control.n21357 ), .COUT0(\nes_control.n51242 ));
  nes_control_SLICE_977 \nes_control.SLICE_977 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[8] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[7] ), .D1(\nes_control.n51239 ), 
    .C1(\nes_control.clk_div_count[8] ), .D0(\nes_control.n21353 ), 
    .C0(\nes_control.clk_div_count[7] ), .CLK(\nes_control.clk ), 
    .CIN0(\nes_control.n21353 ), .CIN1(\nes_control.n51239 ), 
    .Q0(\nes_control.clk_div_count[7] ), .Q1(\nes_control.clk_div_count[8] ), 
    .F0(\nes_control.clk_div_count_16__N_51[7] ), 
    .F1(\nes_control.clk_div_count_16__N_51[8] ), .COUT1(\nes_control.n21355 ), 
    .COUT0(\nes_control.n51239 ));
  nes_control_SLICE_978 \nes_control.SLICE_978 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[6] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[5] ), .D1(\nes_control.n51236 ), 
    .C1(\nes_control.n11 ), .D0(\nes_control.n21351 ), .C0(\nes_control.n12 ), 
    .CLK(\nes_control.clk ), .CIN0(\nes_control.n21351 ), 
    .CIN1(\nes_control.n51236 ), .Q0(\nes_control.n12 ), 
    .Q1(\nes_control.n11 ), .F0(\nes_control.clk_div_count_16__N_51[5] ), 
    .F1(\nes_control.clk_div_count_16__N_51[6] ), .COUT1(\nes_control.n21353 ), 
    .COUT0(\nes_control.n51236 ));
  nes_control_SLICE_979 \nes_control.SLICE_979 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[4] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[3] ), .D1(\nes_control.n51233 ), 
    .C1(\nes_control.n13 ), .D0(\nes_control.n21349 ), .C0(\nes_control.n14 ), 
    .CLK(\nes_control.clk ), .CIN0(\nes_control.n21349 ), 
    .CIN1(\nes_control.n51233 ), .Q0(\nes_control.n14 ), 
    .Q1(\nes_control.n13 ), .F0(\nes_control.clk_div_count_16__N_51[3] ), 
    .F1(\nes_control.clk_div_count_16__N_51[4] ), .COUT1(\nes_control.n21351 ), 
    .COUT0(\nes_control.n51233 ));
  nes_control_SLICE_980 \nes_control.SLICE_980 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[2] ), 
    .DI0(\nes_control.clk_div_count_16__N_51[1] ), .D1(\nes_control.n51230 ), 
    .C1(\nes_control.n15 ), .D0(\nes_control.n21347 ), .C0(\nes_control.n16 ), 
    .CLK(\nes_control.clk ), .CIN0(\nes_control.n21347 ), 
    .CIN1(\nes_control.n51230 ), .Q0(\nes_control.n16 ), 
    .Q1(\nes_control.n15 ), .F0(\nes_control.clk_div_count_16__N_51[1] ), 
    .F1(\nes_control.clk_div_count_16__N_51[2] ), .COUT1(\nes_control.n21349 ), 
    .COUT0(\nes_control.n51230 ));
  nes_control_SLICE_981 \nes_control.SLICE_981 ( 
    .DI1(\nes_control.clk_div_count_16__N_51[0] ), .D1(\nes_control.n51149 ), 
    .C1(\nes_control.n17 ), .B1(VCC_net), .CLK(\nes_control.clk ), 
    .CIN1(\nes_control.n51149 ), .Q1(\nes_control.n17 ), 
    .F1(\nes_control.clk_div_count_16__N_51[0] ), .COUT1(\nes_control.n21347 ), 
    .COUT0(\nes_control.n51149 ));
  nes_control_SLICE_982 \nes_control.SLICE_982 ( 
    .DI0(\nes_control.clk_div_count[7].sig_000.FeedThruLUT ), 
    .D0(\nes_control.clk_div_count[7] ), .CLK(\nes_control.clk ), 
    .Q0(nes_clock_c), .F0(\nes_control.clk_div_count[7].sig_000.FeedThruLUT ));
  nes_control_SLICE_983 \nes_control.SLICE_983 ( 
    .DI1(\nes_control.clk_div_count[11].sig_014.FeedThruLUT ), 
    .DI0(\nes_control.clk_div_count[10].sig_001.FeedThruLUT ), 
    .C1(\nes_control.clk_div_count[11] ), .D0(\nes_control.clk_div_count[10] ), 
    .CLK(\nes_control.clk ), .Q0(\nes_control.NEScount[2] ), 
    .Q1(\nes_control.NEScount[3] ), 
    .F0(\nes_control.clk_div_count[10].sig_001.FeedThruLUT ), 
    .F1(\nes_control.clk_div_count[11].sig_014.FeedThruLUT ));
  nes_control_SLICE_984 \nes_control.SLICE_984 ( 
    .DI0(\nes_control.shift_reg[6].sig_002.FeedThruLUT ), 
    .D0(\nes_control.shift_reg[6] ), .CLK(nes_clock_c), 
    .Q0(\nes_control.shift_reg[7] ), 
    .F0(\nes_control.shift_reg[6].sig_002.FeedThruLUT ));
  nes_control_SLICE_985 \nes_control.SLICE_985 ( 
    .DI1(\nes_control.shift_reg[4].sig_004.FeedThruLUT ), 
    .DI0(\nes_control.shift_reg[5].sig_003.FeedThruLUT ), 
    .D1(\nes_control.shift_reg[4] ), .D0(\nes_control.shift_reg[5] ), 
    .CLK(nes_clock_c), .Q0(\nes_control.shift_reg[6] ), 
    .Q1(\nes_control.shift_reg[5] ), 
    .F0(\nes_control.shift_reg[5].sig_003.FeedThruLUT ), 
    .F1(\nes_control.shift_reg[4].sig_004.FeedThruLUT ));
  nes_control_SLICE_987 \nes_control.SLICE_987 ( 
    .DI1(\nes_control.shift_reg[2].sig_006.FeedThruLUT ), 
    .DI0(\nes_control.shift_reg[3].sig_005.FeedThruLUT ), 
    .D1(\nes_control.shift_reg[2] ), .D0(\nes_control.shift_reg[3] ), 
    .CLK(nes_clock_c), .Q0(\nes_control.shift_reg[4] ), 
    .Q1(\nes_control.shift_reg[3] ), 
    .F0(\nes_control.shift_reg[3].sig_005.FeedThruLUT ), 
    .F1(\nes_control.shift_reg[2].sig_006.FeedThruLUT ));
  nes_control_SLICE_989 \nes_control.SLICE_989 ( 
    .DI1(\nes_control.shift_reg[0].sig_008.FeedThruLUT ), 
    .DI0(\nes_control.shift_reg[1].sig_007.FeedThruLUT ), 
    .D1(\nes_control.shift_reg[0] ), .D0(\nes_control.shift_reg[1] ), 
    .CLK(nes_clock_c), .Q0(\nes_control.shift_reg[2] ), 
    .Q1(\nes_control.shift_reg[1] ), 
    .F0(\nes_control.shift_reg[1].sig_007.FeedThruLUT ), 
    .F1(\nes_control.shift_reg[0].sig_008.FeedThruLUT ));
  nes_control_SLICE_991 \nes_control.SLICE_991 ( 
    .DI0(\nes_control.clk_div_count[16].sig_009.FeedThruLUT ), 
    .D0(\nes_control.clk_div_count[16] ), .CLK(\nes_control.clk ), 
    .Q0(\nes_control.NEScount[8] ), 
    .F0(\nes_control.clk_div_count[16].sig_009.FeedThruLUT ));
  nes_control_SLICE_992 \nes_control.SLICE_992 ( 
    .DI1(\nes_control.clk_div_count[14].sig_011.FeedThruLUT ), 
    .DI0(\nes_control.clk_div_count[15].sig_010.FeedThruLUT ), 
    .D1(\nes_control.clk_div_count[14] ), .D0(\nes_control.clk_div_count[15] ), 
    .CLK(\nes_control.clk ), .Q0(\nes_control.NEScount[7] ), 
    .Q1(\nes_control.NEScount[6] ), 
    .F0(\nes_control.clk_div_count[15].sig_010.FeedThruLUT ), 
    .F1(\nes_control.clk_div_count[14].sig_011.FeedThruLUT ));
  nes_control_SLICE_994 \nes_control.SLICE_994 ( 
    .DI1(\nes_control.clk_div_count[12].sig_013.FeedThruLUT ), 
    .DI0(\nes_control.clk_div_count[13].sig_012.FeedThruLUT ), 
    .D1(\nes_control.clk_div_count[12] ), .D0(\nes_control.clk_div_count[13] ), 
    .CLK(\nes_control.clk ), .Q0(\nes_control.NEScount[5] ), 
    .Q1(\nes_control.NEScount[4] ), 
    .F0(\nes_control.clk_div_count[13].sig_012.FeedThruLUT ), 
    .F1(\nes_control.clk_div_count[12].sig_013.FeedThruLUT ));
  nes_control_SLICE_997 \nes_control.SLICE_997 ( 
    .DI1(\nes_control.clk_div_count[8].sig_016.FeedThruLUT ), 
    .DI0(\nes_control.clk_div_count[9].sig_015.FeedThruLUT ), 
    .D1(\nes_control.clk_div_count[8] ), .D0(\nes_control.clk_div_count[9] ), 
    .CLK(\nes_control.clk ), .Q0(\nes_control.NEScount[1] ), 
    .Q1(\nes_control.NEScount[0] ), 
    .F0(\nes_control.clk_div_count[9].sig_015.FeedThruLUT ), 
    .F1(\nes_control.clk_div_count[8].sig_016.FeedThruLUT ));
  pg_SLICE_999 \pg.SLICE_999 ( .D1(\pg.n1799 ), .C1(\pg.n1773 ), 
    .A1(\pg.n1831[24] ), .D0(\pg.n1703 ), .C0(\pg.n1677 ), .B0(\pg.n1735[24] ), 
    .F0(\pg.n1773 ), .F1(\pg.n1869 ));
  pg_SLICE_1000 \pg.SLICE_1000 ( .D1(\pg.n9 ), .C1(\pg.n14_c ), 
    .B1(\pg.n1768 ), .A1(\pg.n1773 ), .D0(\pg.n1767 ), .C0(\pg.n1771 ), 
    .B0(\pg.n1769 ), .A0(\pg.n1770 ), .F0(\pg.n14_c ), .F1(\pg.n1799 ));
  pg_SLICE_1001 \pg.SLICE_1001 ( .D1(\pg.n2023[22] ), .C1(\pg.n1967 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[22] ), .C0(\pg.n1871 ), .A0(\pg.n1895 ), 
    .F0(\pg.n1967 ), .F1(\pg.n2063_adj_165 ));
  pg_SLICE_1002 \pg.SLICE_1002 ( .D1(\pg.n1959_adj_318 ), .C1(\pg.n16 ), 
    .B1(\pg.n17 ), .A1(\pg.n1967 ), .D0(\pg.n1960_adj_315 ), 
    .C0(\pg.n4_adj_311 ), .B0(\pg.n1968 ), .A0(\pg.n12_adj_314 ), 
    .F0(\pg.n16 ), .F1(\pg.n1991 ));
  pg_SLICE_1003 \pg.SLICE_1003 ( .D1(\pg.n2183 ), .C1(\pg.n2154_adj_172 ), 
    .A1(\pg.n2215[27] ), .D0(\pg.n2119[27] ), .C0(\pg.n2058_adj_324 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2154_adj_172 ), .F1(\pg.n2250_adj_174 ));
  pg_SLICE_1004 \pg.SLICE_1004 ( .D1(\pg.n22 ), .C1(\pg.n18_adj_357 ), 
    .B1(\pg.n2153_adj_334 ), .A1(\pg.n2154_adj_172 ), .D0(\pg.n2119[26] ), 
    .C0(\pg.n2151_adj_355 ), .B0(\pg.n2087 ), .A0(\pg.n2059_adj_327 ), 
    .F0(\pg.n18_adj_357 ), .F1(\pg.n2183 ));
  pg_SLICE_1005 \pg.SLICE_1005 ( .D1(\pg.n2215[22] ), .C1(\pg.n2159_adj_167 ), 
    .B1(\pg.n2183 ), .D0(\pg.n2119[22] ), .C0(\pg.n2063_adj_165 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2159_adj_167 ), .F1(\pg.n2255_adj_176 ));
  pg_SLICE_1006 \pg.SLICE_1006 ( .D1(\pg.n22_adj_376 ), .C1(\pg.n16_adj_375 ), 
    .B1(\pg.n2256 ), .A1(\pg.n2258 ), .D0(\pg.n2215[27] ), 
    .C0(\pg.n2255_adj_176 ), .B0(\pg.n2154_adj_172 ), .A0(\pg.n2183 ), 
    .F0(\pg.n16_adj_375 ), .F1(\pg.n24 ));
  pg_SLICE_1007 \pg.SLICE_1007 ( .D1(\pg.n1159[26] ), .C1(\pg.n4 ), 
    .B1(\pg.n219 ), .A1(\pg.n100 ), .D0(\pg.n100 ), .C0(\pg.n5_c ), 
    .B0(\pg.n220 ), .A0(\pg.n98 ), .F0(\pg.n4 ), .F1(n1195_adj_3112));
  pg_SLICE_1009 \pg.SLICE_1009 ( .D1(n1266_adj_3124), .C1(n1223_adj_3118), 
    .B1(n106), .D0(\pg.n1193 ), .C0(n29180), .B0(\pg.n1192 ), .A0(\pg.n1191 ), 
    .F0(n1223_adj_3118), .F1(n1297_adj_3130));
  pg_SLICE_1010 \pg.SLICE_1010 ( .D1(\pg.n1255[29] ), .C1(\pg.n1192 ), 
    .B1(n1223_adj_3118), .D0(\pg.n219 ), .C0(\pg.n1159[29] ), .B0(\pg.n4 ), 
    .A0(\pg.n220 ), .F0(\pg.n1192 ), .F1(\pg.n1288 ));
  pg_SLICE_1011 \pg.SLICE_1011 ( .D1(\pg.n1288 ), .C1(\pg.n4_adj_217 ), 
    .B1(\pg.n1287 ), .A1(\pg.n1289 ), .D0(\pg.n1290 ), .C0(\pg.n6 ), 
    .B0(\pg.n99_adj_216 ), .A0(n1293_adj_3126), .F0(\pg.n4_adj_217 ), 
    .F1(\pg.n1319 ));
  pg_SLICE_1012 \pg.SLICE_1012 ( .D1(\pg.n1351[30] ), .C1(\pg.n1319 ), 
    .D0(\pg.n1351[28] ), .C0(\pg.n1351[30] ), .B0(\pg.n1289 ), .A0(\pg.n1319 ), 
    .F0(\pg.n6_adj_230 ), .F1(\pg.n1383_adj_2982 ));
  pg_SLICE_1013 \pg.SLICE_1013 ( .D1(\pg.n1447[18] ), .C1(\pg.n1415 ), 
    .B1(\pg.n108 ), .D0(\pg.n1384_adj_231 ), .C0(\pg.n4_adj_225 ), 
    .B0(\pg.n1386 ), .A0(\pg.n6_adj_230 ), .F0(\pg.n1415 ), .F1(\pg.n1491 ));
  pg_SLICE_1014 \pg.SLICE_1014 ( .D1(\pg.n1447[29] ), .C1(\pg.n1384_adj_231 ), 
    .A1(\pg.n1415 ), .D0(\pg.n1351[29] ), .C0(\pg.n1288 ), .B0(\pg.n1319 ), 
    .F0(\pg.n1384_adj_231 ), .F1(\pg.n1480_adj_257 ));
  pg_SLICE_1015 \pg.SLICE_1015 ( .D1(\pg.n1543[17] ), .C1(\pg.n1511 ), 
    .B1(\pg.n109 ), .D0(\pg.n1481_adj_258 ), .C0(\pg.n6_adj_256 ), 
    .B0(\pg.n1480_adj_257 ), .A0(\pg.n1479_adj_259 ), .F0(\pg.n1511 ), 
    .F1(\pg.n1588 ));
  pg_SLICE_1016 \pg.SLICE_1016 ( .D1(\pg.n1607 ), .C1(\pg.n1576 ), 
    .A1(\pg.n1639[29] ), .D0(\pg.n1543[29] ), .C0(\pg.n1480_adj_257 ), 
    .A0(\pg.n1511 ), .F0(\pg.n1576 ), .F1(\pg.n1672 ));
  pg_SLICE_1017 \pg.SLICE_1017 ( .D1(\pg.n1579 ), .C1(\pg.n8_adj_281 ), 
    .B1(\pg.n7 ), .A1(\pg.n1575 ), .D0(\pg.n1511 ), .C0(\pg.n1543[27] ), 
    .B0(\pg.n1482_adj_254 ), .A0(\pg.n1577 ), .F0(\pg.n8_adj_281 ), 
    .F1(\pg.n1607 ));
  pg_SLICE_1018 \pg.SLICE_1018 ( .D1(\pg.n1735[30] ), .C1(\pg.n1671 ), 
    .B1(\pg.n1703 ), .D0(\pg.n1639[30] ), .C0(\pg.n1575 ), .B0(\pg.n1607 ), 
    .F0(\pg.n1671 ), .F1(\pg.n1767 ));
  pg_SLICE_1019 \pg.SLICE_1019 ( .D1(\pg.n1735[15] ), .C1(\pg.n1703 ), 
    .B1(\pg.n111 ), .D0(\pg.n1673 ), .C0(\pg.n29028 ), .B0(\pg.n12 ), 
    .A0(\pg.n1674 ), .F0(\pg.n1703 ), .F1(\pg.n1782 ));
  pg_SLICE_1020 \pg.SLICE_1020 ( .D1(\pg.n1831[28] ), .C1(\pg.n1769 ), 
    .B1(\pg.n1799 ), .D0(\pg.n1735[28] ), .C0(\pg.n1673 ), .B0(\pg.n1703 ), 
    .F0(\pg.n1769 ), .F1(\pg.n1865 ));
  pg_SLICE_1021 \pg.SLICE_1021 ( .D1(\pg.n15 ), .C1(\pg.n14_adj_308 ), 
    .B1(\pg.n1865 ), .A1(\pg.n1867 ), .D0(\pg.n1870 ), .C0(\pg.n4_adj_307 ), 
    .B0(\pg.n1871 ), .A0(\pg.n1869 ), .F0(\pg.n14_adj_308 ), .F1(\pg.n1895 ));
  pg_SLICE_1022 \pg.SLICE_1022 ( .D1(\pg.n1927[26] ), .C1(\pg.n1867 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1771 ), .C0(\pg.n1831[26] ), .B0(\pg.n1799 ), 
    .F0(\pg.n1867 ), .F1(\pg.n1963_adj_317 ));
  pg_SLICE_1023 \pg.SLICE_1023 ( .D1(\pg.n2119[11] ), .C1(\pg.n2087 ), 
    .A1(\pg.n115 ), .D0(\pg.n19 ), .C0(\pg.n12_adj_326 ), 
    .B0(\pg.n2057_adj_331 ), .A0(\pg.n18 ), .F0(\pg.n2087 ), .F1(\pg.n2170 ));
  pg_SLICE_1024 \pg.SLICE_1024 ( .D1(\pg.n2215[28] ), .C1(\pg.n2153_adj_334 ), 
    .B1(\pg.n2183 ), .D0(\pg.n2119[28] ), .C0(\pg.n2057_adj_331 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2153_adj_334 ), .F1(\pg.n2249_adj_243 ));
  pg_SLICE_1025 \pg.SLICE_1025 ( .D1(\pg.n2311_adj_3056[9] ), .C1(\pg.n2279 ), 
    .B1(\pg.n117 ), .D0(\pg.n20_adj_377 ), .C0(\pg.n24 ), 
    .B0(\pg.n2251_adj_249 ), .A0(\pg.n2249_adj_243 ), .F0(\pg.n2279 ), 
    .F1(\pg.n2364 ));
  pg_SLICE_1026 \pg.SLICE_1026 ( .D1(\pg.n2348_adj_426 ), 
    .C1(\pg.n18_adj_408 ), .B1(\pg.n24_adj_417 ), .A1(\pg.n2353_adj_425 ), 
    .D0(\pg.n2346_adj_406 ), .C0(\pg.n2279 ), .B0(\pg.n2311_adj_3056[28] ), 
    .A0(\pg.n2249_adj_243 ), .F0(\pg.n18_adj_408 ), .F1(\pg.n26 ));
  pg_SLICE_1027 \pg.SLICE_1027 ( .D1(\pg.n2407_adj_3055[8] ), .C1(\pg.n2375 ), 
    .A1(\pg.n118 ), .D0(\pg.n2351_adj_429 ), .C0(\pg.n22_adj_424 ), 
    .B0(\pg.n26 ), .A0(\pg.n2343_adj_428 ), .F0(\pg.n2375 ), .F1(\pg.n2461 ));
  pg_SLICE_1028 \pg.SLICE_1028 ( .D1(\pg.n2407_adj_3055[22] ), 
    .C1(\pg.n2351_adj_429 ), .B1(\pg.n2375 ), .C0(\pg.n2311_adj_3056[22] ), 
    .B0(\pg.n2255_adj_176 ), .A0(\pg.n2279 ), .F0(\pg.n2351_adj_429 ), 
    .F1(\pg.n2447_adj_449 ));
  pg_SLICE_1029 \pg.SLICE_1029 ( .D1(\pg.n2503_adj_3064[25] ), 
    .C1(\pg.n2444_adj_457 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[25] ), 
    .C0(\pg.n2348_adj_426 ), .B0(\pg.n2375 ), .F0(\pg.n2444_adj_457 ), 
    .F1(\pg.n2540 ));
  pg_SLICE_1030 \pg.SLICE_1030 ( .D1(\pg.n2439_adj_460 ), 
    .C1(\pg.n2443_adj_459 ), .B1(\pg.n2444_adj_457 ), .A1(\pg.n2440_adj_458 ), 
    .D0(\pg.n2440_adj_458 ), .C0(\pg.n2503_adj_3064[29] ), .B0(\pg.n2540 ), 
    .A0(\pg.n2471 ), .F0(\pg.n18_adj_491 ), .F1(\pg.n25 ));
  pg_SLICE_1031 \pg.SLICE_1031 ( .D1(\pg.n3047 ), .C1(\pg.n3027 ), 
    .B1(\pg.n3079[18] ), .D0(\pg.n2983_adj_3090[18] ), 
    .C0(\pg.n2931_adj_1763 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3027 ), 
    .F1(\pg.n37 ));
  pg_SLICE_1032 \pg.SLICE_1032 ( .D1(\pg.n25_adj_517 ), .C1(\pg.n28_adj_512 ), 
    .B1(\pg.n26_adj_515 ), .A1(\pg.n27_adj_516 ), .D0(\pg.n3079[16] ), 
    .C0(\pg.n37 ), .B0(\pg.n3029 ), .A0(\pg.n3047 ), .F0(\pg.n28_adj_512 ), 
    .F1(\pg.n40 ));
  pg_SLICE_1033 \pg.SLICE_1033 ( .C1(\pg.n3019 ), .B1(\pg.n3047 ), 
    .A1(\pg.n3079[26] ), .D0(\pg.n2983_adj_3090[26] ), 
    .C0(\pg.n2923_adj_1777 ), .A0(\pg.n2951_adj_1758 ), .F0(\pg.n3019 ), 
    .F1(\pg.n53 ));
  pg_SLICE_1034 \pg.SLICE_1034 ( .D1(\pg.n31_adj_519 ), .C1(\pg.n32 ), 
    .B1(\pg.n30 ), .A1(\pg.n29 ), .D0(\pg.n3079[24] ), .C0(\pg.n53 ), 
    .B0(\pg.n3021 ), .A0(\pg.n3047 ), .F0(\pg.n32 ), .F1(\pg.n41_adj_521 ));
  pg_SLICE_1035 \pg.SLICE_1035 ( .D1(\pg.n3079[28] ), .C1(\pg.n21 ), 
    .B1(\pg.n3047 ), .A1(\pg.n3017 ), .D0(\pg.n3079[10] ), .C0(\pg.n3035 ), 
    .A0(\pg.n3047 ), .F0(\pg.n21 ), .F1(\pg.n30 ));
  pg_SLICE_1037 \pg.SLICE_1037 ( .D1(\pg.n3079[14] ), .C1(\pg.n47 ), 
    .B1(\pg.n3031 ), .A1(\pg.n3047 ), .D0(\pg.n3079[23] ), .C0(\pg.n3022 ), 
    .B0(\pg.n3047 ), .F0(\pg.n47 ), .F1(\pg.n31_adj_519 ));
  pg_SLICE_1039 \pg.SLICE_1039 ( .D1(\pg.n3047 ), .C1(\pg.n3028 ), 
    .A1(\pg.n3079[17] ), .D0(\pg.n2983_adj_3090[17] ), 
    .C0(\pg.n2932_adj_1809 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3028 ), 
    .F1(\pg.n35 ));
  pg_SLICE_1040 \pg.SLICE_1040 ( .D0(\pg.n3079[13] ), .C0(\pg.n35 ), 
    .B0(\pg.n3032 ), .A0(\pg.n3047 ), .F0(\pg.n24_adj_504 ));
  pg_SLICE_1041 \pg.SLICE_1041 ( .D1(\pg.n3047 ), .C1(\pg.n3030 ), 
    .A1(\pg.n3079[15] ), .D0(\pg.n2983_adj_3090[15] ), 
    .C0(\pg.n2934_adj_1789 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3030 ), 
    .F1(\pg.n31 ));
  pg_SLICE_1042 \pg.SLICE_1042 ( .D1(\pg.n3079[21] ), .C1(\pg.n3024 ), 
    .B1(\pg.n3047 ), .D0(\pg.n3079[12] ), .C0(\pg.n31 ), .B0(\pg.n3033 ), 
    .A0(\pg.n3047 ), .F0(\pg.n27_adj_516 ), .F1(\pg.n43 ));
  pg_SLICE_1043 \pg.SLICE_1043 ( .D1(\pg.n3079[19] ), .C1(\pg.n41 ), 
    .B1(\pg.n3047 ), .A1(\pg.n3026 ), .D0(\pg.n3079[20] ), .C0(\pg.n3025 ), 
    .A0(\pg.n3047 ), .F0(\pg.n41 ), .F1(\pg.n25_adj_517 ));
  pg_SLICE_1045 \pg.SLICE_1045 ( .D1(\pg.n3079[29] ), .C1(\pg.n23_adj_511 ), 
    .B1(\pg.n3047 ), .A1(\pg.n3016 ), .D0(\pg.n3079[11] ), .C0(\pg.n3034 ), 
    .A0(\pg.n3047 ), .F0(\pg.n23_adj_511 ), .F1(\pg.n26_adj_515 ));
  pg_SLICE_1047 \pg.SLICE_1047 ( .D1(\pg.n3079[30] ), .C1(\pg.n45 ), 
    .B1(\pg.n3015 ), .A1(\pg.n3047 ), .D0(\pg.n3079[22] ), .C0(\pg.n3023 ), 
    .B0(\pg.n3047 ), .F0(\pg.n45 ), .F1(\pg.n33 ));
  pg_SLICE_1049 \pg.SLICE_1049 ( .D1(\pg.n3079[25] ), .C1(\pg.n55 ), 
    .B1(\pg.n3047 ), .A1(\pg.n3020 ), .D0(\pg.n3079[27] ), .C0(\pg.n3018 ), 
    .A0(\pg.n3047 ), .F0(\pg.n55 ), .F1(\pg.n29 ));
  pg_SLICE_1051 \pg.SLICE_1051 ( .D1(\pg.n3047_adj_546 ), 
    .C1(\pg.n3027_adj_544 ), .B1(\pg.n3079_adj_3068[18] ), 
    .C0(\pg.n2931_adj_1638 ), .B0(\pg.n2951_adj_1633 ), .A0(\pg.n2983[18] ), 
    .F0(\pg.n3027_adj_544 ), .F1(\pg.n37_adj_547 ));
  pg_SLICE_1052 \pg.SLICE_1052 ( .D1(\pg.n25_adj_627 ), .C1(\pg.n28_adj_603 ), 
    .B1(\pg.n26_adj_606 ), .A1(\pg.n27_adj_624 ), .D0(\pg.n3079_adj_3068[16] ), 
    .C0(\pg.n37_adj_547 ), .B0(\pg.n3029_adj_601 ), .A0(\pg.n3047_adj_546 ), 
    .F0(\pg.n28_adj_603 ), .F1(\pg.n40_adj_660 ));
  pg_SLICE_1053 \pg.SLICE_1053 ( .D1(\pg.n3079_adj_3068[26] ), 
    .C1(\pg.n3019_adj_549 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[26] ), 
    .C0(\pg.n2923_adj_1644 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3019_adj_549 ), .F1(\pg.n53_adj_551 ));
  pg_SLICE_1054 \pg.SLICE_1054 ( .D1(\pg.n29_adj_657 ), .C1(\pg.n32_adj_636 ), 
    .B1(\pg.n31_adj_654 ), .A1(\pg.n30_adj_651 ), .D0(\pg.n3079_adj_3068[24] ), 
    .C0(\pg.n53_adj_551 ), .B0(\pg.n3021_adj_634 ), .A0(\pg.n3047_adj_546 ), 
    .F0(\pg.n32_adj_636 ), .F1(\pg.n41_adj_666 ));
  pg_SLICE_1055 \pg.SLICE_1055 ( .D1(\pg.n3047_adj_546 ), 
    .C1(\pg.n3035_adj_552 ), .B1(\pg.n3079_adj_3068[10] ), .D0(\pg.n2983[10] ), 
    .C0(\pg.n2939_adj_1662 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3035_adj_552 ), .F1(\pg.n21_adj_554 ));
  pg_SLICE_1056 \pg.SLICE_1056 ( .D0(\pg.n3079_adj_3068[28] ), 
    .C0(\pg.n21_adj_554 ), .B0(\pg.n3017_adj_649 ), .A0(\pg.n3047_adj_546 ), 
    .F0(\pg.n30_adj_651 ));
  pg_SLICE_1057 \pg.SLICE_1057 ( .D1(\pg.n3079_adj_3068[23] ), 
    .C1(\pg.n3022_adj_555 ), .B1(\pg.n3047_adj_546 ), .C0(\pg.n2926_adj_1660 ), 
    .B0(\pg.n2951_adj_1633 ), .A0(\pg.n2983[23] ), .F0(\pg.n3022_adj_555 ), 
    .F1(\pg.n47_adj_557 ));
  pg_SLICE_1058 \pg.SLICE_1058 ( .D0(\pg.n3079_adj_3068[14] ), 
    .C0(\pg.n47_adj_557 ), .B0(\pg.n3047_adj_546 ), .A0(\pg.n3031_adj_652 ), 
    .F0(\pg.n31_adj_654 ));
  pg_SLICE_1059 \pg.SLICE_1059 ( .D1(\pg.n3079_adj_3068[17] ), 
    .C1(\pg.n3028_adj_558 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[17] ), 
    .C0(\pg.n2932_adj_1675 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3028_adj_558 ), .F1(\pg.n35_adj_560 ));
  pg_SLICE_1060 \pg.SLICE_1060 ( .D0(\pg.n3079_adj_3068[13] ), 
    .C0(\pg.n35_adj_560 ), .B0(\pg.n3032_adj_579 ), .A0(\pg.n3047_adj_546 ), 
    .F0(\pg.n24_adj_581 ));
  pg_SLICE_1061 \pg.SLICE_1061 ( .D1(\pg.n3079_adj_3068[15] ), 
    .C1(\pg.n3030_adj_587 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[15] ), 
    .C0(\pg.n2934_adj_1658 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3030_adj_587 ), .F1(\pg.n31_adj_589 ));
  pg_SLICE_1062 \pg.SLICE_1062 ( .D0(\pg.n3079_adj_3068[12] ), 
    .C0(\pg.n31_adj_589 ), .B0(\pg.n3033_adj_622 ), .A0(\pg.n3047_adj_546 ), 
    .F0(\pg.n27_adj_624 ));
  pg_SLICE_1063 \pg.SLICE_1063 ( .D1(\pg.n3026_adj_625 ), 
    .C1(\pg.n41_adj_592 ), .B1(\pg.n3047_adj_546 ), 
    .A1(\pg.n3079_adj_3068[19] ), .D0(\pg.n3079_adj_3068[20] ), 
    .C0(\pg.n3025_adj_590 ), .A0(\pg.n3047_adj_546 ), .F0(\pg.n41_adj_592 ), 
    .F1(\pg.n25_adj_627 ));
  pg_SLICE_1065 \pg.SLICE_1065 ( .D1(\pg.n3079_adj_3068[11] ), 
    .C1(\pg.n3034_adj_594 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[11] ), 
    .C0(\pg.n2938_adj_1686 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3034_adj_594 ), .F1(\pg.n23_adj_596 ));
  pg_SLICE_1066 \pg.SLICE_1066 ( .D1(\pg.n3047_adj_546 ), 
    .C1(\pg.n3024_adj_568 ), .B1(\pg.n3079_adj_3068[21] ), 
    .D0(\pg.n3079_adj_3068[29] ), .C0(\pg.n23_adj_596 ), 
    .B0(\pg.n3016_adj_604 ), .A0(\pg.n3047_adj_546 ), .F0(\pg.n26_adj_606 ), 
    .F1(\pg.n43_adj_570 ));
  pg_SLICE_1067 \pg.SLICE_1067 ( .D1(\pg.n3079_adj_3068[30] ), 
    .C1(\pg.n45_adj_630 ), .B1(\pg.n3047_adj_546 ), .A1(\pg.n3015_adj_663 ), 
    .D0(\pg.n3079_adj_3068[22] ), .C0(\pg.n3023_adj_628 ), 
    .A0(\pg.n3047_adj_546 ), .F0(\pg.n45_adj_630 ), .F1(\pg.n33_adj_665 ));
  pg_SLICE_1069 \pg.SLICE_1069 ( .D1(\pg.n3079_adj_3068[25] ), 
    .C1(\pg.n55_adj_633 ), .B1(\pg.n3020_adj_655 ), .A1(\pg.n3047_adj_546 ), 
    .D0(\pg.n3047_adj_546 ), .C0(\pg.n3018_adj_631 ), 
    .A0(\pg.n3079_adj_3068[27] ), .F0(\pg.n55_adj_633 ), .F1(\pg.n29_adj_657 ));
  pg_SLICE_1071 \pg.SLICE_1071 ( .D1(\pg.n2791_adj_3069[8] ), .C1(\pg.n2749 ), 
    .A1(\pg.n2759 ), .D0(\pg.n2663 ), .C0(\pg.n2653 ), .B0(\pg.n2695[8] ), 
    .F0(\pg.n2749 ), .F1(\pg.n2845_adj_487 ));
  pg_SLICE_1072 \pg.SLICE_1072 ( .D1(\pg.n5_adj_688 ), .C1(\pg.n6_adj_687 ), 
    .B1(\pg.n2842_adj_432 ), .A1(\pg.n2841_adj_418 ), .D0(\pg.n2759 ), 
    .C0(\pg.n2845_adj_487 ), .B0(\pg.n2747 ), .A0(\pg.n2791_adj_3069[10] ), 
    .F0(\pg.n6_adj_687 ), .F1(\pg.n29014 ));
  pg_SLICE_1073 \pg.SLICE_1073 ( .D1(\pg.n3047_adj_698 ), 
    .C1(\pg.n3027_adj_696 ), .B1(\pg.n3079_adj_3070[18] ), 
    .D0(\pg.n2983_adj_3073[18] ), .C0(\pg.n2931 ), .B0(\pg.n2951 ), 
    .F0(\pg.n3027_adj_696 ), .F1(\pg.n37_adj_699 ));
  pg_SLICE_1074 \pg.SLICE_1074 ( .D0(\pg.n3079_adj_3070[16] ), 
    .C0(\pg.n37_adj_699 ), .B0(\pg.n3047_adj_698 ), .A0(\pg.n3029_adj_736 ), 
    .F0(\pg.n28_adj_738 ));
  pg_SLICE_1075 \pg.SLICE_1075 ( .D1(\pg.n3079_adj_3070[29] ), 
    .C1(\pg.n23_adj_702 ), .B1(\pg.n3047_adj_698 ), .A1(\pg.n3016_adj_739 ), 
    .D0(\pg.n3079_adj_3070[11] ), .C0(\pg.n3034_adj_700 ), 
    .A0(\pg.n3047_adj_698 ), .F0(\pg.n23_adj_702 ), .F1(\pg.n26_adj_741 ));
  pg_SLICE_1077 \pg.SLICE_1077 ( .D1(\pg.n3033_adj_742 ), 
    .C1(\pg.n31_adj_705 ), .B1(\pg.n3047_adj_698 ), 
    .A1(\pg.n3079_adj_3070[12] ), .D0(\pg.n3079_adj_3070[15] ), 
    .C0(\pg.n3030_adj_703 ), .A0(\pg.n3047_adj_698 ), .F0(\pg.n31_adj_705 ), 
    .F1(\pg.n27_adj_744 ));
  pg_SLICE_1079 \pg.SLICE_1079 ( .D1(\pg.n3079_adj_3070[17] ), 
    .C1(\pg.n3028_adj_706 ), .B1(\pg.n3047_adj_698 ), 
    .D0(\pg.n2983_adj_3073[17] ), .C0(\pg.n2932 ), .B0(\pg.n2951 ), 
    .F0(\pg.n3028_adj_706 ), .F1(\pg.n35_adj_708 ));
  pg_SLICE_1080 \pg.SLICE_1080 ( .D1(\pg.n33_adj_767 ), .C1(\pg.n24_adj_754 ), 
    .B1(\pg.n23_adj_759 ), .A1(\pg.n40_adj_760 ), .D0(\pg.n3079_adj_3070[13] ), 
    .C0(\pg.n35_adj_708 ), .B0(\pg.n3032_adj_752 ), .A0(\pg.n3047_adj_698 ), 
    .F0(\pg.n24_adj_754 ), .F1(\pg.n42 ));
  pg_SLICE_1081 \pg.SLICE_1081 ( .D1(\pg.n3079_adj_3070[28] ), 
    .C1(\pg.n21_adj_720 ), .B1(\pg.n3047_adj_698 ), .A1(\pg.n3017_adj_774 ), 
    .D0(\pg.n3079_adj_3070[10] ), .C0(\pg.n3035_adj_718 ), 
    .A0(\pg.n3047_adj_698 ), .F0(\pg.n21_adj_720 ), .F1(\pg.n30_adj_776 ));
  pg_SLICE_1083 \pg.SLICE_1083 ( .D0(\pg.n3079_adj_3070[20] ), 
    .C0(\pg.n3025_adj_733 ), .B0(\pg.n3047_adj_698 ), .F0(\pg.n41_adj_735 ));
  pg_SLICE_1084 \pg.SLICE_1084 ( .D1(\pg.n27_adj_744 ), .C1(\pg.n25_adj_748 ), 
    .B1(\pg.n28_adj_738 ), .A1(\pg.n26_adj_741 ), .D0(\pg.n3079_adj_3070[19] ), 
    .C0(\pg.n3026_adj_746 ), .B0(\pg.n41_adj_735 ), .A0(\pg.n3047_adj_698 ), 
    .F0(\pg.n25_adj_748 ), .F1(\pg.n40_adj_760 ));
  pg_SLICE_1085 \pg.SLICE_1085 ( .D1(\pg.n3079_adj_3070[30] ), 
    .C1(\pg.n45_adj_751 ), .B1(\pg.n3015_adj_765 ), .A1(\pg.n3047_adj_698 ), 
    .D0(\pg.n3079_adj_3070[22] ), .C0(\pg.n3023_adj_749 ), 
    .B0(\pg.n3047_adj_698 ), .F0(\pg.n45_adj_751 ), .F1(\pg.n33_adj_767 ));
  pg_SLICE_1087 \pg.SLICE_1087 ( .D1(\pg.n3079_adj_3070[25] ), 
    .C1(\pg.n55_adj_770 ), .B1(\pg.n3020_adj_786 ), .A1(\pg.n3047_adj_698 ), 
    .D0(\pg.n3079_adj_3070[27] ), .C0(\pg.n3018_adj_768 ), 
    .B0(\pg.n3047_adj_698 ), .F0(\pg.n55_adj_770 ), .F1(\pg.n29_adj_788 ));
  pg_SLICE_1089 \pg.SLICE_1089 ( .D1(\pg.n3079_adj_3072[18] ), 
    .C1(\pg.n3027_adj_796 ), .A1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[18] ), .C0(\pg.n2931_adj_1096 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3027_adj_796 ), .F1(\pg.n37_adj_799 ));
  pg_SLICE_1090 \pg.SLICE_1090 ( .D1(\pg.n25_adj_863 ), .C1(\pg.n28_adj_854 ), 
    .B1(\pg.n26_adj_857 ), .A1(\pg.n27_adj_860 ), .D0(\pg.n3079_adj_3072[16] ), 
    .C0(\pg.n37_adj_799 ), .B0(\pg.n3047_adj_798 ), .A0(\pg.n3029_adj_852 ), 
    .F0(\pg.n28_adj_854 ), .F1(\pg.n40_adj_878 ));
  pg_SLICE_1091 \pg.SLICE_1091 ( .D1(\pg.n3079_adj_3072[29] ), 
    .C1(\pg.n23_adj_802 ), .B1(\pg.n3016_adj_855 ), .A1(\pg.n3047_adj_798 ), 
    .D0(\pg.n3079_adj_3072[11] ), .C0(\pg.n3034_adj_800 ), 
    .B0(\pg.n3047_adj_798 ), .F0(\pg.n23_adj_802 ), .F1(\pg.n26_adj_857 ));
  pg_SLICE_1093 \pg.SLICE_1093 ( .D1(\pg.n3079_adj_3072[15] ), 
    .C1(\pg.n3030_adj_803 ), .A1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[15] ), .C0(\pg.n2934_adj_1119 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3030_adj_803 ), .F1(\pg.n31_adj_805 ));
  pg_SLICE_1094 \pg.SLICE_1094 ( .D0(\pg.n3047_adj_798 ), 
    .C0(\pg.n31_adj_805 ), .B0(\pg.n3079_adj_3072[12] ), 
    .A0(\pg.n3033_adj_858 ), .F0(\pg.n27_adj_860 ));
  pg_SLICE_1095 \pg.SLICE_1095 ( .D1(\pg.n3079_adj_3072[17] ), 
    .C1(\pg.n3028_adj_806 ), .B1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[17] ), .C0(\pg.n2932_adj_1145 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3028_adj_806 ), .F1(\pg.n35_adj_808 ));
  pg_SLICE_1096 \pg.SLICE_1096 ( .D1(\pg.n33_adj_881 ), .C1(\pg.n24_adj_869 ), 
    .B1(\pg.n23_adj_872 ), .A1(\pg.n40_adj_878 ), .D0(\pg.n3079_adj_3072[13] ), 
    .C0(\pg.n35_adj_808 ), .B0(\pg.n3032_adj_867 ), .A0(\pg.n3047_adj_798 ), 
    .F0(\pg.n24_adj_869 ), .F1(\pg.n42_adj_889 ));
  pg_SLICE_1097 \pg.SLICE_1097 ( .D1(\pg.n3079_adj_3072[28] ), 
    .C1(\pg.n21_adj_819 ), .B1(\pg.n3047_adj_798 ), .A1(\pg.n3017_adj_885 ), 
    .D0(\pg.n3079_adj_3072[10] ), .C0(\pg.n3035_adj_817 ), 
    .A0(\pg.n3047_adj_798 ), .F0(\pg.n21_adj_819 ), .F1(\pg.n30_adj_887 ));
  pg_SLICE_1099 \pg.SLICE_1099 ( .D1(\pg.n3079_adj_3072[19] ), 
    .C1(\pg.n41_adj_845 ), .B1(\pg.n3047_adj_798 ), .A1(\pg.n3026_adj_861 ), 
    .D0(\pg.n3079_adj_3072[20] ), .C0(\pg.n3025_adj_843 ), 
    .A0(\pg.n3047_adj_798 ), .F0(\pg.n41_adj_845 ), .F1(\pg.n25_adj_863 ));
  pg_SLICE_1101 \pg.SLICE_1101 ( .D1(\pg.n3079_adj_3072[30] ), 
    .C1(\pg.n45_adj_866 ), .B1(\pg.n3015_adj_879 ), .A1(\pg.n3047_adj_798 ), 
    .D0(\pg.n3079_adj_3072[22] ), .C0(\pg.n3023_adj_864 ), 
    .B0(\pg.n3047_adj_798 ), .F0(\pg.n45_adj_866 ), .F1(\pg.n33_adj_881 ));
  pg_SLICE_1103 \pg.SLICE_1103 ( .D1(\pg.n3079_adj_3072[25] ), 
    .C1(\pg.n55_adj_884 ), .B1(\pg.n3047_adj_798 ), .A1(\pg.n3020_adj_892 ), 
    .D0(\pg.n3079_adj_3072[27] ), .C0(\pg.n3018_adj_882 ), 
    .A0(\pg.n3047_adj_798 ), .F0(\pg.n55_adj_884 ), .F1(\pg.n29_adj_894 ));
  pg_SLICE_1105 \pg.SLICE_1105 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2554 ), 
    .A1(\pg.n2599[11] ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2458_adj_898 ), 
    .B0(\pg.n2503_adj_3057[11] ), .F0(\pg.n2554 ), .F1(\pg.n2650_adj_790 ));
  pg_SLICE_1106 \pg.SLICE_1106 ( .D1(\pg.n361 ), .C1(\pg.n8_adj_900 ), 
    .B1(\pg.n2552 ), .A1(\pg.n2556 ), .D0(\pg.n2457_adj_607 ), 
    .C0(\pg.n2503_adj_3057[12] ), .B0(\pg.n2554 ), .A0(\pg.n2471_adj_873 ), 
    .F0(\pg.n8_adj_900 ), .F1(\pg.n10_adj_901 ));
  pg_SLICE_1107 \pg.SLICE_1107 ( .C1(\pg.n3040 ), .B1(\pg.n3079_adj_3070[5] ), 
    .A1(\pg.n3047_adj_698 ), .D0(\pg.n2983_adj_3073[5] ), .C0(\pg.n2944 ), 
    .B0(\pg.n2951 ), .F0(\pg.n3040 ), .F1(\pg.n3136_adj_709 ));
  pg_SLICE_1108 \pg.SLICE_1108 ( .D1(\pg.n3134_adj_713 ), .C1(\pg.n8_adj_711 ), 
    .B1(\pg.n3138_adj_714 ), .A1(\pg.counter[2]_2 ), 
    .D0(\pg.n3079_adj_3070[6] ), .C0(\pg.n3136_adj_709 ), 
    .B0(\pg.n3047_adj_698 ), .A0(\pg.n3039 ), .F0(\pg.n8_adj_711 ), 
    .F1(\pg.n10 ));
  pg_SLICE_1109 \pg.SLICE_1109 ( .D1(\pg.n2983_adj_3073[6] ), .C1(\pg.n2943 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2847 ), 
    .B0(\pg.n2887[6] ), .F0(\pg.n2943 ), .F1(\pg.n3039 ));
  pg_SLICE_1110 \pg.SLICE_1110 ( .D1(\pg.n3041 ), .C1(\pg.n8_adj_1030 ), 
    .B1(\pg.counter[3]_2 ), .A1(\pg.n3037 ), .D0(\pg.n2951 ), .C0(\pg.n3039 ), 
    .B0(\pg.n2942 ), .A0(\pg.n2983_adj_3073[7] ), .F0(\pg.n8_adj_1030 ), 
    .F1(\pg.n10_adj_1031 ));
  pg_SLICE_1111 \pg.SLICE_1111 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2556 ), 
    .B1(\pg.n2599[9] ), .D0(\pg.n2503_adj_3057[9] ), .C0(\pg.n2471_adj_873 ), 
    .B0(\pg.n360_adj_895 ), .F0(\pg.n2556 ), .F1(\pg.n2652_adj_910 ));
  pg_SLICE_1112 \pg.SLICE_1112 ( .D1(\pg.n2537_adj_816 ), .C1(\pg.n2546 ), 
    .B1(\pg.n2538_adj_814 ), .A1(\pg.n2535_adj_812 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2552 ), .B0(\pg.n2599[13] ), .A0(\pg.n2652_adj_910 ), 
    .F0(\pg.n9_adj_914 ), .F1(\pg.n27_adj_907 ));
  pg_SLICE_1113 \pg.SLICE_1113 ( .D1(\pg.n2567_adj_813 ), 
    .C1(\pg.n2651_adj_911 ), .B1(\pg.n2599[11] ), .A1(\pg.n2554 ), 
    .D0(\pg.n2599[10] ), .C0(\pg.n2555 ), .A0(\pg.n2567_adj_813 ), 
    .F0(\pg.n2651_adj_911 ), .F1(\pg.n8_adj_912 ));
  pg_SLICE_1115 \pg.SLICE_1115 ( .D1(\pg.n2695_adj_3071[10] ), 
    .C1(\pg.n2748_adj_937 ), .B1(\pg.n2651_adj_911 ), .A1(\pg.n2663_adj_756 ), 
    .D0(\pg.n2695_adj_3071[9] ), .C0(\pg.n2652_adj_910 ), 
    .B0(\pg.n2663_adj_756 ), .F0(\pg.n2748_adj_937 ), .F1(\pg.n8_adj_938 ));
  pg_SLICE_1117 \pg.SLICE_1117 ( .D1(\pg.n2855_adj_916 ), .C1(\pg.n2836 ), 
    .B1(\pg.n2887[17] ), .D0(\pg.n2791[17] ), .C0(\pg.n2740_adj_763 ), 
    .A0(\pg.n2759_adj_745 ), .F0(\pg.n2836 ), .F1(\pg.n2932 ));
  pg_SLICE_1118 \pg.SLICE_1118 ( .D1(\pg.n32_adj_978 ), .C1(\pg.n22_adj_977 ), 
    .B1(\pg.n2924 ), .A1(\pg.n20216 ), .D0(\pg.n2887[21] ), .C0(\pg.n2932 ), 
    .B0(\pg.n2855_adj_916 ), .A0(\pg.n2832 ), .F0(\pg.n22_adj_977 ), 
    .F1(\pg.n36 ));
  pg_SLICE_1119 \pg.SLICE_1119 ( .D1(\pg.n2407_adj_3075[22] ), 
    .C1(\pg.n2351_adj_956 ), .A1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[22] ), .C0(\pg.n2255_adj_1024 ), 
    .B0(\pg.n2279_adj_998 ), .F0(\pg.n2351_adj_956 ), .F1(\pg.n2447 ));
  pg_SLICE_1120 \pg.SLICE_1120 ( .D1(\pg.n26_adj_1190 ), 
    .C1(\pg.n22_adj_1187 ), .B1(\pg.n2343_adj_967 ), .A1(\pg.n2351_adj_956 ), 
    .D0(\pg.n2344_adj_980 ), .C0(\pg.n20040 ), .B0(\pg.n2352_adj_958 ), 
    .A0(\pg.n2354_adj_950 ), .F0(\pg.n22_adj_1187 ), .F1(\pg.n2375_adj_949 ));
  pg_SLICE_1121 \pg.SLICE_1121 ( .D1(\pg.n2983_adj_3073[7] ), .C1(\pg.n2942 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2846 ), 
    .A0(\pg.n2887[7] ), .F0(\pg.n2942 ), .F1(\pg.n3038 ));
  pg_SLICE_1122 \pg.SLICE_1122 ( .D1(\pg.n2940 ), .C1(\pg.n8_adj_975 ), 
    .B1(\pg.n2944 ), .A1(\pg.n365 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2942 ), 
    .B0(\pg.n2887[8] ), .A0(\pg.n2845 ), .F0(\pg.n8_adj_975 ), 
    .F1(\pg.n10_adj_976 ));
  pg_SLICE_1123 \pg.SLICE_1123 ( .D1(\pg.n2311_adj_3076[26] ), 
    .C1(\pg.n2251_adj_1008 ), .A1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2215_adj_3051[26] ), .C0(\pg.n2155_adj_1079 ), 
    .B0(\pg.n2183_adj_1047 ), .F0(\pg.n2251_adj_1008 ), 
    .F1(\pg.n2347_adj_970 ));
  pg_SLICE_1124 \pg.SLICE_1124 ( .D1(\pg.n24_adj_1174 ), 
    .C1(\pg.n20_adj_1169 ), .B1(\pg.n2249_adj_1032 ), .A1(\pg.n2251_adj_1008 ), 
    .D0(\pg.n2259_adj_1015 ), .C0(\pg.n29158 ), .B0(\pg.n2253_adj_1012 ), 
    .A0(\pg.n2254_adj_1010 ), .F0(\pg.n20_adj_1169 ), .F1(\pg.n2279_adj_998 ));
  pg_SLICE_1125 \pg.SLICE_1125 ( .D1(\pg.n2983_adj_3073[21] ), .C1(\pg.n2928 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2832 ), 
    .B0(\pg.n2887[21] ), .F0(\pg.n2928 ), .F1(\pg.n3024_adj_757 ));
  pg_SLICE_1126 \pg.SLICE_1126 ( .D1(\pg.n34_adj_1023 ), 
    .C1(\pg.n24_adj_1022 ), .B1(\pg.n3026_adj_746 ), .A1(\pg.n3030_adj_703 ), 
    .D0(\pg.n2983_adj_3073[22] ), .C0(\pg.n3024_adj_757 ), .B0(\pg.n2927 ), 
    .A0(\pg.n2951 ), .F0(\pg.n24_adj_1022 ), .F1(\pg.n38_adj_1036 ));
  pg_SLICE_1127 \pg.SLICE_1127 ( .D1(\pg.n2407_adj_3075[27] ), 
    .C1(\pg.n2346_adj_990 ), .B1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[27] ), .C0(\pg.n2250_adj_1038 ), 
    .B0(\pg.n2279_adj_998 ), .F0(\pg.n2346_adj_990 ), .F1(\pg.n2442 ));
  pg_SLICE_1128 \pg.SLICE_1128 ( .D1(\pg.n24_adj_1186 ), 
    .C1(\pg.n18_adj_1185 ), .B1(\pg.n2348_adj_982 ), .A1(\pg.n2353_adj_952 ), 
    .D0(\pg.n2311_adj_3076[28] ), .C0(\pg.n2249_adj_1032 ), 
    .B0(\pg.n2279_adj_998 ), .A0(\pg.n2346_adj_990 ), .F0(\pg.n18_adj_1185 ), 
    .F1(\pg.n26_adj_1190 ));
  pg_SLICE_1129 \pg.SLICE_1129 ( .D1(\pg.n3079_adj_3070[9] ), .C1(\pg.n3036 ), 
    .B1(\pg.n3047_adj_698 ), .D0(\pg.n2983_adj_3073[9] ), .C0(\pg.n2940 ), 
    .B0(\pg.n2951 ), .F0(\pg.n3036 ), .F1(\pg.n3132_adj_716 ));
  pg_SLICE_1130 \pg.SLICE_1130 ( .D1(\pg.n2983_adj_3073[16] ), .C1(\pg.n2933 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2983_adj_3073[5] ), .C0(\pg.n2951 ), 
    .B0(\pg.n2944 ), .A0(\pg.n3036 ), .F0(\pg.n9_adj_1034 ), 
    .F1(\pg.n3029_adj_736 ));
  pg_SLICE_1131 \pg.SLICE_1131 ( .D1(\pg.n1447_adj_3100[28] ), 
    .C1(\pg.n1385_adj_1057 ), .A1(\pg.n1415_adj_2150 ), 
    .D0(\pg.n1319_adj_1056 ), .C0(\pg.n1289_adj_1054 ), 
    .B0(\pg.n1351_adj_3079[28] ), .F0(\pg.n1385_adj_1057 ), 
    .F1(\pg.n1481_adj_2159 ));
  pg_SLICE_1132 \pg.SLICE_1132 ( .D1(\pg.n1351_adj_3079[21] ), 
    .C1(\pg.n1319_adj_1056 ), .B1(\pg.n348_adj_2492 ), 
    .D0(\pg.n1288_adj_2729 ), .C0(\pg.n29166 ), .B0(\pg.n1289_adj_1054 ), 
    .A0(\pg.n1287_adj_1051 ), .F0(\pg.n1319_adj_1056 ), 
    .F1(\pg.n1392_adj_2494 ));
  pg_SLICE_1133 \pg.SLICE_1133 ( .D1(\pg.n3079_adj_3072[5] ), 
    .C1(\pg.n3040_adj_1069 ), .B1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[5] ), .C0(\pg.n2944_adj_1135 ), 
    .A0(\pg.n2951_adj_1085 ), .F0(\pg.n3040_adj_1069 ), 
    .F1(\pg.n3136_adj_689 ));
  pg_SLICE_1134 \pg.SLICE_1134 ( .D1(\pg.n3134_adj_694 ), .C1(\pg.n8_adj_809 ), 
    .B1(\pg.n3138_adj_684 ), .A1(\pg.n367 ), .D0(\pg.n3079_adj_3072[6] ), 
    .C0(\pg.n3136_adj_689 ), .B0(\pg.n3039_adj_1067 ), .A0(\pg.n3047_adj_798 ), 
    .F0(\pg.n8_adj_809 ), .F1(\pg.n10_adj_810 ));
  pg_SLICE_1135 \pg.SLICE_1135 ( .C1(\pg.n2159_adj_126 ), 
    .B1(\pg.n2215_adj_3051[22] ), .A1(\pg.n2183_adj_1047 ), 
    .C0(\pg.n2063_adj_203 ), .B0(\pg.n2119_adj_3053[22] ), 
    .A0(\pg.n2087_adj_1100 ), .F0(\pg.n2159_adj_126 ), 
    .F1(\pg.n2255_adj_1024 ));
  pg_SLICE_1136 \pg.SLICE_1136 ( .D1(\pg.n22_adj_1168 ), 
    .C1(\pg.n16_adj_1162 ), .B1(\pg.n2256_adj_1003 ), .A1(\pg.n2258_adj_1001 ), 
    .D0(\pg.n2215_adj_3051[27] ), .C0(\pg.n2183_adj_1047 ), 
    .B0(\pg.n2154_adj_1101 ), .A0(\pg.n2255_adj_1024 ), .F0(\pg.n16_adj_1162 ), 
    .F1(\pg.n24_adj_1174 ));
  pg_SLICE_1137 \pg.SLICE_1137 ( .D1(\pg.n2215_adj_3051[24] ), 
    .C1(\pg.n2157_adj_1092 ), .B1(\pg.n2183_adj_1047 ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2061_adj_197 ), 
    .B0(\pg.n2119_adj_3053[24] ), .F0(\pg.n2157_adj_1092 ), 
    .F1(\pg.n2253_adj_1012 ));
  pg_SLICE_1138 \pg.SLICE_1138 ( .D1(\pg.n2061_adj_197 ), 
    .C1(\pg.n16_adj_1627 ), .B1(\pg.n2063_adj_203 ), .A1(\pg.n20_adj_1628 ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n2056_adj_169 ), .B0(\pg.n1959_adj_368 ), 
    .A0(\pg.n2023_adj_3062[30] ), .F0(\pg.n16_adj_1627 ), 
    .F1(\pg.n2087_adj_1100 ));
  pg_SLICE_1139 \pg.SLICE_1139 ( .D1(\pg.n2951_adj_1085 ), 
    .C1(\pg.n2943_adj_1143 ), .A1(\pg.n2983_adj_3080[6] ), 
    .D0(\pg.n2887_adj_3081[6] ), .C0(\pg.n2847_adj_1213 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2943_adj_1143 ), 
    .F1(\pg.n3039_adj_1067 ));
  pg_SLICE_1140 \pg.SLICE_1140 ( .D1(\pg.n3037_adj_1077 ), 
    .C1(\pg.n8_adj_1580 ), .B1(\pg.n366 ), .A1(\pg.n3041_adj_1061 ), 
    .D0(\pg.n2983_adj_3080[7] ), .C0(\pg.n3039_adj_1067 ), 
    .B0(\pg.n2942_adj_1141 ), .A0(\pg.n2951_adj_1085 ), .F0(\pg.n8_adj_1580 ), 
    .F1(\pg.n10_adj_1581 ));
  pg_SLICE_1141 \pg.SLICE_1141 ( .D1(\pg.n2183_adj_1047 ), 
    .C1(\pg.n2167_adj_142 ), .A1(\pg.n2215_adj_3051[14] ), 
    .D0(\pg.n2119_adj_3053[14] ), .C0(\pg.n2071_adj_260 ), 
    .B0(\pg.n2087_adj_1100 ), .F0(\pg.n2167_adj_142 ), 
    .F1(\pg.n2263_adj_1158 ));
  pg_SLICE_1142 \pg.SLICE_1142 ( .D1(\pg.n7_adj_1161 ), .C1(\pg.n8_adj_1159 ), 
    .B1(\pg.n2264_adj_1089 ), .A1(\pg.n2260_adj_1088 ), 
    .D0(\pg.n2183_adj_1047 ), .C0(\pg.n2263_adj_1158 ), .B0(\pg.n2166 ), 
    .A0(\pg.n2215_adj_3051[15] ), .F0(\pg.n8_adj_1159 ), .F1(\pg.n29158 ));
  pg_SLICE_1143 \pg.SLICE_1143 ( .D1(\pg.n2311_adj_3076[14] ), 
    .C1(\pg.n2360_adj_1182 ), .B1(\pg.n2263_adj_1158 ), 
    .A1(\pg.n2279_adj_998 ), .D0(\pg.n2279_adj_998 ), .C0(\pg.n2264_adj_1089 ), 
    .A0(\pg.n2311_adj_3076[13] ), .F0(\pg.n2360_adj_1182 ), 
    .F1(\pg.n8_adj_1183 ));
  pg_SLICE_1145 \pg.SLICE_1145 ( .D1(\pg.n2407_adj_3075[12] ), 
    .C1(\pg.n2361_adj_1178 ), .B1(\pg.n2375_adj_949 ), .D0(\pg.n2279_adj_998 ), 
    .C0(\pg.n2265_adj_1105 ), .A0(\pg.n2311_adj_3076[12] ), 
    .F0(\pg.n2361_adj_1178 ), .F1(\pg.n2457_adj_607 ));
  pg_SLICE_1146 \pg.SLICE_1146 ( .D1(\pg.n2458_adj_898 ), 
    .C1(\pg.n8_adj_1227 ), .B1(\pg.n2454_adj_598 ), .A1(\pg.n7_adj_1247 ), 
    .D0(\pg.n2407_adj_3075[13] ), .C0(\pg.n2360_adj_1182 ), 
    .B0(\pg.n2375_adj_949 ), .A0(\pg.n2457_adj_607 ), .F0(\pg.n8_adj_1227 ), 
    .F1(\pg.n29154 ));
  pg_SLICE_1147 \pg.SLICE_1147 ( .D1(\pg.n2832_adj_1224 ), 
    .C1(\pg.n2932_adj_1145 ), .B1(\pg.n2887_adj_3081[21] ), 
    .A1(\pg.n2855_adj_1155 ), .D0(\pg.n2887_adj_3081[17] ), 
    .C0(\pg.n2836_adj_1228 ), .B0(\pg.n2855_adj_1155 ), 
    .F0(\pg.n2932_adj_1145 ), .F1(\pg.n22_adj_1554 ));
  pg_SLICE_1149 \pg.SLICE_1149 ( .D1(\pg.n2215_adj_3051[15] ), .C1(\pg.n2166 ), 
    .A1(\pg.n2183_adj_1047 ), .D0(\pg.n2087_adj_1100 ), 
    .C0(\pg.n2070_adj_261 ), .A0(\pg.n2119_adj_3053[15] ), .F0(\pg.n2166 ), 
    .F1(\pg.n2262_adj_1020 ));
  pg_SLICE_1150 \pg.SLICE_1150 ( .D1(\pg.n357_adj_145 ), .C1(\pg.n8_adj_1118 ), 
    .B1(\pg.n2168_adj_141 ), .A1(\pg.n2164 ), .D0(\pg.n2087_adj_1100 ), 
    .C0(\pg.n2119_adj_3053[16] ), .B0(\pg.n2166 ), .A0(\pg.n2069_adj_232 ), 
    .F0(\pg.n8_adj_1118 ), .F1(\pg.n10_adj_1123 ));
  pg_SLICE_1151 \pg.SLICE_1151 ( .D1(\pg.n2087_adj_1100 ), 
    .C1(\pg.n2069_adj_232 ), .B1(\pg.n2119_adj_3053[16] ), 
    .D0(\pg.n2023_adj_3062[16] ), .C0(\pg.n1973_adj_1333 ), 
    .B0(\pg.n1991_adj_1326 ), .F0(\pg.n2069_adj_232 ), .F1(\pg.n2165 ));
  pg_SLICE_1152 \pg.SLICE_1152 ( .D1(\pg.n356_adj_268 ), .C1(\pg.n8_adj_1624 ), 
    .B1(\pg.n2071_adj_260 ), .A1(\pg.n2067_adj_226 ), .D0(\pg.n1991_adj_1326 ), 
    .C0(\pg.n1972_adj_874 ), .B0(\pg.n2023_adj_3062[17] ), 
    .A0(\pg.n2069_adj_232 ), .F0(\pg.n8_adj_1624 ), .F1(\pg.n10_adj_1625 ));
  pg_SLICE_1153 \pg.SLICE_1153 ( .C1(\pg.n2055_adj_150 ), 
    .B1(\pg.n2119_adj_3053[30] ), .A1(\pg.n2087_adj_1100 ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n1959_adj_368 ), 
    .B0(\pg.n2023_adj_3062[30] ), .F0(\pg.n2055_adj_150 ), 
    .F1(\pg.n2151_adj_1071 ));
  pg_SLICE_1154 \pg.SLICE_1154 ( .D1(\pg.n2023_adj_3062[14] ), 
    .C1(\pg.n1991_adj_1326 ), .B1(\pg.n355_adj_1599 ), .D0(\pg.n17_adj_1617 ), 
    .C0(\pg.n16_adj_1601 ), .B0(\pg.n1967_adj_612 ), .A0(\pg.n1959_adj_368 ), 
    .F0(\pg.n1991_adj_1326 ), .F1(\pg.n2071_adj_260 ));
  pg_SLICE_1155 \pg.SLICE_1155 ( .C1(\pg.n1960_adj_367 ), 
    .B1(\pg.n1991_adj_1326 ), .A1(\pg.n2023_adj_3062[29] ), 
    .D0(\pg.n1927_adj_3085[29] ), .C0(\pg.n1864_adj_1435 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1960_adj_367 ), .F1(\pg.n2056_adj_169 ));
  pg_SLICE_1157 \pg.SLICE_1157 ( .D1(\pg.n1927_adj_3085[26] ), 
    .C1(\pg.n1867_adj_1393 ), .A1(\pg.n1895_adj_1379 ), 
    .D0(\pg.n1799_adj_1444 ), .C0(\pg.n1771_adj_1445 ), 
    .A0(\pg.n1831_adj_3087[26] ), .F0(\pg.n1867_adj_1393 ), 
    .F1(\pg.n1963_adj_410 ));
  pg_SLICE_1158 \pg.SLICE_1158 ( .D1(\pg.n1865_adj_1403 ), 
    .C1(\pg.n14_adj_1593 ), .B1(\pg.n1867_adj_1393 ), .A1(\pg.n15_adj_1594 ), 
    .D0(\pg.n1869_adj_1397 ), .C0(\pg.n29132 ), .B0(\pg.n1870_adj_1395 ), 
    .A0(\pg.n1871_adj_1391 ), .F0(\pg.n14_adj_1593 ), .F1(\pg.n1895_adj_1379 ));
  pg_SLICE_1159 \pg.SLICE_1159 ( .C1(\pg.n2556_adj_1409 ), 
    .B1(\pg.n2567_adj_1346 ), .A1(\pg.n2599_adj_3084[9] ), .D0(\pg.n2503[9] ), 
    .C0(\pg.n2471_adj_1414 ), .B0(\pg.n360 ), .F0(\pg.n2556_adj_1409 ), 
    .F1(\pg.n2652_adj_1411 ));
  pg_SLICE_1160 \pg.SLICE_1160 ( .D0(\pg.n2567_adj_1346 ), 
    .C0(\pg.n2599_adj_3084[13] ), .B0(\pg.n2552_adj_1407 ), 
    .A0(\pg.n2652_adj_1411 ), .F0(\pg.n9_adj_1477 ));
  pg_SLICE_1161 \pg.SLICE_1161 ( .D1(\pg.n1927_adj_3085[17] ), 
    .C1(\pg.n1876_adj_1442 ), .B1(\pg.n1895_adj_1379 ), 
    .D0(\pg.n1799_adj_1444 ), .C0(\pg.n1780_adj_1486 ), 
    .B0(\pg.n1831_adj_3087[17] ), .F0(\pg.n1876_adj_1442 ), 
    .F1(\pg.n1972_adj_874 ));
  pg_SLICE_1162 \pg.SLICE_1162 ( .D1(\pg.n1974_adj_1375 ), 
    .C1(\pg.n8_adj_1598 ), .B1(\pg.n1970_adj_667 ), .A1(\pg.n355_adj_1599 ), 
    .D0(\pg.n1927_adj_3085[18] ), .C0(\pg.n1972_adj_874 ), 
    .B0(\pg.n1895_adj_1379 ), .A0(\pg.n1875_adj_1440 ), .F0(\pg.n8_adj_1598 ), 
    .F1(\pg.n10_adj_1600 ));
  pg_SLICE_1163 \pg.SLICE_1163 ( .D1(\pg.n1831_adj_3087[25] ), 
    .C1(\pg.n1772_adj_1446 ), .B1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1703_adj_1489 ), .C0(\pg.n1676_adj_1498 ), 
    .B0(\pg.n1735_adj_3088[25] ), .F0(\pg.n1772_adj_1446 ), 
    .F1(\pg.n1868_adj_1437 ));
  pg_SLICE_1164 \pg.SLICE_1164 ( .D1(\pg.n20192 ), .C1(\pg.n10_adj_1571 ), 
    .B1(\pg.n1772_adj_1446 ), .A1(\pg.n14_adj_1572 ), 
    .D0(\pg.n1735_adj_3088[24] ), .C0(\pg.n1677_adj_1495 ), 
    .B0(\pg.n1703_adj_1489 ), .A0(\pg.n1768_adj_1448 ), .F0(\pg.n10_adj_1571 ), 
    .F1(\pg.n1799_adj_1444 ));
  pg_SLICE_1165 \pg.SLICE_1165 ( .D1(\pg.n2503[30] ), .C1(\pg.n2439_adj_1419 ), 
    .B1(\pg.n2471_adj_1414 ), .D0(\pg.n2375_adj_1447 ), .C0(\pg.n2343 ), 
    .A0(\pg.n2407[30] ), .F0(\pg.n2439_adj_1419 ), .F1(\pg.n2535_adj_1344 ));
  pg_SLICE_1166 \pg.SLICE_1166 ( .D1(\pg.n26_adj_1774 ), 
    .C1(\pg.n22_adj_1773 ), .B1(\pg.n2343 ), .A1(\pg.n2351 ), .D0(\pg.n2344 ), 
    .C0(\pg.n20148 ), .B0(\pg.n2352 ), .A0(\pg.n2354 ), .F0(\pg.n22_adj_1773 ), 
    .F1(\pg.n2375_adj_1447 ));
  pg_SLICE_1167 \pg.SLICE_1167 ( .C1(\pg.n2554_adj_1461 ), 
    .B1(\pg.n2567_adj_1346 ), .A1(\pg.n2599_adj_3084[11] ), 
    .D0(\pg.n2471_adj_1414 ), .C0(\pg.n2458 ), .A0(\pg.n2503[11] ), 
    .F0(\pg.n2554_adj_1461 ), .F1(\pg.n2650_adj_1342 ));
  pg_SLICE_1168 \pg.SLICE_1168 ( .D1(\pg.n361_adj_1465 ), 
    .C1(\pg.n8_adj_1464 ), .B1(\pg.n2552_adj_1407 ), .A1(\pg.n2556_adj_1409 ), 
    .D0(\pg.n2554_adj_1461 ), .C0(\pg.n2471_adj_1414 ), .B0(\pg.n2503[12] ), 
    .A0(\pg.n2457 ), .F0(\pg.n8_adj_1464 ), .F1(\pg.n10_adj_1466 ));
  pg_SLICE_1169 \pg.SLICE_1169 ( .D1(\pg.n1831_adj_3087[29] ), 
    .C1(\pg.n1768_adj_1448 ), .B1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1703_adj_1489 ), .C0(\pg.n1672_adj_1497 ), 
    .A0(\pg.n1735_adj_3088[29] ), .F0(\pg.n1768_adj_1448 ), 
    .F1(\pg.n1864_adj_1435 ));
  pg_SLICE_1171 \pg.SLICE_1171 ( .D1(\pg.n1831_adj_3087[28] ), 
    .C1(\pg.n1769_adj_1443 ), .A1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1735_adj_3088[28] ), .C0(\pg.n1673_adj_1500 ), 
    .A0(\pg.n1703_adj_1489 ), .F0(\pg.n1769_adj_1443 ), 
    .F1(\pg.n1865_adj_1403 ));
  pg_SLICE_1172 \pg.SLICE_1172 ( .D1(\pg.n1735_adj_3088[17] ), 
    .C1(\pg.n1703_adj_1489 ), .A1(\pg.n352 ), .D0(\pg.n12_adj_1560 ), 
    .C0(\pg.n20190 ), .B0(\pg.n1674_adj_1502 ), .A0(\pg.n1673_adj_1500 ), 
    .F0(\pg.n1703_adj_1489 ), .F1(\pg.n1780_adj_1486 ));
  pg_SLICE_1173 \pg.SLICE_1173 ( .D1(\pg.n2599_adj_3084[11] ), 
    .C1(\pg.n2651_adj_1474 ), .B1(\pg.n2554_adj_1461 ), 
    .A1(\pg.n2567_adj_1346 ), .D0(\pg.n2599_adj_3084[10] ), 
    .C0(\pg.n2555_adj_1439 ), .B0(\pg.n2567_adj_1346 ), 
    .F0(\pg.n2651_adj_1474 ), .F1(\pg.n8_adj_1475 ));
  pg_SLICE_1175 \pg.SLICE_1175 ( .D1(\pg.n2695_adj_3083[10] ), 
    .C1(\pg.n2748_adj_1516 ), .B1(\pg.n2651_adj_1474 ), 
    .A1(\pg.n2663_adj_1285 ), .D0(\pg.n2695_adj_3083[9] ), 
    .C0(\pg.n2652_adj_1411 ), .B0(\pg.n2663_adj_1285 ), 
    .F0(\pg.n2748_adj_1516 ), .F1(\pg.n8_adj_1518 ));
  pg_SLICE_1177 \pg.SLICE_1177 ( .D1(\pg.n1511_adj_1525 ), .C1(\pg.n1479 ), 
    .B1(\pg.n1543_adj_3050[30] ), .D0(\pg.n1319_adj_1655 ), 
    .C0(\pg.n1415_adj_1646 ), .B0(\pg.n1351_adj_3063[30] ), 
    .A0(\pg.n1447_adj_3058[30] ), .F0(\pg.n1479 ), .F1(\pg.n1575_adj_1511 ));
  pg_SLICE_1178 \pg.SLICE_1178 ( .D1(\pg.n1543_adj_3050[19] ), 
    .C1(\pg.n1511_adj_1525 ), .A1(\pg.n350 ), .D0(\pg.n1479 ), 
    .C0(\pg.n6_adj_1725 ), .B0(\pg.n1481 ), .A0(\pg.n1480 ), 
    .F0(\pg.n1511_adj_1525 ), .F1(\pg.n1586 ));
  pg_SLICE_1179 \pg.SLICE_1179 ( .D1(\pg.n1511_adj_1525 ), .C1(\pg.n1488 ), 
    .B1(\pg.n1543_adj_3050[21] ), .D0(\pg.n1415_adj_1646 ), 
    .C0(\pg.n1392_adj_382 ), .A0(\pg.n1447_adj_3058[21] ), .F0(\pg.n1488 ), 
    .F1(\pg.n1584_adj_1539 ));
  pg_SLICE_1180 \pg.SLICE_1180 ( .D1(\pg.n1582_adj_1542 ), 
    .C1(\pg.n8_adj_1540 ), .B1(\pg.n351 ), .A1(\pg.n1586 ), .D0(\pg.n1487 ), 
    .C0(\pg.n1584_adj_1539 ), .B0(\pg.n1543_adj_3050[22] ), 
    .A0(\pg.n1511_adj_1525 ), .F0(\pg.n8_adj_1540 ), .F1(\pg.n10_adj_1543 ));
  pg_SLICE_1181 \pg.SLICE_1181 ( .D1(\pg.n2791_adj_3082[8] ), 
    .C1(\pg.n2749_adj_1339 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[8] ), .C0(\pg.n2653_adj_1337 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2749_adj_1339 ), 
    .F1(\pg.n2845_adj_1530 ));
  pg_SLICE_1182 \pg.SLICE_1182 ( .D1(\pg.n2843_adj_1209 ), 
    .C1(\pg.n8_adj_1531 ), .B1(\pg.n364_adj_1230 ), .A1(\pg.n2847_adj_1213 ), 
    .D0(\pg.n2791_adj_3082[9] ), .C0(\pg.n2845_adj_1530 ), 
    .B0(\pg.n2748_adj_1516 ), .A0(\pg.n2759_adj_1237 ), .F0(\pg.n8_adj_1531 ), 
    .F1(\pg.n10_adj_1532 ));
  pg_SLICE_1183 \pg.SLICE_1183 ( .D1(\pg.n2983_adj_3080[7] ), 
    .C1(\pg.n2942_adj_1141 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[7] ), .C0(\pg.n2846_adj_1282 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2942_adj_1141 ), 
    .F1(\pg.n3038_adj_1081 ));
  pg_SLICE_1184 \pg.SLICE_1184 ( .D1(\pg.n365_adj_1137 ), 
    .C1(\pg.n8_adj_1552 ), .B1(\pg.n2944_adj_1135 ), .A1(\pg.n2940_adj_1234 ), 
    .D0(\pg.n2887_adj_3081[8] ), .C0(\pg.n2845_adj_1530 ), 
    .B0(\pg.n2855_adj_1155 ), .A0(\pg.n2942_adj_1141 ), .F0(\pg.n8_adj_1552 ), 
    .F1(\pg.n10_adj_1553 ));
  pg_SLICE_1185 \pg.SLICE_1185 ( .D1(\pg.n1607_adj_1506 ), 
    .C1(\pg.n1680_adj_1555 ), .B1(\pg.n1585 ), .A1(\pg.n1639_adj_3049[20] ), 
    .D0(\pg.n1639_adj_3049[21] ), .C0(\pg.n1584_adj_1539 ), 
    .A0(\pg.n1607_adj_1506 ), .F0(\pg.n1680_adj_1555 ), .F1(\pg.n8_adj_1556 ));
  pg_SLICE_1187 \pg.SLICE_1187 ( .D1(\pg.n1735_adj_3088[19] ), 
    .C1(\pg.n1682_adj_1549 ), .B1(\pg.n1703_adj_1489 ), 
    .D0(\pg.n1607_adj_1506 ), .C0(\pg.n1586 ), .B0(\pg.n1639_adj_3049[19] ), 
    .F0(\pg.n1682_adj_1549 ), .F1(\pg.n1778_adj_1566 ));
  pg_SLICE_1188 \pg.SLICE_1188 ( .D1(\pg.n1776_adj_1565 ), 
    .C1(\pg.n8_adj_1567 ), .B1(\pg.n1780_adj_1486 ), .A1(\pg.n353 ), 
    .D0(\pg.n1778_adj_1566 ), .C0(\pg.n1735_adj_3088[20] ), 
    .B0(\pg.n1681_adj_1522 ), .A0(\pg.n1703_adj_1489 ), .F0(\pg.n8_adj_1567 ), 
    .F1(\pg.n10_adj_1570 ));
  pg_SLICE_1189 \pg.SLICE_1189 ( .C1(\pg.n1779_adj_1494 ), 
    .B1(\pg.n1799_adj_1444 ), .A1(\pg.n1831_adj_3087[18] ), 
    .D0(\pg.n1735_adj_3088[18] ), .C0(\pg.n1683_adj_1492 ), 
    .B0(\pg.n1703_adj_1489 ), .F0(\pg.n1779_adj_1494 ), 
    .F1(\pg.n1875_adj_1440 ));
  pg_SLICE_1190 \pg.SLICE_1190 ( .D1(\pg.n1872_adj_1592 ), 
    .C1(\pg.n8_adj_1590 ), .B1(\pg.n7_adj_1591 ), .A1(\pg.n1876_adj_1442 ), 
    .D0(\pg.n1875_adj_1440 ), .C0(\pg.n1778_adj_1566 ), 
    .B0(\pg.n1799_adj_1444 ), .A0(\pg.n1831_adj_3087[19] ), 
    .F0(\pg.n8_adj_1590 ), .F1(\pg.n29132 ));
  pg_SLICE_1191 \pg.SLICE_1191 ( .D1(\pg.n2983_adj_3080[22] ), 
    .C1(\pg.n3024_adj_870 ), .B1(\pg.n2951_adj_1085 ), 
    .A1(\pg.n2927_adj_1568 ), .D0(\pg.n2983_adj_3080[21] ), 
    .C0(\pg.n2928_adj_1226 ), .A0(\pg.n2951_adj_1085 ), 
    .F0(\pg.n3024_adj_870 ), .F1(\pg.n24_adj_1578 ));
  pg_SLICE_1193 \pg.SLICE_1193 ( .D1(\pg.n3079_adj_3072[9] ), 
    .C1(\pg.n3036_adj_1582 ), .B1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[9] ), .C0(\pg.n2940_adj_1234 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3036_adj_1582 ), 
    .F1(\pg.n3132_adj_811 ));
  pg_SLICE_1194 \pg.SLICE_1194 ( .D0(\pg.n3036_adj_1582 ), 
    .C0(\pg.n2983_adj_3080[5] ), .B0(\pg.n2944_adj_1135 ), 
    .A0(\pg.n2951_adj_1085 ), .F0(\pg.n9_adj_1583 ));
  pg_SLICE_1195 \pg.SLICE_1195 ( .D1(\pg.n1639[28] ), .C1(\pg.n1577 ), 
    .A1(\pg.n1607 ), .D0(\pg.n1543[28] ), .C0(\pg.n1481_adj_258 ), 
    .A0(\pg.n1511 ), .F0(\pg.n1577 ), .F1(\pg.n1673 ));
  pg_SLICE_1198 \pg.SLICE_1198 ( .D0(\pg.n1415_adj_1646 ), 
    .C0(\pg.n1447_adj_3058[25] ), .B0(\pg.n1388_adj_237 ), .A0(\pg.n1488 ), 
    .F0(\pg.n9_adj_1724 ));
  pg_SLICE_1199 \pg.SLICE_1199 ( .D1(\pg.n1447_adj_3058[23] ), .C1(\pg.n1487 ), 
    .B1(\pg.n1390_adj_270 ), .A1(\pg.n1415_adj_1646 ), 
    .D0(\pg.n1415_adj_1646 ), .C0(\pg.n1391_adj_383 ), 
    .B0(\pg.n1447_adj_3058[22] ), .F0(\pg.n1487 ), .F1(\pg.n8_adj_1722 ));
  pg_SLICE_1201 \pg.SLICE_1201 ( .D1(\pg.n1415_adj_1646 ), .C1(\pg.n1384 ), 
    .A1(\pg.n1447_adj_3058[29] ), .D0(\pg.n1319_adj_1655 ), 
    .C0(\pg.n1288_adj_583 ), .B0(\pg.n1351_adj_3063[29] ), .F0(\pg.n1384 ), 
    .F1(\pg.n1480 ));
  pg_SLICE_1202 \pg.SLICE_1202 ( .D1(\pg.n348 ), .C1(\pg.n1319_adj_1655 ), 
    .A1(\pg.n1351_adj_3063[21] ), .D0(\pg.n1288_adj_583 ), .C0(\pg.n29212 ), 
    .B0(\pg.n1287_adj_427 ), .A0(\pg.n1289_adj_582 ), .F0(\pg.n1319_adj_1655 ), 
    .F1(\pg.n1392_adj_382 ));
  pg_SLICE_1203 \pg.SLICE_1203 ( .D1(\pg.n1223_adj_1670 ), 
    .C1(\pg.n1192_adj_1386 ), .A1(\pg.n1255_adj_3086[29] ), 
    .D0(\pg.n1159_adj_3089[29] ), .C0(\pg.n456_adj_1692 ), .B0(\pg.n457 ), 
    .A0(\pg.n19744 ), .F0(\pg.n1192_adj_1386 ), .F1(\pg.n1288_adj_583 ));
  pg_SLICE_1204 \pg.SLICE_1204 ( .D1(\pg.n9_adj_1698 ), .C1(\pg.n10_adj_1697 ), 
    .B1(\pg.n1191_adj_1387 ), .A1(\pg.n1192_adj_1386 ), .D0(\pg.n347 ), 
    .C0(\pg.n8_adj_1696 ), .B0(\pg.n1198_c ), .A0(\pg.n1194_adj_1679 ), 
    .F0(\pg.n10_adj_1697 ), .F1(\pg.n1223_adj_1670 ));
  pg_SLICE_1205 \pg.SLICE_1205 ( .D1(\pg.n457 ), .C1(\pg.n7_adj_1695 ), 
    .B1(\pg.n8_adj_1694 ), .A1(\pg.n344 ), .D0(\pg.n345 ), .C0(\pg.n341 ), 
    .A0(\pg.n346 ), .F0(\pg.n7_adj_1695 ), .F1(\pg.n19744 ));
  pg_SLICE_1207 \pg.SLICE_1207 ( .D1(\pg.n1255_adj_3086[24] ), 
    .C1(\pg.n1197_c ), .B1(\pg.n1223_adj_1670 ), .D0(\pg.n1159_adj_3089[24] ), 
    .C0(\pg.n19744 ), .B0(\pg.n345 ), .A0(\pg.n456_adj_1692 ), 
    .F0(\pg.n1197_c ), .F1(\pg.n1293_adj_671 ));
  pg_SLICE_1208 \pg.SLICE_1208 ( .D1(\pg.n7_adj_1700 ), .C1(\pg.n8_adj_1699 ), 
    .B1(\pg.n1290_adj_616 ), .A1(\pg.n1294_adj_675 ), 
    .D0(\pg.n1255_adj_3086[25] ), .C0(\pg.n1293_adj_671 ), .B0(\pg.n1196_c ), 
    .A0(\pg.n1223_adj_1670 ), .F0(\pg.n8_adj_1699 ), .F1(\pg.n29212 ));
  pg_SLICE_1209 \pg.SLICE_1209 ( .D1(\pg.n1319_adj_1655 ), 
    .C1(\pg.n1390_adj_270 ), .B1(\pg.n1351_adj_3063[24] ), 
    .A1(\pg.n1293_adj_671 ), .D0(\pg.n1351_adj_3063[23] ), 
    .C0(\pg.n1294_adj_675 ), .A0(\pg.n1319_adj_1655 ), .F0(\pg.n1390_adj_270 ), 
    .F1(\pg.n8_adj_1716 ));
  pg_SLICE_1211 \pg.SLICE_1211 ( .D1(\pg.n2983[21] ), .C1(\pg.n2928_adj_1691 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2832_adj_212 ), 
    .A0(\pg.n2887_adj_3054[21] ), .F0(\pg.n2928_adj_1691 ), 
    .F1(\pg.n3024_adj_568 ));
  pg_SLICE_1212 \pg.SLICE_1212 ( .D1(\pg.n34_adj_1720 ), 
    .C1(\pg.n24_adj_1719 ), .B1(\pg.n3026_adj_625 ), .A1(\pg.n3030_adj_587 ), 
    .D0(\pg.n2983[22] ), .C0(\pg.n3024_adj_568 ), .B0(\pg.n2927_adj_1708 ), 
    .A0(\pg.n2951_adj_1633 ), .F0(\pg.n24_adj_1719 ), .F1(\pg.n38_adj_1732 ));
  pg_SLICE_1213 \pg.SLICE_1213 ( .D1(\pg.n1447_adj_3058[20] ), 
    .C1(\pg.n1415_adj_1646 ), .B1(\pg.n349 ), .D0(\pg.n1385 ), 
    .C0(\pg.n19874 ), .B0(\pg.n1383 ), .A0(\pg.n1384 ), 
    .F0(\pg.n1415_adj_1646 ), .F1(\pg.n1489 ));
  pg_SLICE_1215 \pg.SLICE_1215 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2361 ), 
    .A1(\pg.n2407[12] ), .D0(\pg.n2311[12] ), .C0(\pg.n2265 ), 
    .B0(\pg.n2279_adj_1807 ), .F0(\pg.n2361 ), .F1(\pg.n2457 ));
  pg_SLICE_1216 \pg.SLICE_1216 ( .D1(\pg.n2458 ), .C1(\pg.n8_adj_1452 ), 
    .B1(\pg.n2454 ), .A1(\pg.n7_adj_1453 ), .D0(\pg.n2375_adj_1447 ), 
    .C0(\pg.n2407[13] ), .B0(\pg.n2457 ), .A0(\pg.n2360 ), 
    .F0(\pg.n8_adj_1452 ), .F1(\pg.n29125 ));
  pg_SLICE_1217 \pg.SLICE_1217 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2345 ), 
    .A1(\pg.n2407[28] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2249 ), 
    .B0(\pg.n2311[28] ), .F0(\pg.n2345 ), .F1(\pg.n2441_adj_1417 ));
  pg_SLICE_1218 \pg.SLICE_1218 ( .D1(\pg.n24_adj_1882 ), 
    .C1(\pg.n20_adj_1881 ), .B1(\pg.n2249 ), .A1(\pg.n2251 ), .D0(\pg.n2253 ), 
    .C0(\pg.n29184 ), .B0(\pg.n2254 ), .A0(\pg.n2259 ), .F0(\pg.n20_adj_1881 ), 
    .F1(\pg.n2279_adj_1807 ));
  pg_SLICE_1219 \pg.SLICE_1219 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2346 ), 
    .B1(\pg.n2407[27] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2250 ), 
    .B0(\pg.n2311[27] ), .F0(\pg.n2346 ), .F1(\pg.n2442_adj_1421 ));
  pg_SLICE_1220 \pg.SLICE_1220 ( .D1(\pg.n24_adj_1772 ), 
    .C1(\pg.n18_adj_1771 ), .B1(\pg.n2348 ), .A1(\pg.n2353 ), .D0(\pg.n2249 ), 
    .C0(\pg.n2346 ), .B0(\pg.n2311[28] ), .A0(\pg.n2279_adj_1807 ), 
    .F0(\pg.n18_adj_1771 ), .F1(\pg.n26_adj_1774 ));
  pg_SLICE_1221 \pg.SLICE_1221 ( .D1(\pg.n2279_adj_1807 ), .C1(\pg.n2360 ), 
    .B1(\pg.n2263 ), .A1(\pg.n2311[14] ), .D0(\pg.n2311[13] ), .C0(\pg.n2264 ), 
    .A0(\pg.n2279_adj_1807 ), .F0(\pg.n2360 ), .F1(\pg.n8_adj_1769 ));
  pg_SLICE_1223 \pg.SLICE_1223 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2159 ), 
    .A1(\pg.n2215_adj_3048[22] ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2063 ), 
    .B0(\pg.n2119_adj_3052[22] ), .F0(\pg.n2159 ), .F1(\pg.n2255 ));
  pg_SLICE_1224 \pg.SLICE_1224 ( .D1(\pg.n22_adj_1880 ), 
    .C1(\pg.n16_adj_1879 ), .B1(\pg.n2258_adj_123 ), .A1(\pg.n2256_adj_124 ), 
    .D0(\pg.n2255 ), .C0(\pg.n2183_adj_1883 ), .B0(\pg.n2154 ), 
    .A0(\pg.n2215_adj_3048[27] ), .F0(\pg.n16_adj_1879 ), 
    .F1(\pg.n24_adj_1882 ));
  pg_SLICE_1225 \pg.SLICE_1225 ( .D1(\pg.n2759_adj_1868 ), 
    .C1(\pg.n2749_adj_1940 ), .B1(\pg.n2791_adj_3092[8] ), 
    .D0(\pg.n2695_adj_3093[8] ), .C0(\pg.n2653_adj_2236 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2749_adj_1940 ), 
    .F1(\pg.n2845_adj_1862 ));
  pg_SLICE_1226 \pg.SLICE_1226 ( .D1(\pg.n5_adj_2278 ), .C1(\pg.n6_adj_2276 ), 
    .B1(\pg.n2842_adj_1849 ), .A1(\pg.n2841_adj_1834 ), 
    .D0(\pg.n2747_adj_1938 ), .C0(\pg.n2845_adj_1862 ), 
    .B0(\pg.n2791_adj_3092[10] ), .A0(\pg.n2759_adj_1868 ), 
    .F0(\pg.n6_adj_2276 ), .F1(\pg.n29041 ));
  pg_SLICE_1227 \pg.SLICE_1227 ( .D1(\pg.n2759_adj_1868 ), 
    .C1(\pg.n2736_adj_1866 ), .A1(\pg.n2791_adj_3092[21] ), 
    .D0(\pg.n2695_adj_3093[21] ), .C0(\pg.n2640_adj_1979 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2736_adj_1866 ), 
    .F1(\pg.n2832_adj_1840 ));
  pg_SLICE_1228 \pg.SLICE_1228 ( .D1(\pg.n19_adj_2253 ), 
    .C1(\pg.n20_adj_2252 ), .B1(\pg.n2743_adj_1892 ), .A1(\pg.n2727_adj_1884 ), 
    .D0(\pg.n2695_adj_3093[25] ), .C0(\pg.n2636_adj_1977 ), 
    .B0(\pg.n2663_adj_1944 ), .A0(\pg.n2736_adj_1866 ), .F0(\pg.n20_adj_2252 ), 
    .F1(\pg.n32_adj_2254 ));
  pg_SLICE_1229 \pg.SLICE_1229 ( .D1(\pg.n2215_adj_3048[14] ), .C1(\pg.n2167 ), 
    .A1(\pg.n2183_adj_1883 ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2071 ), 
    .B0(\pg.n2119_adj_3052[14] ), .F0(\pg.n2167 ), .F1(\pg.n2263 ));
  pg_SLICE_1230 \pg.SLICE_1230 ( .D1(\pg.n7_adj_1878 ), .C1(\pg.n8_adj_1877 ), 
    .B1(\pg.n2260 ), .A1(\pg.n2264 ), .D0(\pg.n2215_adj_3048[15] ), 
    .C0(\pg.n2263 ), .B0(\pg.n2183_adj_1883 ), .A0(\pg.n2166_adj_2008 ), 
    .F0(\pg.n8_adj_1877 ), .F1(\pg.n29184 ));
  pg_SLICE_1231 \pg.SLICE_1231 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1972_adj_584 ), .B1(\pg.n2023_adj_3059[17] ), 
    .D0(\pg.n1895_adj_2012 ), .C0(\pg.n1876_adj_1929 ), 
    .A0(\pg.n1927_adj_3074[17] ), .F0(\pg.n1972_adj_584 ), .F1(\pg.n2068 ));
  pg_SLICE_1232 \pg.SLICE_1232 ( .D1(\pg.n355 ), .C1(\pg.n8_adj_2787 ), 
    .B1(\pg.n1974_adj_902 ), .A1(\pg.n1970_adj_563 ), 
    .D0(\pg.n1927_adj_3074[18] ), .C0(\pg.n1895_adj_2012 ), 
    .B0(\pg.n1875_adj_1726 ), .A0(\pg.n1972_adj_584 ), .F0(\pg.n8_adj_2787 ), 
    .F1(\pg.n10_adj_2788 ));
  pg_SLICE_1233 \pg.SLICE_1233 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1973_adj_903 ), .B1(\pg.n2023_adj_3059[16] ), 
    .D0(\pg.n1927_adj_3074[16] ), .C0(\pg.n1877_adj_1928 ), 
    .B0(\pg.n1895_adj_2012 ), .F0(\pg.n1973_adj_903 ), .F1(\pg.n2069 ));
  pg_SLICE_1234 \pg.SLICE_1234 ( .D1(\pg.n356 ), .C1(\pg.n8_adj_2793 ), 
    .B1(\pg.n2071 ), .A1(\pg.n2067_adj_148 ), .D0(\pg.n2069 ), 
    .C0(\pg.n2023_adj_3059[17] ), .B0(\pg.n1972_adj_584 ), 
    .A0(\pg.n1991_adj_2013 ), .F0(\pg.n8_adj_2793 ), .F1(\pg.n10_adj_2794 ));
  pg_SLICE_1235 \pg.SLICE_1235 ( .D1(\pg.n2087_adj_2029 ), .C1(\pg.n2070 ), 
    .A1(\pg.n2119_adj_3052[15] ), .C0(\pg.n1974_adj_902 ), 
    .B0(\pg.n2023_adj_3059[15] ), .A0(\pg.n1991_adj_2013 ), .F0(\pg.n2070 ), 
    .F1(\pg.n2166_adj_2008 ));
  pg_SLICE_1236 \pg.SLICE_1236 ( .D1(\pg.n357 ), .C1(\pg.n8_adj_2059 ), 
    .B1(\pg.n2168 ), .A1(\pg.n2164_adj_833 ), .D0(\pg.n2087_adj_2029 ), 
    .C0(\pg.n2166_adj_2008 ), .B0(\pg.n2119_adj_3052[16] ), .A0(\pg.n2069 ), 
    .F0(\pg.n8_adj_2059 ), .F1(\pg.n10_adj_2062 ));
  pg_SLICE_1237 \pg.SLICE_1237 ( .D1(\pg.n2599_adj_3094[25] ), 
    .C1(\pg.n2540_adj_2004 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[25] ), .C0(\pg.n2444_adj_2089 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2540_adj_2004 ), 
    .F1(\pg.n2636_adj_1977 ));
  pg_SLICE_1238 \pg.SLICE_1238 ( .D1(\pg.n2444_adj_2089 ), 
    .C1(\pg.n2440_adj_2087 ), .B1(\pg.n2443_adj_2083 ), 
    .A1(\pg.n2439_adj_2067 ), .D0(\pg.n2503_adj_3098[29] ), 
    .C0(\pg.n2540_adj_2004 ), .B0(\pg.n2440_adj_2087 ), 
    .A0(\pg.n2471_adj_2056 ), .F0(\pg.n18_adj_2224 ), .F1(\pg.n25_adj_2206 ));
  pg_SLICE_1239 \pg.SLICE_1239 ( .D1(\pg.n1639_adj_3095[29] ), 
    .C1(\pg.n1576_adj_2105 ), .A1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1511_adj_2104 ), .C0(\pg.n1480_adj_2102 ), 
    .B0(\pg.n1543_adj_3099[29] ), .F0(\pg.n1576_adj_2105 ), 
    .F1(\pg.n1672_adj_2110 ));
  pg_SLICE_1240 \pg.SLICE_1240 ( .D1(\pg.n1543_adj_3099[19] ), 
    .C1(\pg.n1511_adj_2104 ), .A1(\pg.n350_adj_2743 ), 
    .D0(\pg.n1479_adj_2116 ), .C0(\pg.n6_adj_2747 ), .B0(\pg.n1480_adj_2102 ), 
    .A0(\pg.n1481_adj_2159 ), .F0(\pg.n1511_adj_2104 ), 
    .F1(\pg.n1586_adj_2751 ));
  pg_SLICE_1241 \pg.SLICE_1241 ( .D1(\pg.n2087_adj_2029 ), .C1(\pg.n2055 ), 
    .A1(\pg.n2119_adj_3052[30] ), .D0(\pg.n1991_adj_2013 ), .C0(\pg.n1959 ), 
    .B0(\pg.n2023_adj_3059[30] ), .F0(\pg.n2055 ), .F1(\pg.n2151 ));
  pg_SLICE_1242 \pg.SLICE_1242 ( .D1(\pg.n2023_adj_3059[14] ), 
    .C1(\pg.n1991_adj_2013 ), .B1(\pg.n355 ), .D0(\pg.n17_adj_2790 ), 
    .C0(\pg.n16_adj_2789 ), .B0(\pg.n1959 ), .A0(\pg.n1967_adj_387 ), 
    .F0(\pg.n1991_adj_2013 ), .F1(\pg.n2071 ));
  pg_SLICE_1243 \pg.SLICE_1243 ( .D1(\pg.n1991_adj_2013 ), .C1(\pg.n1960 ), 
    .A1(\pg.n2023_adj_3059[29] ), .D0(\pg.n1895_adj_2012 ), 
    .C0(\pg.n1864_adj_1029 ), .B0(\pg.n1927_adj_3074[29] ), .F0(\pg.n1960 ), 
    .F1(\pg.n2056 ));
  pg_SLICE_1244 \pg.SLICE_1244 ( .D1(\pg.n2061_adj_138 ), 
    .C1(\pg.n16_adj_2797 ), .B1(\pg.n2063 ), .A1(\pg.n20_adj_2798 ), 
    .D0(\pg.n2023_adj_3059[30] ), .C0(\pg.n2056 ), .B0(\pg.n1959 ), 
    .A0(\pg.n1991_adj_2013 ), .F0(\pg.n16_adj_2797 ), .F1(\pg.n2087_adj_2029 ));
  pg_SLICE_1245 \pg.SLICE_1245 ( .D1(\pg.n2407_adj_3060[22] ), 
    .C1(\pg.n2351_adj_2126 ), .A1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2311_adj_3066[22] ), .C0(\pg.n2255_adj_1296 ), 
    .A0(\pg.n2279_adj_2167 ), .F0(\pg.n2351_adj_2126 ), 
    .F1(\pg.n2447_adj_2081 ));
  pg_SLICE_1246 \pg.SLICE_1246 ( .D1(\pg.n152[6] ), .C1(\pg.n2375_adj_2108 ), 
    .A1(\pg.n2407_adj_3060[8] ), .D0(\pg.n26_adj_2191 ), 
    .C0(\pg.n22_adj_2190 ), .B0(\pg.n2343_adj_2132 ), .A0(\pg.n2351_adj_2126 ), 
    .F0(\pg.n2375_adj_2108 ), .F1(\pg.n2461_adj_2197 ));
  pg_SLICE_1247 \pg.SLICE_1247 ( .D1(\pg.n1831_adj_3097[27] ), 
    .C1(\pg.n1770_adj_2157 ), .A1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[27] ), .C0(\pg.n1674_adj_2155 ), 
    .A0(\pg.n1703_adj_2025 ), .F0(\pg.n1770_adj_2157 ), 
    .F1(\pg.n1866_adj_1041 ));
  pg_SLICE_1248 \pg.SLICE_1248 ( .D1(\pg.n12_adj_2766 ), .C1(\pg.n20104 ), 
    .B1(\pg.n1673_adj_2163 ), .A1(\pg.n1674_adj_2155 ), 
    .D0(\pg.n1682_adj_2765 ), .C0(\pg.n10_adj_2764 ), .B0(\pg.n1677_adj_2280 ), 
    .A0(\pg.n1678_adj_2390 ), .F0(\pg.n20104 ), .F1(\pg.n1703_adj_2025 ));
  pg_SLICE_1249 \pg.SLICE_1249 ( .C1(\pg.n1961 ), .B1(\pg.n2023_adj_3059[28] ), 
    .A1(\pg.n1991_adj_2013 ), .D0(\pg.n1895_adj_2012 ), 
    .C0(\pg.n1865_adj_1028 ), .B0(\pg.n1927_adj_3074[28] ), .F0(\pg.n1961 ), 
    .F1(\pg.n2057 ));
  pg_SLICE_1250 \pg.SLICE_1250 ( .D1(\pg.n1927_adj_3074[15] ), 
    .C1(\pg.n1895_adj_2012 ), .B1(\pg.n354_adj_2010 ), .D0(\pg.n15_adj_2784 ), 
    .C0(\pg.n14_adj_2783 ), .B0(\pg.n1867_adj_1040 ), .A0(\pg.n1865_adj_1028 ), 
    .F0(\pg.n1895_adj_2012 ), .F1(\pg.n1974_adj_902 ));
  pg_SLICE_1251 \pg.SLICE_1251 ( .D1(\pg.n2311_adj_3066[26] ), 
    .C1(\pg.n2251_adj_1125 ), .A1(\pg.n2279_adj_2167 ), 
    .D0(\pg.n2215_adj_3101[26] ), .C0(\pg.n2155_adj_2333 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2251_adj_1125 ), 
    .F1(\pg.n2347_adj_2134 ));
  pg_SLICE_1252 \pg.SLICE_1252 ( .D1(\pg.n2311_adj_3066[9] ), 
    .C1(\pg.n2279_adj_2167 ), .A1(\pg.n152[7] ), .D0(\pg.n24_adj_2855 ), 
    .C0(\pg.n20_adj_2854 ), .B0(\pg.n2251_adj_1125 ), .A0(\pg.n2249_adj_522 ), 
    .F0(\pg.n2279_adj_2167 ), .F1(\pg.n2364_adj_466 ));
  pg_SLICE_1253 \pg.SLICE_1253 ( .D1(\pg.n2407_adj_3060[27] ), 
    .C1(\pg.n2346_adj_2142 ), .B1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2250_adj_1126 ), 
    .A0(\pg.n2311_adj_3066[27] ), .F0(\pg.n2346_adj_2142 ), 
    .F1(\pg.n2442_adj_2069 ));
  pg_SLICE_1254 \pg.SLICE_1254 ( .D1(\pg.n24_adj_2189 ), 
    .C1(\pg.n18_adj_2177 ), .B1(\pg.n2348_adj_2138 ), .A1(\pg.n2353_adj_2111 ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2346_adj_2142 ), 
    .B0(\pg.n2311_adj_3066[28] ), .A0(\pg.n2249_adj_522 ), 
    .F0(\pg.n18_adj_2177 ), .F1(\pg.n26_adj_2191 ));
  pg_SLICE_1255 \pg.SLICE_1255 ( .D1(\pg.n2407_adj_3060[29] ), 
    .C1(\pg.n2344_adj_2136 ), .A1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2248_adj_523 ), 
    .B0(\pg.n2311_adj_3066[29] ), .F0(\pg.n2344_adj_2136 ), 
    .F1(\pg.n2440_adj_2087 ));
  pg_SLICE_1256 \pg.SLICE_1256 ( .D1(\pg.n2542_adj_2002 ), 
    .C1(\pg.n2549_adj_2036 ), .B1(\pg.n2544_adj_2014 ), 
    .A1(\pg.n2541_adj_2034 ), .D0(\pg.n2279_adj_2167 ), 
    .C0(\pg.n2344_adj_2136 ), .B0(\pg.n2311_adj_3066[19] ), 
    .A0(\pg.n2258_adj_1922 ), .F0(\pg.n16_adj_2176 ), .F1(\pg.n26_adj_2226 ));
  pg_SLICE_1257 \pg.SLICE_1257 ( .D1(\pg.n1831_adj_3097[25] ), 
    .C1(\pg.n1772_adj_2185 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[25] ), .C0(\pg.n1676_adj_2183 ), 
    .A0(\pg.n1703_adj_2025 ), .F0(\pg.n1772_adj_2185 ), 
    .F1(\pg.n1868_adj_1065 ));
  pg_SLICE_1258 \pg.SLICE_1258 ( .D1(\pg.n1831_adj_3097[16] ), 
    .C1(\pg.n1799_adj_2028 ), .A1(\pg.n353_adj_2038 ), .D0(\pg.n20100 ), 
    .C0(\pg.n10_adj_2772 ), .B0(\pg.n1772_adj_2185 ), .A0(\pg.n14_adj_2773 ), 
    .F0(\pg.n1799_adj_2028 ), .F1(\pg.n1877_adj_1928 ));
  pg_SLICE_1259 \pg.SLICE_1259 ( .D1(\pg.n1255_adj_3078[24] ), 
    .C1(\pg.n1197_adj_2260 ), .B1(\pg.n1223_adj_1050 ), 
    .D0(\pg.n1159_adj_3077[24] ), .C0(\pg.n19876 ), .B0(\pg.n456 ), 
    .A0(\pg.n345_adj_2708 ), .F0(\pg.n1197_adj_2260 ), 
    .F1(\pg.n1293_adj_2262 ));
  pg_SLICE_1260 \pg.SLICE_1260 ( .D1(\pg.n7_adj_2722 ), .C1(\pg.n8_adj_2719 ), 
    .B1(\pg.n1294_adj_2347 ), .A1(\pg.n1290_adj_2146 ), 
    .D0(\pg.n1255_adj_3078[25] ), .C0(\pg.n1293_adj_2262 ), 
    .B0(\pg.n1196_adj_2168 ), .A0(\pg.n1223_adj_1050 ), .F0(\pg.n8_adj_2719 ), 
    .F1(\pg.n29166 ));
  pg_SLICE_1261 \pg.SLICE_1261 ( .D1(\pg.n1703_adj_2025 ), 
    .C1(\pg.n1773_adj_2283 ), .B1(\pg.n1672_adj_2110 ), 
    .A1(\pg.n1735_adj_3096[29] ), .D0(\pg.n1735_adj_3096[24] ), 
    .C0(\pg.n1677_adj_2280 ), .A0(\pg.n1703_adj_2025 ), 
    .F0(\pg.n1773_adj_2283 ), .F1(\pg.n10_adj_2772 ));
  pg_SLICE_1263 \pg.SLICE_1263 ( .D1(\pg.n2951_adj_1758 ), 
    .C1(\pg.n2928_adj_1842 ), .B1(\pg.n2983_adj_3090[21] ), 
    .D0(\pg.n2887_adj_3091[21] ), .C0(\pg.n2832_adj_1840 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2928_adj_1842 ), .F1(\pg.n3024 ));
  pg_SLICE_1264 \pg.SLICE_1264 ( .D1(\pg.n34_adj_2307 ), 
    .C1(\pg.n24_adj_2306 ), .B1(\pg.n3030 ), .A1(\pg.n3026 ), 
    .D0(\pg.n2983_adj_3090[22] ), .C0(\pg.n3024 ), .B0(\pg.n2927_adj_2301 ), 
    .A0(\pg.n2951_adj_1758 ), .F0(\pg.n24_adj_2306 ), .F1(\pg.n38_adj_2311 ));
  pg_SLICE_1265 \pg.SLICE_1265 ( .D1(\pg.n2183_adj_2332 ), 
    .C1(\pg.n2153_adj_2330 ), .B1(\pg.n2215_adj_3101[28] ), 
    .D0(\pg.n2087_adj_2374 ), .C0(\pg.n2057_adj_2372 ), 
    .A0(\pg.n2119_adj_3102[28] ), .F0(\pg.n2153_adj_2330 ), 
    .F1(\pg.n2249_adj_522 ));
  pg_SLICE_1266 \pg.SLICE_1266 ( .D1(\pg.n2215_adj_3101[10] ), 
    .C1(\pg.n2183_adj_2332 ), .B1(\pg.n152[8] ), .D0(\pg.n22_adj_2846 ), 
    .C0(\pg.n18_adj_2845 ), .B0(\pg.n2153_adj_2330 ), .A0(\pg.n2154_adj_2356 ), 
    .F0(\pg.n2183_adj_2332 ), .F1(\pg.n2267_adj_2317 ));
  pg_SLICE_1267 \pg.SLICE_1267 ( .D1(\pg.n1351_adj_3079[24] ), 
    .C1(\pg.n1390_adj_2355 ), .B1(\pg.n1293_adj_2262 ), 
    .A1(\pg.n1319_adj_1056 ), .D0(\pg.n1351_adj_3079[23] ), 
    .C0(\pg.n1294_adj_2347 ), .B0(\pg.n1319_adj_1056 ), 
    .F0(\pg.n1390_adj_2355 ), .F1(\pg.n8_adj_2730 ));
  pg_SLICE_1269 \pg.SLICE_1269 ( .D1(\pg.n2215_adj_3101[22] ), 
    .C1(\pg.n2159_adj_2358 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[22] ), .C0(\pg.n2063_adj_2398 ), 
    .B0(\pg.n2087_adj_2374 ), .F0(\pg.n2159_adj_2358 ), 
    .F1(\pg.n2255_adj_1296 ));
  pg_SLICE_1270 \pg.SLICE_1270 ( .D1(\pg.n22_adj_2853 ), 
    .C1(\pg.n16_adj_2852 ), .B1(\pg.n2258_adj_1922 ), .A1(\pg.n2256_adj_1902 ), 
    .D0(\pg.n2215_adj_3101[27] ), .C0(\pg.n2154_adj_2356 ), 
    .B0(\pg.n2183_adj_2332 ), .A0(\pg.n2255_adj_1296 ), .F0(\pg.n16_adj_2852 ), 
    .F1(\pg.n24_adj_2855 ));
  pg_SLICE_1272 \pg.SLICE_1272 ( .D1(\pg.n19_adj_2836 ), 
    .C1(\pg.n12_adj_2834 ), .B1(\pg.n18_adj_2835 ), .A1(\pg.n2057_adj_2372 ), 
    .D0(\pg.n2065_adj_2402 ), .C0(\pg.n29243 ), .B0(\pg.n2066_adj_2396 ), 
    .A0(\pg.n2058_adj_2377 ), .F0(\pg.n12_adj_2834 ), .F1(\pg.n2087_adj_2374 ));
  pg_SLICE_1273 \pg.SLICE_1273 ( .D1(\pg.n2059_adj_2385 ), 
    .C1(\pg.n2151_adj_2348 ), .B1(\pg.n2087_adj_2374 ), 
    .A1(\pg.n2119_adj_3102[26] ), .D0(\pg.n2119_adj_3102[30] ), 
    .C0(\pg.n2055_adj_2387 ), .A0(\pg.n2087_adj_2374 ), 
    .F0(\pg.n2151_adj_2348 ), .F1(\pg.n18_adj_2845 ));
  pg_SLICE_1275 \pg.SLICE_1275 ( .D1(\pg.n2023_adj_3103[30] ), 
    .C1(\pg.n1959_adj_2415 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1895_adj_2448 ), .C0(\pg.n1863_adj_2446 ), 
    .B0(\pg.n1927_adj_3104[30] ), .F0(\pg.n1959_adj_2415 ), 
    .F1(\pg.n2055_adj_2387 ));
  pg_SLICE_1276 \pg.SLICE_1276 ( .D1(\pg.n152[9] ), .C1(\pg.n1991_adj_2414 ), 
    .B1(\pg.n152[10] ), .A1(\pg.n2023_adj_3103[12] ), .D0(\pg.n17_adj_2825 ), 
    .C0(\pg.n16_adj_2824 ), .B0(\pg.n1959_adj_2415 ), .A0(\pg.n1967_adj_2421 ), 
    .F0(\pg.n1991_adj_2414 ), .F1(\pg.n6_adj_2832 ));
  pg_SLICE_1277 \pg.SLICE_1277 ( .D1(\pg.n2087_adj_2029 ), 
    .C1(\pg.n2061_adj_138 ), .B1(\pg.n2119_adj_3052[24] ), 
    .D0(\pg.n1991_adj_2013 ), .C0(\pg.n1965_adj_362 ), 
    .B0(\pg.n2023_adj_3059[24] ), .F0(\pg.n2061_adj_138 ), .F1(\pg.n2157 ));
  pg_SLICE_1279 \pg.SLICE_1279 ( .D1(\pg.n1927_adj_3104[26] ), 
    .C1(\pg.n1867_adj_2456 ), .B1(\pg.n1895_adj_2448 ), 
    .D0(\pg.n1831_adj_3106[26] ), .C0(\pg.n1771_adj_2487 ), 
    .B0(\pg.n1799_adj_2486 ), .F0(\pg.n1867_adj_2456 ), 
    .F1(\pg.n1963_adj_2427 ));
  pg_SLICE_1280 \pg.SLICE_1280 ( .D1(\pg.n1927_adj_3104[13] ), 
    .C1(\pg.n1895_adj_2448 ), .A1(\pg.n152[11] ), .D0(\pg.n15_adj_2812 ), 
    .C0(\pg.n14_adj_2811 ), .B0(\pg.n1865_adj_2468 ), .A0(\pg.n1867_adj_2456 ), 
    .F0(\pg.n1895_adj_2448 ), .F1(\pg.n1976_adj_2479 ));
  pg_SLICE_1281 \pg.SLICE_1281 ( .D1(\pg.n1415_adj_2150 ), 
    .C1(\pg.n1487_adj_2465 ), .B1(\pg.n1390_adj_2355 ), 
    .A1(\pg.n1447_adj_3100[23] ), .D0(\pg.n1447_adj_3100[22] ), 
    .C0(\pg.n1391_adj_2461 ), .A0(\pg.n1415_adj_2150 ), 
    .F0(\pg.n1487_adj_2465 ), .F1(\pg.n8_adj_2741 ));
  pg_SLICE_1283 \pg.SLICE_1283 ( .D1(\pg.n2023_adj_3103[25] ), 
    .C1(\pg.n1964_adj_2425 ), .A1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[25] ), .C0(\pg.n1868_adj_2476 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1964_adj_2425 ), 
    .F1(\pg.n2060_adj_2394 ));
  pg_SLICE_1284 \pg.SLICE_1284 ( .D1(\pg.n1868_adj_2476 ), 
    .C1(\pg.n1866_adj_2474 ), .B1(\pg.n1864_adj_2470 ), 
    .A1(\pg.n1863_adj_2446 ), .D0(\pg.n1895_adj_2448 ), 
    .C0(\pg.n1964_adj_2425 ), .B0(\pg.n1866_adj_2474 ), 
    .A0(\pg.n1927_adj_3104[27] ), .F0(\pg.n12_adj_2823 ), 
    .F1(\pg.n15_adj_2812 ));
  pg_SLICE_1285 \pg.SLICE_1285 ( .D1(\pg.n1543_adj_3099[21] ), 
    .C1(\pg.n1488_adj_2496 ), .B1(\pg.n1511_adj_2104 ), 
    .D0(\pg.n1447_adj_3100[21] ), .C0(\pg.n1392_adj_2494 ), 
    .B0(\pg.n1415_adj_2150 ), .F0(\pg.n1488_adj_2496 ), 
    .F1(\pg.n1584_adj_2506 ));
  pg_SLICE_1286 \pg.SLICE_1286 ( .D0(\pg.n1488_adj_2496 ), 
    .C0(\pg.n1447_adj_3100[25] ), .B0(\pg.n1388_adj_2174 ), 
    .A0(\pg.n1415_adj_2150 ), .F0(\pg.n9_adj_2745 ));
  pg_SLICE_1287 \pg.SLICE_1287 ( .C1(\pg.n1768_adj_2503 ), 
    .B1(\pg.n1799_adj_2486 ), .A1(\pg.n1831_adj_3106[29] ), 
    .D0(\pg.n1735_adj_3107[29] ), .C0(\pg.n1672_adj_2545 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1768_adj_2503 ), 
    .F1(\pg.n1864_adj_2470 ));
  pg_SLICE_1288 \pg.SLICE_1288 ( .D1(\pg.n1831_adj_3106[14] ), 
    .C1(\pg.n1799_adj_2486 ), .A1(\pg.n152[12] ), .D0(\pg.n9_adj_2803 ), 
    .C0(\pg.n14_adj_2802 ), .B0(\pg.n1773_adj_2515 ), .A0(\pg.n1768_adj_2503 ), 
    .F0(\pg.n1799_adj_2486 ), .F1(\pg.n1879_adj_2482 ));
  pg_SLICE_1290 \pg.SLICE_1290 ( .D1(\pg.n1586_adj_2751 ), 
    .C1(\pg.n8_adj_2750 ), .B1(\pg.n1582_adj_2380 ), .A1(\pg.n351_adj_2018 ), 
    .D0(\pg.n1543_adj_3099[22] ), .C0(\pg.n1584_adj_2506 ), 
    .B0(\pg.n1487_adj_2465 ), .A0(\pg.n1511_adj_2104 ), .F0(\pg.n8_adj_2750 ), 
    .F1(\pg.n10_adj_2752 ));
  pg_SLICE_1291 \pg.SLICE_1291 ( .D1(\pg.n1799_adj_2486 ), 
    .C1(\pg.n1769_adj_2484 ), .B1(\pg.n1831_adj_3106[28] ), 
    .D0(\pg.n1735_adj_3107[28] ), .C0(\pg.n1673_adj_2556 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1769_adj_2484 ), 
    .F1(\pg.n1865_adj_2468 ));
  pg_SLICE_1292 \pg.SLICE_1292 ( .D1(\pg.n1673_adj_2556 ), .C1(\pg.n29033 ), 
    .B1(\pg.n1674_adj_2560 ), .A1(\pg.n12_adj_2785 ), .D0(\pg.n5_adj_2781 ), 
    .C0(\pg.n6_adj_2767 ), .B0(\pg.n1677_adj_2543 ), .A0(\pg.n1678_adj_2541 ), 
    .F0(\pg.n29033 ), .F1(\pg.n1703_adj_2538 ));
  pg_SLICE_1293 \pg.SLICE_1293 ( .D1(\pg.n1639_adj_3108[30] ), 
    .C1(\pg.n1575_adj_2567 ), .A1(\pg.n1607_adj_2564 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1479_adj_2596 ), 
    .B0(\pg.n1543_adj_3061[30] ), .F0(\pg.n1575_adj_2567 ), 
    .F1(\pg.n1671_adj_2558 ));
  pg_SLICE_1294 \pg.SLICE_1294 ( .D1(\pg.n1579_adj_2569 ), 
    .C1(\pg.n8_adj_2748 ), .B1(\pg.n1575_adj_2567 ), .A1(\pg.n7_adj_2753 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1543_adj_3061[28] ), 
    .B0(\pg.n1481_adj_2586 ), .A0(\pg.n1578_adj_2562 ), .F0(\pg.n8_adj_2748 ), 
    .F1(\pg.n1607_adj_2564 ));
  pg_SLICE_1295 \pg.SLICE_1295 ( .D1(\pg.n1639_adj_3108[28] ), 
    .C1(\pg.n1577_adj_2565 ), .B1(\pg.n1607_adj_2564 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1481_adj_2586 ), 
    .B0(\pg.n1543_adj_3061[28] ), .F0(\pg.n1577_adj_2565 ), 
    .F1(\pg.n1673_adj_2556 ));
  pg_SLICE_1296 \pg.SLICE_1296 ( .D1(\pg.n1543_adj_3061[17] ), 
    .C1(\pg.n1511_adj_2588 ), .B1(\pg.n152[15] ), .D0(\pg.n1480_adj_2602 ), 
    .C0(\pg.n6_adj_2728 ), .B0(\pg.n1479_adj_2596 ), .A0(\pg.n1481_adj_2586 ), 
    .F0(\pg.n1511_adj_2588 ), .F1(\pg.n1588_adj_2740 ));
  pg_SLICE_1297 \pg.SLICE_1297 ( .D1(\pg.n1607_adj_2564 ), 
    .C1(\pg.n1578_adj_2562 ), .B1(\pg.n1639_adj_3108[27] ), 
    .D0(\pg.n1543_adj_3061[27] ), .C0(\pg.n1482_adj_2592 ), 
    .B0(\pg.n1511_adj_2588 ), .F0(\pg.n1578_adj_2562 ), 
    .F1(\pg.n1674_adj_2560 ));
  pg_SLICE_1299 \pg.SLICE_1299 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1384_adj_534 ), .B1(\pg.n1447_adj_3067[29] ), 
    .D0(\pg.n1319_adj_2607 ), .C0(\pg.n1288_adj_2500 ), 
    .A0(\pg.n1351_adj_3105[29] ), .F0(\pg.n1384_adj_534 ), 
    .F1(\pg.n1480_adj_2602 ));
  pg_SLICE_1300 \pg.SLICE_1300 ( .D1(\pg.n1319_adj_2607 ), 
    .C1(\pg.n1415_adj_2606 ), .B1(\pg.n1351_adj_3105[30] ), 
    .A1(\pg.n1447_adj_3067[30] ), .D0(\pg.n6_adj_2715 ), .C0(\pg.n4_adj_2699 ), 
    .B0(\pg.n1386_adj_1205 ), .A0(\pg.n1384_adj_534 ), 
    .F0(\pg.n1415_adj_2606 ), .F1(\pg.n1479_adj_2596 ));
  pg_SLICE_1301 \pg.SLICE_1301 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1385_adj_1206 ), .A1(\pg.n1447_adj_3067[28] ), 
    .D0(\pg.n1319_adj_2607 ), .C0(\pg.n1289_adj_2499 ), 
    .B0(\pg.n1351_adj_3105[28] ), .F0(\pg.n1385_adj_1206 ), 
    .F1(\pg.n1481_adj_2586 ));
  pg_SLICE_1302 \pg.SLICE_1302 ( .D1(\pg.n1289_adj_2499 ), 
    .C1(\pg.n4_adj_2681 ), .B1(\pg.n1287_adj_2454 ), .A1(\pg.n1288_adj_2500 ), 
    .D0(\pg.n99_adj_2680 ), .C0(\pg.n6_adj_2678 ), .B0(\pg.n1290_adj_2628 ), 
    .A0(n1293), .F0(\pg.n4_adj_2681 ), .F1(\pg.n1319_adj_2607 ));
  pg_SLICE_1303 \pg.SLICE_1303 ( .D1(n1223), .C1(\pg.n1192_adj_2636 ), 
    .A1(\pg.n1255_adj_3110[29] ), .D0(\pg.n1159_adj_3109[29] ), 
    .C0(\pg.n220_adj_2658 ), .B0(\pg.n219_adj_2633 ), .A0(\pg.n4_adj_2632 ), 
    .F0(\pg.n1192_adj_2636 ), .F1(\pg.n1288_adj_2500 ));
  pg_SLICE_1304 \pg.SLICE_1304 ( .D1(n29107), .C1(\pg.n1191_adj_2635 ), 
    .B1(\pg.n1192_adj_2636 ), .A1(\pg.n1193_adj_2638 ), 
    .D0(\pg.n1159_adj_3109[30] ), .C0(\pg.n219_adj_2633 ), 
    .B0(\pg.n4_adj_2632 ), .F0(\pg.n1191_adj_2635 ), .F1(n1223));
  pg_SLICE_1305 \pg.SLICE_1305 ( .D1(\pg.n1159_adj_3109[26] ), 
    .C1(\pg.n4_adj_2632 ), .B1(\pg.n219_adj_2633 ), .A1(\pg.n152[24] ), 
    .D0(\pg.n152[24] ), .C0(\pg.n5_adj_2656 ), .B0(\pg.n220_adj_2658 ), 
    .A0(\pg.n152[26] ), .F0(\pg.n4_adj_2632 ), .F1(n1195));
  pg_SLICE_1307 \pg.SLICE_1307 ( .D1(\pg.n1639_adj_3095[20] ), 
    .C1(\pg.n1585_adj_2692 ), .A1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1543_adj_3099[20] ), .C0(\pg.n1489_adj_2690 ), 
    .B0(\pg.n1511_adj_2104 ), .F0(\pg.n1585_adj_2692 ), 
    .F1(\pg.n1681_adj_2696 ));
  pg_SLICE_1308 \pg.SLICE_1308 ( .D1(\pg.n352_adj_2030 ), 
    .C1(\pg.n8_adj_2760 ), .B1(\pg.n1683_adj_2021 ), .A1(\pg.n1679_adj_2481 ), 
    .D0(\pg.n1607_adj_2020 ), .C0(\pg.n1681_adj_2696 ), 
    .B0(\pg.n1584_adj_2506 ), .A0(\pg.n1639_adj_3095[21] ), 
    .F0(\pg.n8_adj_2760 ), .F1(\pg.n10_adj_2764 ));
  pg_SLICE_1309 \pg.SLICE_1309 ( .D1(\pg.n344_adj_2710 ), 
    .C1(\pg.n7_adj_2709 ), .B1(\pg.n8_adj_2705 ), .A1(\pg.n457_adj_2711 ), 
    .D0(\pg.n341_adj_2707 ), .C0(\pg.n345_adj_2708 ), .B0(\pg.n346_adj_2706 ), 
    .F0(\pg.n7_adj_2709 ), .F1(\pg.n19876 ));
  pg_SLICE_1310 \pg.SLICE_1310 ( .D1(\pg.n1223_adj_1050 ), 
    .C1(\pg.n1196_adj_2168 ), .A1(\pg.n1255_adj_3078[25] ), 
    .D0(\pg.n344_adj_2710 ), .C0(\pg.n1159_adj_3077[25] ), .B0(\pg.n456 ), 
    .A0(\pg.n19876 ), .F0(\pg.n1196_adj_2168 ), .F1(\pg.n1292_adj_2170 ));
  pg_SLICE_1311 \pg.SLICE_1311 ( .D1(\pg.n1192_adj_2718 ), 
    .C1(\pg.n10_adj_2713 ), .B1(\pg.n9_adj_2714 ), .A1(\pg.n1191_adj_1049 ), 
    .D0(\pg.n347_adj_2451 ), .C0(\pg.n8_adj_2712 ), .B0(\pg.n1198_adj_2345 ), 
    .A0(\pg.n1194_adj_2144 ), .F0(\pg.n10_adj_2713 ), .F1(\pg.n1223_adj_1050 ));
  pg_SLICE_1312 \pg.SLICE_1312 ( .D1(\pg.n1223_adj_1050 ), 
    .C1(\pg.n1192_adj_2718 ), .A1(\pg.n1255_adj_3078[29] ), 
    .D0(\pg.n1159_adj_3077[29] ), .C0(\pg.n457_adj_2711 ), .B0(\pg.n456 ), 
    .A0(\pg.n19876 ), .F0(\pg.n1192_adj_2718 ), .F1(\pg.n1288_adj_2729 ));
  pg_SLICE_1313 \pg.SLICE_1313 ( .D1(\pg.n1447_adj_3100[20] ), 
    .C1(\pg.n1415_adj_2150 ), .A1(\pg.n349_adj_2688 ), 
    .D0(\pg.n1384_adj_2732 ), .C0(\pg.n20120 ), .B0(\pg.n1385_adj_1057 ), 
    .A0(\pg.n1383_adj_1059 ), .F0(\pg.n1415_adj_2150 ), 
    .F1(\pg.n1489_adj_2690 ));
  pg_SLICE_1314 \pg.SLICE_1314 ( .D1(\pg.n1447_adj_3100[29] ), 
    .C1(\pg.n1384_adj_2732 ), .B1(\pg.n1415_adj_2150 ), 
    .D0(\pg.n1351_adj_3079[29] ), .C0(\pg.n1288_adj_2729 ), 
    .A0(\pg.n1319_adj_1056 ), .F0(\pg.n1384_adj_2732 ), 
    .F1(\pg.n1480_adj_2102 ));
  pg_SLICE_1315 \pg.SLICE_1315 ( .D1(\pg.n1639_adj_3108[22] ), 
    .C1(\pg.n1681_adj_2549 ), .B1(\pg.n1583_adj_2746 ), 
    .A1(\pg.n1607_adj_2564 ), .D0(\pg.n1639_adj_3108[20] ), 
    .C0(\pg.n1585_adj_2736 ), .B0(\pg.n1607_adj_2564 ), 
    .F0(\pg.n1681_adj_2549 ), .F1(\pg.n6_adj_2767 ));
  pg_SLICE_1317 \pg.SLICE_1317 ( .D1(\pg.n1735_adj_3096[19] ), 
    .C1(\pg.n1682_adj_2765 ), .A1(\pg.n1703_adj_2025 ), 
    .C0(\pg.n1586_adj_2751 ), .B0(\pg.n1607_adj_2020 ), 
    .A0(\pg.n1639_adj_3095[19] ), .F0(\pg.n1682_adj_2765 ), 
    .F1(\pg.n1778_adj_2769 ));
  pg_SLICE_1318 \pg.SLICE_1318 ( .D1(\pg.n1776_adj_2534 ), 
    .C1(\pg.n8_adj_2770 ), .B1(\pg.n353_adj_2038 ), .A1(\pg.n1780_adj_2032 ), 
    .D0(\pg.n1778_adj_2769 ), .C0(\pg.n1735_adj_3096[20] ), 
    .B0(\pg.n1681_adj_2696 ), .A0(\pg.n1703_adj_2025 ), .F0(\pg.n8_adj_2770 ), 
    .F1(\pg.n10_adj_2771 ));
  pg_SLICE_1319 \pg.SLICE_1319 ( .D1(\pg.n1799_adj_2028 ), 
    .C1(\pg.n1874_adj_1727 ), .B1(\pg.n1779_adj_2026 ), 
    .A1(\pg.n1831_adj_3097[18] ), .D0(\pg.n1831_adj_3097[19] ), 
    .C0(\pg.n1778_adj_2769 ), .A0(\pg.n1799_adj_2028 ), 
    .F0(\pg.n1874_adj_1727 ), .F1(\pg.n8_adj_2777 ));
  pg_SLICE_1321 \pg.SLICE_1321 ( .D1(\pg.n2791[8] ), .C1(\pg.n2749_adj_850 ), 
    .A1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[8] ), 
    .C0(\pg.n2653_adj_848 ), .B0(\pg.n2663_adj_756 ), .F0(\pg.n2749_adj_850 ), 
    .F1(\pg.n2845 ));
  pg_SLICE_1322 \pg.SLICE_1322 ( .D1(\pg.n364 ), .C1(\pg.n8_adj_960 ), 
    .B1(\pg.n2847 ), .A1(\pg.n2843 ), .D0(\pg.n2759_adj_745 ), .C0(\pg.n2845 ), 
    .B0(\pg.n2748_adj_937 ), .A0(\pg.n2791[9] ), .F0(\pg.n8_adj_960 ), 
    .F1(\pg.n10_adj_961 ));
  pg_SLICE_1323 \pg.SLICE_1323 ( .D1(\pg.n2791_adj_3069[21] ), 
    .C1(\pg.n2736_adj_637 ), .B1(\pg.n2759 ), .D0(\pg.n2695[21] ), 
    .C0(\pg.n2640 ), .B0(\pg.n2663 ), .F0(\pg.n2736_adj_637 ), 
    .F1(\pg.n2832_adj_212 ));
  pg_SLICE_1324 \pg.SLICE_1324 ( .D1(\pg.n2695[25] ), .C1(\pg.n2636 ), 
    .B1(\pg.n2663 ), .A1(\pg.n2736_adj_637 ), .D0(\pg.n2599_adj_3065[25] ), 
    .C0(\pg.n2540 ), .B0(\pg.n2567 ), .F0(\pg.n2636 ), .F1(\pg.n20_adj_639 ));
  pg_SLICE_1325 \pg.SLICE_1325 ( .D1(\pg.n2407_adj_3055[29] ), 
    .C1(\pg.n2344_adj_403 ), .B1(\pg.n2375 ), .D0(\pg.n2279 ), 
    .C0(\pg.n2248_adj_244 ), .B0(\pg.n2311_adj_3056[29] ), 
    .F0(\pg.n2344_adj_403 ), .F1(\pg.n2440_adj_458 ));
  pg_SLICE_1326 \pg.SLICE_1326 ( .D0(\pg.n2311_adj_3056[19] ), 
    .C0(\pg.n2344_adj_403 ), .B0(\pg.n2258 ), .A0(\pg.n2279 ), 
    .F0(\pg.n16_adj_405 ));
  pg_SLICE_1327 \pg.SLICE_1327 ( .D1(\pg.n1927[25] ), .C1(\pg.n1868 ), 
    .A1(\pg.n1895 ), .D0(\pg.n1831[25] ), .C0(\pg.n1772 ), .B0(\pg.n1799 ), 
    .F0(\pg.n1868 ), .F1(\pg.n1964_adj_312 ));
  pg_SLICE_1328 \pg.SLICE_1328 ( .D1(\pg.n1868 ), .C1(\pg.n1863 ), 
    .B1(\pg.n1864 ), .A1(\pg.n1866 ), .D0(\pg.n1927[27] ), 
    .C0(\pg.n1964_adj_312 ), .B0(\pg.n1866 ), .A0(\pg.n1895 ), 
    .F0(\pg.n12_adj_314 ), .F1(\pg.n15 ));
  pg_SLICE_1329 \pg.SLICE_1329 ( .D1(\pg.n1639[20] ), .C1(\pg.n1585_adj_267 ), 
    .B1(\pg.n1607 ), .D0(\pg.n1543[20] ), .C0(\pg.n1489_adj_248 ), 
    .B0(\pg.n1511 ), .F0(\pg.n1585_adj_267 ), .F1(\pg.n1681 ));
  pg_SLICE_1330 \pg.SLICE_1330 ( .D1(\pg.n5_adj_297 ), .C1(\pg.n6_adj_296 ), 
    .B1(\pg.n1677 ), .A1(\pg.n1678 ), .D0(\pg.n1639[22] ), .C0(\pg.n1681 ), 
    .B0(\pg.n1583 ), .A0(\pg.n1607 ), .F0(\pg.n6_adj_296 ), .F1(\pg.n29028 ));
  pg_SLICE_1331 \pg.SLICE_1331 ( .D1(\pg.n2119[30] ), .C1(\pg.n2055_adj_330 ), 
    .A1(\pg.n2087 ), .D0(\pg.n1991 ), .C0(\pg.n1959_adj_318 ), 
    .A0(\pg.n2023[30] ), .F0(\pg.n2055_adj_330 ), .F1(\pg.n2151_adj_355 ));
  SLICE_1333 SLICE_1333( .D1(\pg.n1255_adj_3110[25] ), .C1(n1291), .B1(n1223), 
    .A1(n1196), .D0(n1260), .C0(n1195), .A0(n1223), .F0(n1291), 
    .F1(\pg.n6_adj_2678 ));
  SLICE_1335 SLICE_1335( .D1(\pg.n1351[26] ), .C1(n1291_adj_3125), 
    .B1(\pg.n1319 ), .D0(n1260_adj_3119), .C0(n1195_adj_3112), 
    .B0(n1223_adj_3118), .F0(n1291_adj_3125), .F1(\pg.n1387 ));
  pg_SLICE_1336 \pg.SLICE_1336 ( .D1(\pg.n1255[25] ), .C1(n1196_adj_3113), 
    .B1(n1291_adj_3125), .A1(n1223_adj_3118), .D0(\pg.n1159[25] ), 
    .C0(\pg.n219 ), .B0(\pg.n4 ), .A0(\pg.n101 ), .F0(n1196_adj_3113), 
    .F1(\pg.n6 ));
  pg_SLICE_1337 \pg.SLICE_1337 ( .D1(\pg.n2183 ), .C1(\pg.n2160 ), 
    .B1(\pg.n2215[21] ), .D0(\pg.n2119[21] ), .C0(\pg.n2064_adj_186 ), 
    .A0(\pg.n2087 ), .F0(\pg.n2160 ), .F1(\pg.n2256 ));
  pg_SLICE_1338 \pg.SLICE_1338 ( .D1(\pg.n2407_adj_3055[21] ), 
    .C1(\pg.n2352_adj_423 ), .B1(\pg.n2375 ), .D0(\pg.n2311_adj_3056[21] ), 
    .C0(\pg.n2256 ), .A0(\pg.n2279 ), .F0(\pg.n2352_adj_423 ), 
    .F1(\pg.n2448_adj_447 ));
  pg_SLICE_1339 \pg.SLICE_1339 ( .D1(\pg.n2311_adj_3056[19] ), .C1(\pg.n2258 ), 
    .B1(\pg.n2279 ), .D0(\pg.n2215[19] ), .C0(\pg.n2162_adj_121 ), 
    .B0(\pg.n2183 ), .F0(\pg.n2258 ), .F1(\pg.n2354_adj_404 ));
  pg_SLICE_1340 \pg.SLICE_1340 ( .D1(\pg.n2119[19] ), .C1(\pg.n2066_adj_325 ), 
    .B1(\pg.n2087 ), .D0(\pg.n2023[19] ), .C0(\pg.n1970 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2066_adj_325 ), .F1(\pg.n2162_adj_121 ));
  pg_SLICE_1341 \pg.SLICE_1341 ( .D1(\pg.n1415 ), .C1(\pg.n1389 ), 
    .B1(\pg.n1447[24] ), .D0(\pg.n1351[24] ), .C0(n1293_adj_3126), 
    .B0(\pg.n1319 ), .F0(\pg.n1389 ), .F1(\pg.n1485 ));
  SLICE_1342 SLICE_1342( .D1(n1262_adj_3120), .C1(n1197_adj_3114), 
    .B1(n1223_adj_3118), .D0(\pg.n1159[24] ), .C0(\pg.n219 ), .B0(\pg.n4 ), 
    .A0(\pg.n102_c ), .F0(n1197_adj_3114), .F1(n1293_adj_3126));
  pg_SLICE_1344 \pg.SLICE_1344 ( .D1(\pg.n1482_adj_254 ), .C1(\pg.n29200 ), 
    .B1(\pg.n1484_adj_255 ), .A1(\pg.n1483_adj_253 ), .D0(\pg.n1486_adj_183 ), 
    .C0(\pg.n29047 ), .B0(\pg.n1485 ), .A0(\pg.n1487_adj_161 ), 
    .F0(\pg.n29200 ), .F1(\pg.n6_adj_256 ));
  pg_SLICE_1345 \pg.SLICE_1345 ( .D1(\pg.n1639[24] ), .C1(\pg.n1581 ), 
    .A1(\pg.n1607 ), .D0(\pg.n1511 ), .C0(\pg.n1485 ), .B0(\pg.n1543[24] ), 
    .F0(\pg.n1581 ), .F1(\pg.n1677 ));
  pg_SLICE_1346 \pg.SLICE_1346 ( .D1(\pg.n1576 ), .C1(\pg.n29195 ), 
    .B1(\pg.n1581 ), .A1(\pg.n1580 ), .D0(\pg.n1582 ), .C0(\pg.n29031 ), 
    .B0(\pg.n1583 ), .A0(\pg.n1584 ), .F0(\pg.n29195 ), .F1(\pg.n7 ));
  pg_SLICE_1349 \pg.SLICE_1349 ( .D1(\pg.n2023[24] ), .C1(\pg.n1965 ), 
    .A1(\pg.n1991 ), .D0(\pg.n1895 ), .C0(\pg.n1869 ), .A0(\pg.n1927[24] ), 
    .F0(\pg.n1965 ), .F1(\pg.n2061 ));
  pg_SLICE_1350 \pg.SLICE_1350 ( .D0(\pg.n1965 ), .C0(\pg.n1961_adj_316 ), 
    .B0(\pg.n1966 ), .A0(\pg.n1963_adj_317 ), .F0(\pg.n17 ));
  pg_SLICE_1352 \pg.SLICE_1352 ( .D0(\pg.n2055_adj_330 ), .C0(\pg.n2061 ), 
    .B0(\pg.n2056_adj_329 ), .A0(\pg.n2063_adj_165 ), .F0(\pg.n19 ));
  pg_SLICE_1353 \pg.SLICE_1353 ( .D1(\pg.n2183 ), .C1(\pg.n2157_adj_133 ), 
    .B1(\pg.n2215[24] ), .D0(\pg.n2087 ), .C0(\pg.n2061 ), .A0(\pg.n2119[24] ), 
    .F0(\pg.n2157_adj_133 ), .F1(\pg.n2253_adj_160 ));
  pg_SLICE_1354 \pg.SLICE_1354 ( .D1(\pg.n13 ), .C1(\pg.n20 ), 
    .B1(\pg.n2158_adj_154 ), .A1(\pg.n2160 ), .D0(\pg.n2152_adj_341 ), 
    .C0(\pg.n2161_adj_340 ), .B0(\pg.n2159_adj_167 ), .A0(\pg.n2157_adj_133 ), 
    .F0(\pg.n20 ), .F1(\pg.n22 ));
  pg_SLICE_1356 \pg.SLICE_1356 ( .D1(\pg.n1639[18] ), .C1(\pg.n1587 ), 
    .B1(\pg.n1607 ), .D0(\pg.n1543[18] ), .C0(\pg.n1491 ), .B0(\pg.n1511 ), 
    .F0(\pg.n1587 ), .F1(\pg.n1683 ));
  pg_SLICE_1358 \pg.SLICE_1358 ( .D1(\pg.n1682 ), .C1(\pg.n8_adj_295 ), 
    .B1(\pg.n1680 ), .A1(\pg.n1683 ), .D0(\pg.n1685 ), .C0(\pg.n1684 ), 
    .B0(\pg.n111 ), .F0(\pg.n8_adj_295 ), .F1(\pg.n5_adj_297 ));
  pg_SLICE_1359 \pg.SLICE_1359 ( .D1(\pg.n1799 ), .C1(\pg.n1779 ), 
    .A1(\pg.n1831[18] ), .D0(\pg.n1735[18] ), .C0(\pg.n1683 ), .B0(\pg.n1703 ), 
    .F0(\pg.n1779 ), .F1(\pg.n1875 ));
  pg_SLICE_1360 \pg.SLICE_1360 ( .D1(\pg.n1779 ), .C1(\pg.n6_adj_304 ), 
    .B1(\pg.n1781 ), .A1(\pg.n1780 ), .D0(\pg.n112 ), .C0(\pg.n111 ), 
    .B0(\pg.n1735[15] ), .A0(\pg.n1703 ), .F0(\pg.n6_adj_304 ), 
    .F1(\pg.n29023 ));
  pg_SLICE_1362 \pg.SLICE_1362 ( .D1(\pg.n1872 ), .C1(\pg.n5_adj_306 ), 
    .B1(\pg.n1875 ), .A1(\pg.n1873 ), .D0(\pg.n1876 ), .C0(\pg.n8_adj_305 ), 
    .B0(\pg.n1877 ), .A0(\pg.n1874 ), .F0(\pg.n5_adj_306 ), 
    .F1(\pg.n4_adj_307 ));
  pg_SLICE_1363 \pg.SLICE_1363 ( .D1(\pg.n2023[18] ), .C1(\pg.n1971 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[18] ), .C0(\pg.n1875 ), .B0(\pg.n1895 ), 
    .F0(\pg.n1971 ), .F1(\pg.n2067 ));
  pg_SLICE_1364 \pg.SLICE_1364 ( .D1(\pg.n1970 ), .C1(\pg.n5_adj_310 ), 
    .B1(\pg.n1969 ), .A1(\pg.n1972 ), .D0(\pg.n1974 ), .C0(\pg.n8_adj_309 ), 
    .B0(\pg.n1973 ), .A0(\pg.n1971 ), .F0(\pg.n5_adj_310 ), 
    .F1(\pg.n4_adj_311 ));
  pg_SLICE_1366 \pg.SLICE_1366 ( .D1(\pg.n2066_adj_325 ), .C1(\pg.n29136 ), 
    .B1(\pg.n2065_adj_323 ), .A1(\pg.n2058_adj_324 ), .D0(\pg.n2068_adj_322 ), 
    .C0(\pg.n29003 ), .B0(\pg.n2069_adj_321 ), .A0(\pg.n2067 ), 
    .F0(\pg.n29136 ), .F1(\pg.n12_adj_326 ));
  pg_SLICE_1367 \pg.SLICE_1367 ( .D1(\pg.n2215[18] ), .C1(\pg.n2163_adj_147 ), 
    .B1(\pg.n2183 ), .D0(\pg.n2119[18] ), .C0(\pg.n2067 ), .B0(\pg.n2087 ), 
    .F0(\pg.n2163_adj_147 ), .F1(\pg.n2259_adj_158 ));
  pg_SLICE_1368 \pg.SLICE_1368 ( .D1(\pg.n2156_adj_346 ), .C1(\pg.n29126 ), 
    .B1(\pg.n2163_adj_147 ), .A1(\pg.n2162_adj_121 ), .D0(\pg.n2164_adj_339 ), 
    .C0(\pg.n29048 ), .B0(\pg.n2166_adj_191 ), .A0(\pg.n2165_adj_338 ), 
    .F0(\pg.n29126 ), .F1(\pg.n13 ));
  pg_SLICE_1369 \pg.SLICE_1369 ( .D1(\pg.n2311_adj_3056[23] ), 
    .C1(\pg.n2254_adj_156 ), .A1(\pg.n2279 ), .D0(\pg.n2215[23] ), 
    .C0(\pg.n2158_adj_154 ), .B0(\pg.n2183 ), .F0(\pg.n2254_adj_156 ), 
    .F1(\pg.n2350_adj_415 ));
  pg_SLICE_1372 \pg.SLICE_1372 ( .D1(\pg.n2407_adj_3055[18] ), 
    .C1(\pg.n2355_adj_413 ), .A1(\pg.n2375 ), .D0(\pg.n2311_adj_3056[18] ), 
    .C0(\pg.n2259_adj_158 ), .B0(\pg.n2279 ), .F0(\pg.n2355_adj_413 ), 
    .F1(\pg.n2451_adj_453 ));
  pg_SLICE_1374 \pg.SLICE_1374 ( .D1(\pg.n2407_adj_3055[24] ), 
    .C1(\pg.n2349_adj_414 ), .B1(\pg.n2375 ), .D0(\pg.n2279 ), 
    .C0(\pg.n2253_adj_160 ), .A0(\pg.n2311_adj_3056[24] ), 
    .F0(\pg.n2349_adj_414 ), .F1(\pg.n2445_adj_448 ));
  pg_SLICE_1375 \pg.SLICE_1375 ( .D1(\pg.n1447[22] ), .C1(\pg.n1391 ), 
    .B1(\pg.n1415 ), .D0(\pg.n1351[22] ), .C0(n1295_adj_3128), .B0(\pg.n1319 ), 
    .F0(\pg.n1391 ), .F1(\pg.n1487_adj_161 ));
  SLICE_1376 SLICE_1376( .D1(n1223_adj_3118), .C1(n1199_adj_3116), 
    .A1(n1264_adj_3122), .D0(\pg.n219 ), .C0(\pg.n104 ), .B0(\pg.n4 ), 
    .A0(\pg.n1159[22] ), .F0(n1199_adj_3116), .F1(n1295_adj_3128));
  pg_SLICE_1378 \pg.SLICE_1378 ( .D1(\pg.n1639[22] ), .C1(\pg.n1583 ), 
    .B1(\pg.n1607 ), .D0(\pg.n1511 ), .C0(\pg.n1487_adj_161 ), 
    .B0(\pg.n1543[22] ), .F0(\pg.n1583 ), .F1(\pg.n1679 ));
  pg_SLICE_1380 \pg.SLICE_1380 ( .D1(\pg.n1831[22] ), .C1(\pg.n1775 ), 
    .B1(\pg.n1799 ), .D0(\pg.n1735[22] ), .C0(\pg.n1679 ), .A0(\pg.n1703 ), 
    .F0(\pg.n1775 ), .F1(\pg.n1871 ));
  pg_SLICE_1383 \pg.SLICE_1383 ( .D1(\pg.n1447[21] ), .C1(\pg.n1392 ), 
    .B1(\pg.n1415 ), .D0(\pg.n1351[21] ), .C0(n1296_adj_3129), .B0(\pg.n1319 ), 
    .F0(\pg.n1392 ), .F1(\pg.n1488_adj_177 ));
  SLICE_1384 SLICE_1384( .D1(n1265_adj_3123), .C1(n1200_adj_3117), 
    .A1(n1223_adj_3118), .D0(\pg.n1159[21] ), .C0(\pg.n219 ), .B0(\pg.n105 ), 
    .A0(\pg.n4 ), .F0(n1200_adj_3117), .F1(n1296_adj_3129));
  pg_SLICE_1386 \pg.SLICE_1386 ( .D1(\pg.n1490 ), .C1(\pg.n6_adj_247 ), 
    .B1(\pg.n1489_adj_248 ), .A1(\pg.n1488_adj_177 ), .D0(\pg.n1447[18] ), 
    .C0(\pg.n109 ), .B0(\pg.n108 ), .A0(\pg.n1415 ), .F0(\pg.n6_adj_247 ), 
    .F1(\pg.n29047 ));
  pg_SLICE_1387 \pg.SLICE_1387 ( .D1(\pg.n1639[21] ), .C1(\pg.n1584 ), 
    .B1(\pg.n1607 ), .D0(\pg.n1543[21] ), .C0(\pg.n1488_adj_177 ), 
    .A0(\pg.n1511 ), .F0(\pg.n1584 ), .F1(\pg.n1680 ));
  pg_SLICE_1390 \pg.SLICE_1390 ( .D1(\pg.n1799 ), .C1(\pg.n1776 ), 
    .A1(\pg.n1831[21] ), .D0(\pg.n1703 ), .C0(\pg.n1680 ), .A0(\pg.n1735[21] ), 
    .F0(\pg.n1776 ), .F1(\pg.n1872 ));
  pg_SLICE_1392 \pg.SLICE_1392 ( .D1(\pg.n2023[21] ), .C1(\pg.n1968 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[21] ), .C0(\pg.n1872 ), .B0(\pg.n1895 ), 
    .F0(\pg.n1968 ), .F1(\pg.n2064_adj_186 ));
  pg_SLICE_1393 \pg.SLICE_1393 ( .D1(\pg.n1319 ), .C1(n1294_adj_3127), 
    .A1(\pg.n1351[23] ), .D0(n1263_adj_3121), .C0(n1198_adj_3115), 
    .A0(n1223_adj_3118), .F0(n1294_adj_3127), .F1(\pg.n1390 ));
  pg_SLICE_1395 \pg.SLICE_1395 ( .D1(\pg.n1543[23] ), .C1(\pg.n1486_adj_183 ), 
    .B1(\pg.n1511 ), .D0(\pg.n1447[23] ), .C0(\pg.n1390 ), .B0(\pg.n1415 ), 
    .F0(\pg.n1486_adj_183 ), .F1(\pg.n1582 ));
  pg_SLICE_1397 \pg.SLICE_1397 ( .D1(\pg.n1703 ), .C1(\pg.n1678 ), 
    .B1(\pg.n1735[23] ), .D0(\pg.n1607 ), .C0(\pg.n1582 ), .B0(\pg.n1639[23] ), 
    .F0(\pg.n1678 ), .F1(\pg.n1774 ));
  pg_SLICE_1399 \pg.SLICE_1399 ( .D1(\pg.n1927[23] ), .C1(\pg.n1870 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1799 ), .C0(\pg.n1774 ), .B0(\pg.n1831[23] ), 
    .F0(\pg.n1870 ), .F1(\pg.n1966 ));
  pg_SLICE_1401 \pg.SLICE_1401 ( .D1(\pg.n2119[23] ), .C1(\pg.n2062_adj_185 ), 
    .B1(\pg.n2087 ), .D0(\pg.n2023[23] ), .C0(\pg.n1966 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2062_adj_185 ), .F1(\pg.n2158_adj_154 ));
  pg_SLICE_1402 \pg.SLICE_1402 ( .D0(\pg.n2060_adj_328 ), 
    .C0(\pg.n2059_adj_327 ), .B0(\pg.n2064_adj_186 ), .A0(\pg.n2062_adj_185 ), 
    .F0(\pg.n18 ));
  pg_SLICE_1407 \pg.SLICE_1407 ( .D1(\pg.n2087 ), .C1(\pg.n2073 ), 
    .A1(\pg.n2119[12] ), .D0(\pg.n2023[12] ), .C0(\pg.n114 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2073 ), .F1(\pg.n2169 ));
  pg_SLICE_1410 \pg.SLICE_1410 ( .D1(\pg.n1927[15] ), .C1(\pg.n1878 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1831[15] ), .C0(\pg.n1782 ), .A0(\pg.n1799 ), 
    .F0(\pg.n1878 ), .F1(\pg.n1974 ));
  pg_SLICE_1412 \pg.SLICE_1412 ( .D1(\pg.n2119[15] ), .C1(\pg.n2070_adj_189 ), 
    .B1(\pg.n2087 ), .D0(\pg.n2023[15] ), .C0(\pg.n1974 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2070_adj_189 ), .F1(\pg.n2166_adj_191 ));
  pg_SLICE_1415 \pg.SLICE_1415 ( .D1(\pg.n2311_adj_3056[13] ), 
    .C1(\pg.n2264_adj_194 ), .B1(\pg.n2279 ), .D0(\pg.n2183 ), 
    .C0(\pg.n2168_adj_192 ), .A0(\pg.n2215[13] ), .F0(\pg.n2264_adj_194 ), 
    .F1(\pg.n2360_adj_400 ));
  pg_SLICE_1417 \pg.SLICE_1417 ( .C1(\pg.n2262_adj_196 ), .B1(\pg.n2279 ), 
    .A1(\pg.n2311_adj_3056[15] ), .D0(\pg.n2215[15] ), .C0(\pg.n2166_adj_191 ), 
    .A0(\pg.n2183 ), .F0(\pg.n2262_adj_196 ), .F1(\pg.n2358_adj_401 ));
  pg_SLICE_1419 \pg.SLICE_1419 ( .D1(\pg.n2311_adj_3056[12] ), 
    .C1(\pg.n2265_adj_202 ), .A1(\pg.n2279 ), .D0(\pg.n2215[12] ), 
    .C0(\pg.n2169 ), .B0(\pg.n2183 ), .F0(\pg.n2265_adj_202 ), 
    .F1(\pg.n2361_adj_397 ));
  pg_SLICE_1421 \pg.SLICE_1421 ( .D1(\pg.n101 ), .C1(\pg.n8_c ), .B1(\pg.n99 ), 
    .A1(\pg.n102_c ), .D0(\pg.n104 ), .C0(\pg.n105 ), .B0(\pg.n103 ), 
    .F0(\pg.n8_c ), .F1(\pg.n5_c ));
  pg_SLICE_1423 \pg.SLICE_1423 ( .D1(\pg.n1255[30] ), .C1(n1223_adj_3118), 
    .D0(n1223_adj_3118), .C0(n102), .B0(\pg.n107 ), .A0(n36470), 
    .F0(\pg.n99_adj_216 ), .F1(\pg.n1287 ));
  SLICE_1424 SLICE_1424( .D1(n1199_adj_3116), .C1(n1198_adj_3115), .B1(n106), 
    .A1(n1200_adj_3117), .D0(\pg.n1159[23] ), .C0(\pg.n219 ), .B0(\pg.n103 ), 
    .A0(\pg.n4 ), .F0(n1198_adj_3115), .F1(n102));
  pg_SLICE_1426 \pg.SLICE_1426 ( .D1(\pg.n1255[27] ), .C1(n1194_adj_3111), 
    .B1(n1223_adj_3118), .D0(\pg.n1159[27] ), .C0(\pg.n219 ), .B0(\pg.n4 ), 
    .A0(\pg.n99 ), .F0(n1194_adj_3111), .F1(\pg.n1290 ));
  pg_SLICE_1427 \pg.SLICE_1427 ( .D1(\pg.n1393 ), .C1(\pg.n1394 ), 
    .B1(\pg.n108 ), .D0(\pg.n107 ), .C0(\pg.n1319 ), .A0(\pg.n1351[19] ), 
    .F0(\pg.n1394 ), .F1(\pg.n8_adj_219 ));
  pg_SLICE_1429 \pg.SLICE_1429 ( .D1(\pg.n1388 ), .C1(\pg.n5_adj_224 ), 
    .B1(\pg.n1387 ), .A1(\pg.n1390 ), .D0(\pg.n1391 ), .C0(\pg.n8_adj_219 ), 
    .B0(\pg.n1389 ), .A0(\pg.n1392 ), .F0(\pg.n5_adj_224 ), 
    .F1(\pg.n4_adj_225 ));
  pg_SLICE_1431 \pg.SLICE_1431 ( .D1(\pg.n1447[27] ), .C1(\pg.n1386 ), 
    .B1(\pg.n1415 ), .D0(\pg.n1351[27] ), .C0(\pg.n1290 ), .A0(\pg.n1319 ), 
    .F0(\pg.n1386 ), .F1(\pg.n1482_adj_254 ));
  pg_SLICE_1434 \pg.SLICE_1434 ( .D1(\pg.n1543[25] ), .C1(\pg.n1484_adj_255 ), 
    .B1(\pg.n1511 ), .D0(\pg.n1447[25] ), .C0(\pg.n1388 ), .B0(\pg.n1415 ), 
    .F0(\pg.n1484_adj_255 ), .F1(\pg.n1580 ));
  pg_SLICE_1435 \pg.SLICE_1435 ( .D1(\pg.n1585_adj_267 ), .C1(\pg.n6_adj_265 ), 
    .B1(\pg.n1587 ), .A1(\pg.n1586_adj_266 ), .D0(\pg.n1543[17] ), 
    .C0(\pg.n109 ), .B0(\pg.n110 ), .A0(\pg.n1511 ), .F0(\pg.n6_adj_265 ), 
    .F1(\pg.n29031 ));
  pg_SLICE_1437 \pg.SLICE_1437 ( .D1(\pg.n1639[27] ), .C1(\pg.n1578 ), 
    .A1(\pg.n1607 ), .D0(\pg.n1543[27] ), .C0(\pg.n1482_adj_254 ), 
    .A0(\pg.n1511 ), .F0(\pg.n1578 ), .F1(\pg.n1674 ));
  pg_SLICE_1440 \pg.SLICE_1440 ( .D1(\pg.n1735[17] ), .C1(\pg.n1684 ), 
    .B1(\pg.n1703 ), .D0(\pg.n1639[17] ), .C0(\pg.n1588 ), .B0(\pg.n1607 ), 
    .F0(\pg.n1684 ), .F1(\pg.n1780 ));
  pg_SLICE_1441 \pg.SLICE_1441 ( .D1(n1264_adj_3122), .C1(n1265_adj_3123), 
    .B1(n1263_adj_3121), .A1(n1266_adj_3124), .D0(\pg.n1672 ), .C0(\pg.n1671 ), 
    .B0(\pg.n1675 ), .A0(\pg.n1676 ), .F0(\pg.n12 ), .F1(n36470));
  pg_SLICE_1443 \pg.SLICE_1443 ( .D1(\pg.n1772 ), .C1(\pg.n29159 ), 
    .B1(\pg.n1775 ), .A1(\pg.n1774 ), .D0(\pg.n1778 ), .C0(\pg.n29023 ), 
    .B0(\pg.n1776 ), .A0(\pg.n1777 ), .F0(\pg.n29159 ), .F1(\pg.n9 ));
  pg_SLICE_1444 \pg.SLICE_1444 ( .D1(\pg.n1735[19] ), .C1(\pg.n1682 ), 
    .A1(\pg.n1703 ), .D0(\pg.n1639[19] ), .C0(\pg.n1586_adj_266 ), 
    .A0(\pg.n1607 ), .F0(\pg.n1682 ), .F1(\pg.n1778 ));
  pg_SLICE_1448 \pg.SLICE_1448 ( .D1(\pg.n1735[25] ), .C1(\pg.n1676 ), 
    .A1(\pg.n1703 ), .D0(\pg.n1639[25] ), .C0(\pg.n1580 ), .A0(\pg.n1607 ), 
    .F0(\pg.n1676 ), .F1(\pg.n1772 ));
  pg_SLICE_1449 \pg.SLICE_1449 ( .D1(\pg.n1831[27] ), .C1(\pg.n1770 ), 
    .B1(\pg.n1799 ), .D0(\pg.n1703 ), .C0(\pg.n1674 ), .B0(\pg.n1735[27] ), 
    .F0(\pg.n1770 ), .F1(\pg.n1866 ));
  pg_SLICE_1451 \pg.SLICE_1451 ( .D1(\pg.n113 ), .C1(\pg.n1879 ), 
    .A1(\pg.n1878 ), .D0(\pg.n112 ), .C0(\pg.n1799 ), .A0(\pg.n1831[14] ), 
    .F0(\pg.n1879 ), .F1(\pg.n8_adj_305 ));
  pg_SLICE_1454 \pg.SLICE_1454 ( .D1(\pg.n1895 ), .C1(\pg.n1874 ), 
    .A1(\pg.n1927[19] ), .C0(\pg.n1778 ), .B0(\pg.n1799 ), .A0(\pg.n1831[19] ), 
    .F0(\pg.n1874 ), .F1(\pg.n1970 ));
  pg_SLICE_1456 \pg.SLICE_1456 ( .D1(\pg.n1831[29] ), .C1(\pg.n1768 ), 
    .B1(\pg.n1799 ), .D0(\pg.n1735[29] ), .C0(\pg.n1672 ), .B0(\pg.n1703 ), 
    .F0(\pg.n1768 ), .F1(\pg.n1864 ));
  pg_SLICE_1457 \pg.SLICE_1457 ( .C1(\pg.n1976 ), .B1(\pg.n114 ), 
    .A1(\pg.n1975 ), .D0(\pg.n1927[13] ), .C0(\pg.n1895 ), .B0(\pg.n113 ), 
    .F0(\pg.n1976 ), .F1(\pg.n8_adj_309 ));
  pg_SLICE_1458 \pg.SLICE_1458 ( .D1(\pg.n2023[14] ), .C1(\pg.n1975 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[14] ), .C0(\pg.n1879 ), .A0(\pg.n1895 ), 
    .F0(\pg.n1975 ), .F1(\pg.n2071_adj_320 ));
  pg_SLICE_1462 \pg.SLICE_1462 ( .D1(\pg.n2023[29] ), .C1(\pg.n1960_adj_315 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[29] ), .C0(\pg.n1864 ), .B0(\pg.n1895 ), 
    .F0(\pg.n1960_adj_315 ), .F1(\pg.n2056_adj_329 ));
  pg_SLICE_1463 \pg.SLICE_1463 ( .D1(\pg.n2023[27] ), .C1(\pg.n1962_adj_313 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[27] ), .C0(\pg.n1866 ), .B0(\pg.n1895 ), 
    .F0(\pg.n1962_adj_313 ), .F1(\pg.n2058_adj_324 ));
  pg_SLICE_1465 \pg.SLICE_1465 ( .D1(\pg.n2072 ), .C1(\pg.n6_adj_319 ), 
    .B1(\pg.n2071_adj_320 ), .A1(\pg.n2070_adj_189 ), .D0(\pg.n115 ), 
    .C0(\pg.n1991 ), .B0(\pg.n2023[12] ), .A0(\pg.n114 ), .F0(\pg.n6_adj_319 ), 
    .F1(\pg.n29003 ));
  pg_SLICE_1469 \pg.SLICE_1469 ( .D1(\pg.n2167_adj_337 ), .C1(\pg.n6_adj_336 ), 
    .B1(\pg.n2168_adj_192 ), .A1(\pg.n2169 ), .D0(\pg.n2119[11] ), 
    .C0(\pg.n116 ), .B0(\pg.n115 ), .A0(\pg.n2087 ), .F0(\pg.n6_adj_336 ), 
    .F1(\pg.n29048 ));
  pg_SLICE_1471 \pg.SLICE_1471 ( .D1(\pg.n2311_adj_3056[10] ), .C1(\pg.n2267 ), 
    .A1(\pg.n2279 ), .D0(\pg.n2215[10] ), .C0(\pg.n2183 ), .B0(\pg.n116 ), 
    .F0(\pg.n2267 ), .F1(\pg.n2363 ));
  pg_SLICE_1473 \pg.SLICE_1473 ( .D1(\pg.n2311_adj_3056[11] ), .C1(\pg.n2266 ), 
    .B1(\pg.n2279 ), .D0(\pg.n2215[11] ), .C0(\pg.n2170 ), .B0(\pg.n2183 ), 
    .F0(\pg.n2266 ), .F1(\pg.n2362_adj_395 ));
  pg_SLICE_1475 \pg.SLICE_1475 ( .D1(\pg.n2265_adj_202 ), .C1(\pg.n8_adj_365 ), 
    .B1(\pg.n2262_adj_196 ), .A1(\pg.n2264_adj_194 ), .D0(\pg.n2266 ), 
    .C0(\pg.n117 ), .A0(\pg.n2267 ), .F0(\pg.n8_adj_365 ), 
    .F1(\pg.n5_adj_366 ));
  pg_SLICE_1477 \pg.SLICE_1477 ( .D1(\pg.n2254_adj_156 ), .C1(\pg.n4_adj_374 ), 
    .B1(\pg.n2259_adj_158 ), .A1(\pg.n2253_adj_160 ), .D0(\pg.n2261_adj_373 ), 
    .C0(\pg.n2263_adj_372 ), .B0(\pg.n2260_adj_371 ), .A0(\pg.n5_adj_366 ), 
    .F0(\pg.n4_adj_374 ), .F1(\pg.n20_adj_377 ));
  pg_SLICE_1478 \pg.SLICE_1478 ( .D1(\pg.n2311_adj_3056[17] ), 
    .C1(\pg.n2260_adj_371 ), .B1(\pg.n2279 ), .D0(\pg.n2215[17] ), 
    .C0(\pg.n2164_adj_339 ), .B0(\pg.n2183 ), .F0(\pg.n2260_adj_371 ), 
    .F1(\pg.n2356_adj_422 ));
  pg_SLICE_1479 \pg.SLICE_1479 ( .D0(\pg.n2247_adj_162 ), 
    .C0(\pg.n2252_adj_278 ), .B0(\pg.n2248_adj_244 ), .A0(\pg.n2257_adj_358 ), 
    .F0(\pg.n22_adj_376 ));
  pg_SLICE_1480 \pg.SLICE_1480 ( .D1(\pg.n2215[29] ), .C1(\pg.n2152_adj_341 ), 
    .B1(\pg.n2183 ), .D0(\pg.n2119[29] ), .C0(\pg.n2056_adj_329 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2152_adj_341 ), .F1(\pg.n2248_adj_244 ));
  pg_SLICE_1482 \pg.SLICE_1482 ( .D1(\pg.n2503_adj_3064[9] ), .C1(\pg.n2460 ), 
    .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[9] ), .C0(\pg.n2375 ), 
    .B0(\pg.n2364 ), .F0(\pg.n2460 ), .F1(\pg.n2556_adj_477 ));
  pg_SLICE_1483 \pg.SLICE_1483 ( .D1(\pg.n2361_adj_397 ), .C1(\pg.n8_adj_394 ), 
    .B1(\pg.n2362_adj_395 ), .A1(\pg.n2359_adj_396 ), .D0(\pg.n118 ), 
    .C0(\pg.n2364 ), .A0(\pg.n2363 ), .F0(\pg.n8_adj_394 ), 
    .F1(\pg.n5_adj_398 ));
  pg_SLICE_1485 \pg.SLICE_1485 ( .D1(\pg.n2352_adj_423 ), .C1(\pg.n4_adj_402 ), 
    .B1(\pg.n16_adj_405 ), .A1(\pg.n2356_adj_422 ), .D0(\pg.n2358_adj_401 ), 
    .C0(\pg.n5_adj_398 ), .B0(\pg.n2360_adj_400 ), .A0(\pg.n2357_adj_399 ), 
    .F0(\pg.n4_adj_402 ), .F1(\pg.n22_adj_424 ));
  pg_SLICE_1486 \pg.SLICE_1486 ( .D1(\pg.n2311_adj_3056[16] ), 
    .C1(\pg.n2261_adj_373 ), .A1(\pg.n2279 ), .D0(\pg.n2215[16] ), 
    .C0(\pg.n2165_adj_338 ), .B0(\pg.n2183 ), .F0(\pg.n2261_adj_373 ), 
    .F1(\pg.n2357_adj_399 ));
  pg_SLICE_1487 \pg.SLICE_1487 ( .D0(\pg.n2355_adj_413 ), 
    .C0(\pg.n2350_adj_415 ), .B0(\pg.n2349_adj_414 ), .A0(\pg.n2347_adj_416 ), 
    .F0(\pg.n24_adj_417 ));
  pg_SLICE_1488 \pg.SLICE_1488 ( .D1(\pg.n2279 ), .C1(\pg.n2251_adj_249 ), 
    .A1(\pg.n2311_adj_3056[26] ), .D0(\pg.n2215[26] ), .C0(\pg.n2155_adj_356 ), 
    .B0(\pg.n2183 ), .F0(\pg.n2251_adj_249 ), .F1(\pg.n2347_adj_416 ));
  pg_SLICE_1492 \pg.SLICE_1492 ( .D1(\pg.n2407_adj_3055[20] ), 
    .C1(\pg.n2353_adj_425 ), .B1(\pg.n2375 ), .D0(\pg.n2279 ), 
    .C0(\pg.n2257_adj_358 ), .B0(\pg.n2311_adj_3056[20] ), 
    .F0(\pg.n2353_adj_425 ), .F1(\pg.n2449_adj_463 ));
  pg_SLICE_1494 \pg.SLICE_1494 ( .D1(\pg.n2503_adj_3064[11] ), 
    .C1(\pg.n2458_adj_436 ), .A1(\pg.n2471 ), .D0(\pg.n2375 ), 
    .C0(\pg.n2362_adj_395 ), .A0(\pg.n2407_adj_3055[11] ), 
    .F0(\pg.n2458_adj_436 ), .F1(\pg.n2554_adj_482 ));
  pg_SLICE_1495 \pg.SLICE_1495 ( .C1(\pg.n2456_adj_438 ), .B1(\pg.n2471 ), 
    .A1(\pg.n2503_adj_3064[13] ), .D0(\pg.n2407_adj_3055[13] ), 
    .C0(\pg.n2360_adj_400 ), .B0(\pg.n2375 ), .F0(\pg.n2456_adj_438 ), 
    .F1(\pg.n2552_adj_483 ));
  pg_SLICE_1497 \pg.SLICE_1497 ( .D1(\pg.n2503_adj_3064[10] ), 
    .C1(\pg.n2459_adj_440 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[10] ), 
    .C0(\pg.n2363 ), .B0(\pg.n2375 ), .F0(\pg.n2459_adj_440 ), 
    .F1(\pg.n2555_adj_479 ));
  pg_SLICE_1499 \pg.SLICE_1499 ( .D1(\pg.n2459_adj_440 ), .C1(\pg.n8_adj_441 ), 
    .B1(\pg.n2456_adj_438 ), .A1(\pg.n2458_adj_436 ), .D0(\pg.n119 ), 
    .B0(\pg.n2460 ), .A0(\pg.n2461 ), .F0(\pg.n8_adj_441 ), 
    .F1(\pg.n5_adj_442 ));
  pg_SLICE_1502 \pg.SLICE_1502 ( .D1(\pg.n2450_adj_465 ), .C1(\pg.n4_adj_446 ), 
    .B1(\pg.n2449_adj_463 ), .A1(\pg.n2453_adj_464 ), .D0(\pg.n2455_adj_445 ), 
    .C0(\pg.n5_adj_442 ), .B0(\pg.n2454_adj_443 ), .A0(\pg.n2457_adj_444 ), 
    .F0(\pg.n4_adj_446 ), .F1(\pg.n23 ));
  pg_SLICE_1503 \pg.SLICE_1503 ( .D1(\pg.n23 ), .C1(\pg.n26_adj_451 ), 
    .B1(\pg.n24_adj_456 ), .A1(\pg.n25 ), .D0(\pg.n2447_adj_449 ), 
    .C0(\pg.n2441_adj_450 ), .B0(\pg.n2445_adj_448 ), .A0(\pg.n2448_adj_447 ), 
    .F0(\pg.n26_adj_451 ), .F1(\pg.n2471 ));
  pg_SLICE_1505 \pg.SLICE_1505 ( .D0(\pg.n2452_adj_454 ), 
    .C0(\pg.n2442_adj_452 ), .B0(\pg.n2451_adj_453 ), .A0(\pg.n2446_adj_455 ), 
    .F0(\pg.n24_adj_456 ));
  pg_SLICE_1506 \pg.SLICE_1506 ( .D1(\pg.n2407_adj_3055[27] ), 
    .C1(\pg.n2346_adj_406 ), .B1(\pg.n2375 ), .D0(\pg.n2279 ), 
    .C0(\pg.n2250_adj_174 ), .B0(\pg.n2311_adj_3056[27] ), 
    .F0(\pg.n2346_adj_406 ), .F1(\pg.n2442_adj_452 ));
  pg_SLICE_1513 \pg.SLICE_1513 ( .D1(\pg.n2599_adj_3065[8] ), .C1(\pg.n2557 ), 
    .B1(\pg.n2567 ), .D0(\pg.n2503_adj_3064[8] ), .C0(\pg.n2461 ), 
    .A0(\pg.n2471 ), .F0(\pg.n2557 ), .F1(\pg.n2653 ));
  pg_SLICE_1515 \pg.SLICE_1515 ( .D1(\pg.n2599_adj_3065[29] ), .C1(\pg.n2536 ), 
    .B1(\pg.n2567 ), .D0(\pg.n2503_adj_3064[29] ), .C0(\pg.n2440_adj_458 ), 
    .A0(\pg.n2471 ), .F0(\pg.n2536 ), .F1(\pg.n2632 ));
  pg_SLICE_1517 \pg.SLICE_1517 ( .D1(\pg.n2555_adj_479 ), .C1(\pg.n8_adj_476 ), 
    .B1(\pg.n2556_adj_477 ), .A1(\pg.n2553_adj_478 ), .D0(\pg.n2558 ), 
    .C0(\pg.n120 ), .B0(\pg.n2557 ), .F0(\pg.n8_adj_476 ), 
    .F1(\pg.n5_adj_480 ));
  pg_SLICE_1518 \pg.SLICE_1518 ( .D1(\pg.n2567 ), .C1(\pg.n2558 ), 
    .A1(\pg.n2599_adj_3065[7] ), .D0(\pg.n2503_adj_3064[7] ), .C0(\pg.n2471 ), 
    .A0(\pg.n119 ), .F0(\pg.n2558 ), .F1(\pg.n2654 ));
  pg_SLICE_1520 \pg.SLICE_1520 ( .D1(\pg.n2503_adj_3064[12] ), 
    .C1(\pg.n2457_adj_444 ), .A1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[12] ), 
    .C0(\pg.n2361_adj_397 ), .B0(\pg.n2375 ), .F0(\pg.n2457_adj_444 ), 
    .F1(\pg.n2553_adj_478 ));
  pg_SLICE_1521 \pg.SLICE_1521 ( .D1(\pg.n2548_adj_506 ), .C1(\pg.n4_adj_484 ), 
    .B1(\pg.n18_adj_491 ), .A1(\pg.n2550_adj_505 ), .D0(\pg.n2552_adj_483 ), 
    .C0(\pg.n5_adj_480 ), .B0(\pg.n2554_adj_482 ), .A0(\pg.n2551_adj_481 ), 
    .F0(\pg.n4_adj_484 ), .F1(\pg.n25_adj_507 ));
  pg_SLICE_1522 \pg.SLICE_1522 ( .D1(\pg.n2599_adj_3065[14] ), 
    .C1(\pg.n2551_adj_481 ), .A1(\pg.n2567 ), .D0(\pg.n2471 ), 
    .C0(\pg.n2455_adj_445 ), .A0(\pg.n2503_adj_3064[14] ), 
    .F0(\pg.n2551_adj_481 ), .F1(\pg.n2647 ));
  pg_SLICE_1523 \pg.SLICE_1523 ( .D1(\pg.n2545_adj_492 ), 
    .C1(\pg.n2547_adj_494 ), .B1(\pg.n2539 ), .A1(\pg.n2543_adj_493 ), 
    .D0(\pg.n2503_adj_3064[18] ), .C0(\pg.n2451_adj_453 ), .B0(\pg.n2471 ), 
    .F0(\pg.n2547_adj_494 ), .F1(\pg.n28 ));
  pg_SLICE_1524 \pg.SLICE_1524 ( .D1(\pg.n2599_adj_3065[20] ), 
    .C1(\pg.n2545_adj_492 ), .B1(\pg.n2567 ), .D0(\pg.n2471 ), 
    .C0(\pg.n2449_adj_463 ), .A0(\pg.n2503_adj_3064[20] ), 
    .F0(\pg.n2545_adj_492 ), .F1(\pg.n2641 ));
  pg_SLICE_1525 \pg.SLICE_1525 ( .D1(\pg.n3137 ), .C1(\pg.n8_adj_495 ), 
    .B1(n3135), .A1(\pg.n3138 ), .D0(\counter[0] ), .C0(\pg.n3140 ), 
    .B0(n3139), .F0(\pg.n8_adj_495 ), .F1(\pg.n5_adj_496 ));
  pg_SLICE_1526 \pg.SLICE_1526 ( .D1(\pg.n3079[1] ), .C1(\pg.n3047 ), 
    .B1(\pg.counter[1]_2 ), .D0(\pg.n37_adj_2313 ), .C0(\pg.n38_adj_2311 ), 
    .B0(\pg.n36_adj_2312 ), .A0(\pg.n35_adj_2314 ), .F0(\pg.n3047 ), 
    .F1(\pg.n3140 ));
  pg_SLICE_1528 \pg.SLICE_1528 ( .D1(\pg.n3079[6] ), .C1(\pg.n3039_adj_1746 ), 
    .B1(\pg.n3047 ), .D0(\pg.n2983_adj_3090[6] ), .C0(\pg.n2943_adj_1799 ), 
    .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3039_adj_1746 ), .F1(n3135));
  pg_SLICE_1529 \pg.SLICE_1529 ( .D1(\pg.n43 ), .C1(\pg.n4_adj_497 ), 
    .B1(\pg.n24_adj_504 ), .A1(\pg.n3132 ), .D0(\pg.n3134 ), 
    .C0(\pg.n5_adj_496 ), .B0(\pg.n3136 ), .A0(\pg.n3133 ), 
    .F0(\pg.n4_adj_497 ), .F1(\pg.n34 ));
  pg_SLICE_1530 \pg.SLICE_1530 ( .D1(\pg.n838[7] ), .C1(\pg.n3134 ), 
    .B1(n3143), .D0(\pg.n3079[7] ), .C0(\pg.n3038_adj_1754 ), .B0(\pg.n3047 ), 
    .F0(\pg.n3134 ), .F1(\pg.n111_2[7] ));
  pg_SLICE_1531 \pg.SLICE_1531 ( .D0(\pg.n2549_adj_498 ), 
    .C0(\pg.n2544_adj_500 ), .B0(\pg.n2542_adj_499 ), .A0(\pg.n2541_adj_501 ), 
    .F0(\pg.n26_adj_502 ));
  pg_SLICE_1532 \pg.SLICE_1532 ( .D1(\pg.n2503_adj_3064[16] ), 
    .C1(\pg.n2453_adj_464 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[16] ), 
    .C0(\pg.n2357_adj_399 ), .B0(\pg.n2375 ), .F0(\pg.n2453_adj_464 ), 
    .F1(\pg.n2549_adj_498 ));
  pg_SLICE_1533 \pg.SLICE_1533 ( .D0(\pg.n2546_adj_503 ), .C0(\pg.n2537 ), 
    .B0(\pg.n2535 ), .A0(\pg.n2538 ), .F0(\pg.n27 ));
  pg_SLICE_1534 \pg.SLICE_1534 ( .D1(\pg.n2599_adj_3065[27] ), .C1(\pg.n2538 ), 
    .A1(\pg.n2567 ), .D0(\pg.n2503_adj_3064[27] ), .C0(\pg.n2442_adj_452 ), 
    .A0(\pg.n2471 ), .F0(\pg.n2538 ), .F1(\pg.n2634 ));
  pg_SLICE_1538 \pg.SLICE_1538 ( .D1(\pg.n2503_adj_3064[15] ), 
    .C1(\pg.n2454_adj_443 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[15] ), 
    .C0(\pg.n2358_adj_401 ), .B0(\pg.n2375 ), .F0(\pg.n2454_adj_443 ), 
    .F1(\pg.n2550_adj_505 ));
  pg_SLICE_1539 \pg.SLICE_1539 ( .D1(\pg.n121 ), .C1(\pg.n2567 ), 
    .B1(\pg.n120 ), .A1(\pg.n2599_adj_3065[6] ), .D0(\pg.n25_adj_507 ), 
    .C0(\pg.n28 ), .B0(\pg.n26_adj_502 ), .A0(\pg.n27 ), .F0(\pg.n2567 ), 
    .F1(\pg.n6_adj_520 ));
  pg_SLICE_1541 \pg.SLICE_1541 ( .D1(\pg.n2695[9] ), .C1(\pg.n2652 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[9] ), .C0(\pg.n2556_adj_477 ), 
    .A0(\pg.n2567 ), .F0(\pg.n2652 ), .F1(\pg.n2748 ));
  pg_SLICE_1544 \pg.SLICE_1544 ( .D1(\pg.n2791_adj_3069[7] ), .C1(\pg.n2750 ), 
    .B1(\pg.n2759 ), .D0(\pg.n2695[7] ), .C0(\pg.n2654 ), .B0(\pg.n2663 ), 
    .F0(\pg.n2750 ), .F1(\pg.n2846_adj_619 ));
  pg_SLICE_1545 \pg.SLICE_1545 ( .D1(\pg.n2695[6] ), .C1(\pg.n2655 ), 
    .A1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[6] ), .C0(\pg.n2567 ), 
    .B0(\pg.n120 ), .F0(\pg.n2655 ), .F1(\pg.n2751 ));
  pg_SLICE_1548 \pg.SLICE_1548 ( .D1(\pg.n3079[9] ), .C1(\pg.n3036_adj_2309 ), 
    .B1(\pg.n3047 ), .D0(\pg.n2983_adj_3090[9] ), .C0(\pg.n2940_adj_1861 ), 
    .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3036_adj_2309 ), .F1(\pg.n3132 ));
  pg_SLICE_1550 \pg.SLICE_1550 ( .D1(n848), .C1(n3143), .A1(\counter[0] ), 
    .D0(\pg.n41_adj_521 ), .C0(\pg.n34 ), .B0(\pg.n40 ), .A0(\pg.n33 ), 
    .F0(n3143), .F1(n14));
  pg_SLICE_1551 \pg.SLICE_1551 ( .D1(\pg.n2649 ), .C1(\pg.n29059 ), 
    .B1(\pg.n2651 ), .A1(\pg.n2650 ), .D0(\pg.n2653 ), .C0(\pg.n6_adj_520 ), 
    .B0(\pg.n2652 ), .A0(\pg.n2654 ), .F0(\pg.n29059 ), .F1(\pg.n29207 ));
  pg_SLICE_1553 \pg.SLICE_1553 ( .D1(\pg.n156[0] ), .C1(\pg.n156[1] ), 
    .B1(\col[1] ), .A1(\col[0] ), .D0(\pg.n3143_adj_527 ), 
    .C0(\pg.n3140_adj_526 ), .B0(\pg.n1257[1] ), .F0(\pg.n156[1] ), 
    .F1(\pg.n4_adj_2625 ));
  pg_SLICE_1555 \pg.SLICE_1555 ( .D1(\pg.n4_adj_2625 ), .C1(\pg.n156[2] ), 
    .A1(\col[2] ), .D0(\pg.n1257[2] ), .C0(\pg.n3139_adj_528 ), 
    .B0(\pg.n3143_adj_527 ), .F0(\pg.n156[2] ), .F1(\pg.n6_adj_2626 ));
  pg_SLICE_1557 \pg.SLICE_1557 ( .D1(\pg.n2645 ), .C1(\pg.n18_adj_529 ), 
    .B1(\pg.n2641 ), .A1(\pg.n2637 ), .D0(\pg.n2648 ), .C0(\pg.n29207 ), 
    .B0(\pg.n2647 ), .A0(\pg.n2646 ), .F0(\pg.n18_adj_529 ), 
    .F1(\pg.n30_adj_530 ));
  pg_SLICE_1561 \pg.SLICE_1561 ( .D0(\pg.n2642 ), .C0(\pg.n2636 ), 
    .B0(\pg.n2639 ), .A0(\pg.n2640 ), .F0(\pg.n28_adj_531 ));
  pg_SLICE_1562 \pg.SLICE_1562 ( .D1(\pg.n2695[19] ), .C1(\pg.n2642 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[19] ), .C0(\pg.n2546_adj_503 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2642 ), .F1(\pg.n2738_adj_680 ));
  pg_SLICE_1563 \pg.SLICE_1563 ( .D1(\pg.n1257[3] ), .C1(\pg.n3138_adj_532 ), 
    .B1(\pg.n3143_adj_527 ), .D0(\pg.n3079_adj_3068[3] ), .C0(\pg.n3042 ), 
    .B0(\pg.n3047_adj_546 ), .F0(\pg.n3138_adj_532 ), .F1(\pg.n156[3] ));
  pg_SLICE_1564 \pg.SLICE_1564 ( .D0(\pg.n6_adj_2626 ), .C0(\pg.n156[3] ), 
    .B0(\col[3] ), .F0(\pg.n8_adj_2627 ));
  pg_SLICE_1565 \pg.SLICE_1565 ( .D1(\pg.n8_adj_2627 ), .C1(\pg.n156[4] ), 
    .B1(\col[4] ), .C0(\pg.n3137_adj_533 ), .B0(\pg.n3143_adj_527 ), 
    .A0(\pg.n1257[4] ), .F0(\pg.n156[4] ), .F1(\pg.n10_adj_2630 ));
  pg_SLICE_1567 \pg.SLICE_1567 ( .D0(\pg.n2644 ), .C0(\pg.n2643 ), 
    .B0(\pg.n2633 ), .A0(\pg.n2635 ), .F0(\pg.n29_adj_538 ));
  pg_SLICE_1568 \pg.SLICE_1568 ( .D1(\pg.n2695[26] ), .C1(\pg.n2635 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[26] ), .C0(\pg.n2539 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2635 ), .F1(\pg.n2731_adj_647 ));
  pg_SLICE_1569 \pg.SLICE_1569 ( .D1(\pg.n10_adj_2630 ), .C1(\pg.n156[5] ), 
    .A1(\col[5] ), .D0(\pg.n1257[5] ), .C0(\pg.n3136_adj_539 ), 
    .B0(\pg.n3143_adj_527 ), .F0(\pg.n156[5] ), .F1(\pg.n12_adj_2631 ));
  pg_SLICE_1571 \pg.SLICE_1571 ( .D0(\pg.n2632 ), .C0(\pg.n2634 ), 
    .B0(\pg.n2638 ), .A0(\pg.n2631 ), .F0(\pg.n27_adj_540 ));
  pg_SLICE_1572 \pg.SLICE_1572 ( .D1(\pg.n2695[23] ), .C1(\pg.n2638 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[23] ), .C0(\pg.n2542_adj_499 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2638 ), .F1(\pg.n2734_adj_646 ));
  pg_SLICE_1573 \pg.SLICE_1573 ( .D1(\pg.n12_adj_2631 ), .C1(\pg.n156[6] ), 
    .A1(\col[6] ), .C0(\pg.n3135_adj_541 ), .B0(\pg.n3143_adj_527 ), 
    .A0(\pg.n1257[6] ), .F0(\pg.n156[6] ), .F1(\pg.n14_adj_2643 ));
  pg_SLICE_1575 \pg.SLICE_1575 ( .D1(\pg.n1257[7] ), .C1(\pg.n3134_adj_542 ), 
    .B1(\pg.n3143_adj_527 ), .D0(\pg.n3079_adj_3068[7] ), 
    .C0(\pg.n3038_adj_1612 ), .A0(\pg.n3047_adj_546 ), .F0(\pg.n3134_adj_542 ), 
    .F1(\pg.n156[7] ));
  pg_SLICE_1576 \pg.SLICE_1576 ( .D0(\pg.n14_adj_2643 ), .C0(\pg.n156[7] ), 
    .B0(\col[7] ), .F0(\pg.n16_adj_2644 ));
  pg_SLICE_1577 \pg.SLICE_1577 ( .D1(\pg.n1257[8] ), .C1(\pg.n3133_adj_543 ), 
    .B1(\pg.n3143_adj_527 ), .D0(\pg.n3079_adj_3068[8] ), 
    .C0(\pg.n3037_adj_1610 ), .A0(\pg.n3047_adj_546 ), .F0(\pg.n3133_adj_543 ), 
    .F1(\pg.n156[8] ));
  pg_SLICE_1578 \pg.SLICE_1578 ( .D0(\pg.n16_adj_2644 ), .C0(\pg.n156[8] ), 
    .B0(\col[8] ), .F0(\pg.n18_adj_2645 ));
  pg_SLICE_1579 \pg.SLICE_1579 ( .D1(\pg.n2695[5] ), .C1(\pg.n2663 ), 
    .B1(\pg.n121 ), .D0(\pg.n29_adj_538 ), .C0(\pg.n30_adj_530 ), 
    .B0(\pg.n28_adj_531 ), .A0(\pg.n27_adj_540 ), .F0(\pg.n2663 ), 
    .F1(\pg.n2752 ));
  pg_SLICE_1580 \pg.SLICE_1580 ( .D1(\pg.n2750 ), .C1(\pg.n6_adj_593 ), 
    .B1(\pg.n2751 ), .A1(\pg.n2749 ), .D0(\pg.n2695[5] ), .C0(\pg.n122 ), 
    .B0(\pg.n2663 ), .A0(\pg.n121 ), .F0(\pg.n6_adj_593 ), .F1(\pg.n29046 ));
  pg_SLICE_1581 \pg.SLICE_1581 ( .D1(\pg.n2695[11] ), .C1(\pg.n2650 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[11] ), .C0(\pg.n2554_adj_482 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2650 ), .F1(\pg.n2746 ));
  pg_SLICE_1584 \pg.SLICE_1584 ( .D1(\pg.n2855 ), .C1(\pg.n2842_adj_432 ), 
    .B1(\pg.n2887_adj_3054[11] ), .D0(\pg.n2791_adj_3069[11] ), 
    .C0(\pg.n2746 ), .B0(\pg.n2759 ), .F0(\pg.n2842_adj_432 ), 
    .F1(\pg.n2938_adj_1686 ));
  pg_SLICE_1585 \pg.SLICE_1585 ( .D1(\pg.n3135_adj_541 ), .C1(\pg.n8_adj_565 ), 
    .B1(\pg.n3138_adj_532 ), .A1(\pg.n3137_adj_533 ), .D0(\pg.n126 ), 
    .C0(\pg.n3139_adj_528 ), .A0(\pg.n3140_adj_526 ), .F0(\pg.n8_adj_565 ), 
    .F1(\pg.n5_adj_566 ));
  pg_SLICE_1586 \pg.SLICE_1586 ( .D1(\pg.n3079_adj_3068[1] ), 
    .C1(\pg.n3047_adj_546 ), .A1(\pg.n125 ), .D0(\pg.n35_adj_1735 ), 
    .C0(\pg.n38_adj_1732 ), .B0(\pg.n36_adj_1733 ), .A0(\pg.n37_adj_1734 ), 
    .F0(\pg.n3047_adj_546 ), .F1(\pg.n3140_adj_526 ));
  pg_SLICE_1588 \pg.SLICE_1588 ( .D1(\pg.n3079_adj_3068[6] ), 
    .C1(\pg.n3039_adj_1606 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[6] ), 
    .C0(\pg.n2943_adj_1671 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3039_adj_1606 ), .F1(\pg.n3135_adj_541 ));
  pg_SLICE_1589 \pg.SLICE_1589 ( .D1(\pg.n24_adj_581 ), .C1(\pg.n4_adj_567 ), 
    .B1(\pg.n43_adj_570 ), .A1(\pg.n3132_adj_658 ), .D0(\pg.n3133_adj_543 ), 
    .C0(\pg.n5_adj_566 ), .B0(\pg.n3134_adj_542 ), .A0(\pg.n3136_adj_539 ), 
    .F0(\pg.n4_adj_567 ), .F1(\pg.n34_adj_659 ));
  pg_SLICE_1595 \pg.SLICE_1595 ( .D1(\pg.n2745 ), .C1(\pg.n29194 ), 
    .B1(\pg.n2744 ), .A1(\pg.n2728_adj_640 ), .D0(\pg.n2746 ), 
    .C0(\pg.n29046 ), .B0(\pg.n2748 ), .A0(\pg.n2747 ), .F0(\pg.n29194 ), 
    .F1(\pg.n19_adj_641 ));
  pg_SLICE_1596 \pg.SLICE_1596 ( .D1(\pg.n2695[10] ), .C1(\pg.n2651 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[10] ), .C0(\pg.n2555_adj_479 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2651 ), .F1(\pg.n2747 ));
  pg_SLICE_1598 \pg.SLICE_1598 ( .D1(\pg.n2695[13] ), .C1(\pg.n2648 ), 
    .A1(\pg.n2663 ), .D0(\pg.n2567 ), .C0(\pg.n2552_adj_483 ), 
    .A0(\pg.n2599_adj_3065[13] ), .F0(\pg.n2648 ), .F1(\pg.n2744 ));
  pg_SLICE_1599 \pg.SLICE_1599 ( .D1(\pg.n29_adj_681 ), .C1(\pg.n32_adj_643 ), 
    .B1(\pg.n31_adj_662 ), .A1(\pg.n30_adj_648 ), .D0(\pg.n2727_adj_642 ), 
    .C0(\pg.n20_adj_639 ), .B0(\pg.n19_adj_641 ), .A0(\pg.n2743 ), 
    .F0(\pg.n32_adj_643 ), .F1(\pg.n2759 ));
  pg_SLICE_1600 \pg.SLICE_1600 ( .D1(\pg.n2791_adj_3069[14] ), .C1(\pg.n2743 ), 
    .B1(\pg.n2759 ), .D0(\pg.n2695[14] ), .C0(\pg.n2647 ), .B0(\pg.n2663 ), 
    .F0(\pg.n2743 ), .F1(\pg.n2839_adj_298 ));
  pg_SLICE_1601 \pg.SLICE_1601 ( .D1(\pg.n2835_adj_239 ), 
    .C1(\pg.n2838_adj_299 ), .B1(\pg.n2832_adj_212 ), .A1(\pg.n2836_adj_275 ), 
    .D0(\pg.n2731_adj_647 ), .C0(\pg.n2734_adj_646 ), .B0(\pg.n2737_adj_644 ), 
    .A0(\pg.n2733_adj_645 ), .F0(\pg.n30_adj_648 ), .F1(\pg.n31_adj_732 ));
  pg_SLICE_1602 \pg.SLICE_1602 ( .D1(\pg.n2791_adj_3069[20] ), 
    .C1(\pg.n2737_adj_644 ), .B1(\pg.n2759 ), .D0(\pg.n2695[20] ), 
    .C0(\pg.n2641 ), .A0(\pg.n2663 ), .F0(\pg.n2737_adj_644 ), 
    .F1(\pg.n2833_adj_211 ));
  pg_SLICE_1604 \pg.SLICE_1604 ( .D1(\pg.n3079_adj_3068[9] ), 
    .C1(\pg.n3036_adj_1730 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[9] ), 
    .C0(\pg.n2940_adj_1701 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3036_adj_1730 ), .F1(\pg.n3132_adj_658 ));
  pg_SLICE_1606 \pg.SLICE_1606 ( .D1(\pg.n1257[0] ), .C1(\pg.n3143_adj_527 ), 
    .A1(\pg.n126 ), .D0(\pg.n41_adj_666 ), .C0(\pg.n34_adj_659 ), 
    .B0(\pg.n40_adj_660 ), .A0(\pg.n33_adj_665 ), .F0(\pg.n3143_adj_527 ), 
    .F1(\pg.n156[0] ));
  pg_SLICE_1607 \pg.SLICE_1607 ( .D0(\pg.n2735_adj_661 ), .C0(\pg.n2741 ), 
    .B0(\pg.n2739 ), .A0(\pg.n2742 ), .F0(\pg.n31_adj_662 ));
  pg_SLICE_1608 \pg.SLICE_1608 ( .D1(\pg.n2663 ), .C1(\pg.n2646 ), 
    .A1(\pg.n2695[15] ), .D0(\pg.n2599_adj_3065[15] ), .C0(\pg.n2550_adj_505 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2646 ), .F1(\pg.n2742 ));
  pg_SLICE_1609 \pg.SLICE_1609 ( .D1(\col[9] ), .C1(\pg.n156[9] ), 
    .B1(\pg.n20212 ), .A1(\pg.n18_adj_2645 ), .D0(\pg.n1257[9] ), 
    .C0(\pg.n3132_adj_658 ), .A0(\pg.n3143_adj_527 ), .F0(\pg.n156[9] ), 
    .F1(\pg.n7_adj_2647 ));
  pg_SLICE_1611 \pg.SLICE_1611 ( .D0(\pg.n2738_adj_680 ), 
    .C0(\pg.n2729_adj_679 ), .B0(\pg.n2740 ), .A0(\pg.n2730_adj_678 ), 
    .F0(\pg.n29_adj_681 ));
  pg_SLICE_1612 \pg.SLICE_1612 ( .D1(\pg.n2791_adj_3069[27] ), 
    .C1(\pg.n2730_adj_678 ), .A1(\pg.n2759 ), .D0(\pg.n2695[27] ), 
    .C0(\pg.n2634 ), .B0(\pg.n2663 ), .F0(\pg.n2730_adj_678 ), .F1(\pg.n2826 ));
  pg_SLICE_1613 \pg.SLICE_1613 ( .D1(\pg.n2115[2] ), .C1(\pg.n3143_adj_683 ), 
    .B1(\pg.n367 ), .D0(\pg.n29_adj_894 ), .C0(\pg.n30_adj_887 ), 
    .B0(\pg.n38_adj_888 ), .A0(\pg.n42_adj_889 ), .F0(\pg.n3143_adj_683 ), 
    .F1(\pg.n256[2] ));
  pg_SLICE_1614 \pg.SLICE_1614 ( .D1(\row[2] ), .C1(\pg.n4_adj_2666 ), 
    .B1(\pg.n256[2] ), .D0(\pg.n368 ), .C0(\pg.n369 ), .B0(\row[0] ), 
    .A0(\row[1] ), .F0(\pg.n4_adj_2666 ), .F1(\pg.n6_adj_2667 ));
  pg_SLICE_1616 \pg.SLICE_1616 ( .D1(\pg.n2855 ), .C1(\pg.n2847_adj_618 ), 
    .A1(\pg.n2887_adj_3054[6] ), .D0(\pg.n2791_adj_3069[6] ), .C0(\pg.n2751 ), 
    .B0(\pg.n2759 ), .F0(\pg.n2847_adj_618 ), .F1(\pg.n2943_adj_1671 ));
  pg_SLICE_1617 \pg.SLICE_1617 ( .D1(\pg.n2115[3] ), .C1(\pg.n3138_adj_684 ), 
    .B1(\pg.n3143_adj_683 ), .D0(\pg.n3079_adj_3072[3] ), 
    .C0(\pg.n3047_adj_798 ), .B0(\pg.n366 ), .F0(\pg.n3138_adj_684 ), 
    .F1(\pg.n256[3] ));
  pg_SLICE_1618 \pg.SLICE_1618 ( .D0(\pg.n6_adj_2667 ), .C0(\pg.n256[3] ), 
    .B0(\row[3] ), .F0(\pg.n8_adj_2668 ));
  pg_SLICE_1619 \pg.SLICE_1619 ( .D1(\pg.n2855 ), .C1(\pg.n2843_adj_431 ), 
    .B1(\pg.n2887_adj_3054[10] ), .D0(\pg.n2791_adj_3069[10] ), 
    .C0(\pg.n2747 ), .B0(\pg.n2759 ), .F0(\pg.n2843_adj_431 ), 
    .F1(\pg.n2939_adj_1662 ));
  pg_SLICE_1621 \pg.SLICE_1621 ( .D1(\pg.n2887_adj_3054[5] ), .C1(\pg.n2848 ), 
    .A1(\pg.n2855 ), .D0(\pg.n2791_adj_3069[5] ), .C0(\pg.n2752 ), 
    .B0(\pg.n2759 ), .F0(\pg.n2848 ), .F1(\pg.n2944_adj_1673 ));
  pg_SLICE_1623 \pg.SLICE_1623 ( .D1(\pg.n8_adj_2668 ), .C1(\pg.n256[4] ), 
    .B1(\row[4] ), .D0(\pg.n2115[4] ), .C0(\pg.n3137_adj_685 ), 
    .B0(\pg.n3143_adj_683 ), .F0(\pg.n256[4] ), .F1(\pg.n10_adj_2669 ));
  pg_SLICE_1625 \pg.SLICE_1625 ( .D1(\pg.n2846_adj_619 ), .C1(\pg.n8_adj_686 ), 
    .B1(\pg.n2844_adj_488 ), .A1(\pg.n2847_adj_618 ), .D0(\pg.n123 ), 
    .C0(\pg.n2848 ), .B0(\pg.n2849 ), .F0(\pg.n8_adj_686 ), 
    .F1(\pg.n5_adj_688 ));
  pg_SLICE_1626 \pg.SLICE_1626 ( .D1(\pg.n2855 ), .C1(\pg.n2849 ), 
    .A1(\pg.n2887_adj_3054[4] ), .D0(\pg.n122 ), .C0(\pg.n2759 ), 
    .B0(\pg.n2791_adj_3069[4] ), .F0(\pg.n2849 ), .F1(\pg.n2945 ));
  pg_SLICE_1628 \pg.SLICE_1628 ( .D1(\pg.n2855 ), .C1(\pg.n2844_adj_488 ), 
    .A1(\pg.n2887_adj_3054[9] ), .D0(\pg.n2791_adj_3069[9] ), .C0(\pg.n2748 ), 
    .B0(\pg.n2759 ), .F0(\pg.n2844_adj_488 ), .F1(\pg.n2940_adj_1701 ));
  pg_SLICE_1629 \pg.SLICE_1629 ( .D1(\pg.n10_adj_2669 ), .C1(\pg.n256[5] ), 
    .B1(\row[5] ), .D0(\pg.n2115[5] ), .C0(\pg.n3143_adj_683 ), 
    .B0(\pg.n3136_adj_689 ), .F0(\pg.n256[5] ), .F1(\pg.n12_adj_2670 ));
  pg_SLICE_1631 \pg.SLICE_1631 ( .D1(\pg.n2115[6] ), .C1(\pg.n3135_adj_690 ), 
    .B1(\pg.n3143_adj_683 ), .D0(\pg.n3079_adj_3072[6] ), 
    .C0(\pg.n3039_adj_1067 ), .B0(\pg.n3047_adj_798 ), .F0(\pg.n3135_adj_690 ), 
    .F1(\pg.n256[6] ));
  pg_SLICE_1632 \pg.SLICE_1632 ( .D0(\pg.n12_adj_2670 ), .C0(\pg.n256[6] ), 
    .B0(\row[6] ), .F0(\pg.n14_adj_2671 ));
  pg_SLICE_1634 \pg.SLICE_1634 ( .D1(\pg.n2855 ), .C1(\pg.n2841_adj_418 ), 
    .B1(\pg.n2887_adj_3054[12] ), .D0(\pg.n2791_adj_3069[12] ), 
    .C0(\pg.n2745 ), .B0(\pg.n2759 ), .F0(\pg.n2841_adj_418 ), 
    .F1(\pg.n2937_adj_1649 ));
  pg_SLICE_1635 \pg.SLICE_1635 ( .D0(\pg.n2834_adj_240 ), 
    .C0(\pg.n2830_adj_208 ), .B0(\pg.n2827 ), .A0(\pg.n2828 ), 
    .F0(\pg.n30_adj_691 ));
  pg_SLICE_1636 \pg.SLICE_1636 ( .D1(\pg.n2855 ), .C1(\pg.n2834_adj_240 ), 
    .A1(\pg.n2887_adj_3054[19] ), .D0(\pg.n2791_adj_3069[19] ), 
    .C0(\pg.n2738_adj_680 ), .B0(\pg.n2759 ), .F0(\pg.n2834_adj_240 ), 
    .F1(\pg.n2930_adj_1656 ));
  pg_SLICE_1637 \pg.SLICE_1637 ( .D1(\pg.n33_adj_712 ), .C1(\pg.n34_adj_692 ), 
    .B1(\pg.n32_adj_693 ), .A1(\pg.n31_adj_732 ), .D0(\pg.n30_adj_691 ), 
    .C0(\pg.n29014 ), .B0(\pg.n2826 ), .A0(\pg.n2825 ), .F0(\pg.n34_adj_692 ), 
    .F1(\pg.n2855 ));
  pg_SLICE_1638 \pg.SLICE_1638 ( .D1(\pg.n2791_adj_3069[28] ), 
    .C1(\pg.n2729_adj_679 ), .B1(\pg.n2759 ), .D0(\pg.n2695[28] ), 
    .C0(\pg.n2633 ), .B0(\pg.n2663 ), .F0(\pg.n2729_adj_679 ), .F1(\pg.n2825 ));
  pg_SLICE_1639 \pg.SLICE_1639 ( .D1(\pg.n2823 ), .C1(\pg.n2833_adj_211 ), 
    .B1(\pg.n2824 ), .A1(\pg.n2837_adj_274 ), .D0(\pg.n2840_adj_419 ), 
    .C0(\pg.n2839_adj_298 ), .B0(\pg.n2831_adj_207 ), .A0(\pg.n2829 ), 
    .F0(\pg.n32_adj_693 ), .F1(\pg.n33_adj_712 ));
  pg_SLICE_1640 \pg.SLICE_1640 ( .D1(\pg.n2791_adj_3069[22] ), 
    .C1(\pg.n2735_adj_661 ), .B1(\pg.n2759 ), .D0(\pg.n2663 ), .C0(\pg.n2639 ), 
    .B0(\pg.n2695[22] ), .F0(\pg.n2735_adj_661 ), .F1(\pg.n2831_adj_207 ));
  pg_SLICE_1641 \pg.SLICE_1641 ( .D1(\pg.n3143_adj_683 ), 
    .C1(\pg.n3134_adj_694 ), .A1(\pg.n2115[7] ), .D0(\pg.n3079_adj_3072[7] ), 
    .C0(\pg.n3038_adj_1081 ), .B0(\pg.n3047_adj_798 ), .F0(\pg.n3134_adj_694 ), 
    .F1(\pg.n256[7] ));
  pg_SLICE_1642 \pg.SLICE_1642 ( .D0(\pg.n14_adj_2671 ), .C0(\pg.n256[7] ), 
    .A0(\row[7] ), .F0(\pg.n16_adj_2672 ));
  pg_SLICE_1643 \pg.SLICE_1643 ( .D1(\pg.n2115[8] ), .C1(\pg.n3133_adj_695 ), 
    .B1(\pg.n3143_adj_683 ), .D0(\pg.n3079_adj_3072[8] ), 
    .C0(\pg.n3037_adj_1077 ), .A0(\pg.n3047_adj_798 ), .F0(\pg.n3133_adj_695 ), 
    .F1(\pg.n256[8] ));
  pg_SLICE_1644 \pg.SLICE_1644 ( .D0(\pg.n16_adj_2672 ), .C0(\pg.n256[8] ), 
    .B0(\row[8] ), .F0(\pg.n18_adj_2673 ));
  pg_SLICE_1646 \pg.SLICE_1646 ( .D1(\pg.n2887_adj_3054[16] ), 
    .C1(\pg.n2837_adj_274 ), .B1(\pg.n2855 ), .D0(\pg.n2791_adj_3069[16] ), 
    .C0(\pg.n2741 ), .B0(\pg.n2759 ), .F0(\pg.n2837_adj_274 ), 
    .F1(\pg.n2933_adj_1651 ));
  pg_SLICE_1648 \pg.SLICE_1648 ( .D1(\pg.n1686[7] ), .C1(\pg.n3134_adj_713 ), 
    .B1(\pg.n3143_adj_789 ), .D0(\pg.n3079_adj_3070[7] ), .C0(\pg.n3038 ), 
    .B0(\pg.n3047_adj_698 ), .F0(\pg.n3134_adj_713 ), .F1(\pg.n211[7] ));
  pg_SLICE_1649 \pg.SLICE_1649 ( .D1(\pg.n3079_adj_3070[21] ), 
    .C1(\pg.n20142 ), .B1(\pg.n3047_adj_698 ), .A1(\pg.n3024_adj_757 ), 
    .D0(\pg.n3133_adj_717 ), .C0(\pg.n10 ), .B0(\pg.n3137_adj_715 ), 
    .A0(\pg.n3132_adj_716 ), .F0(\pg.n20142 ), .F1(\pg.n23_adj_759 ));
  pg_SLICE_1651 \pg.SLICE_1651 ( .D1(\pg.n3079_adj_3070[26] ), 
    .C1(\pg.n3019_adj_721 ), .B1(\pg.n3047_adj_698 ), .D0(\pg.n2951 ), 
    .C0(\pg.n2923 ), .B0(\pg.n2983_adj_3073[26] ), .F0(\pg.n3019_adj_721 ), 
    .F1(\pg.n53_adj_723 ));
  pg_SLICE_1652 \pg.SLICE_1652 ( .D1(\pg.n3079_adj_3070[3] ), 
    .C1(\pg.n3047_adj_698 ), .A1(\pg.counter[3]_2 ), .D0(\pg.n35_adj_1044 ), 
    .C0(\pg.n38_adj_1036 ), .B0(\pg.n36_adj_1037 ), .A0(\pg.n37_adj_1043 ), 
    .F0(\pg.n3047_adj_698 ), .F1(\pg.n3138_adj_714 ));
  pg_SLICE_1653 \pg.SLICE_1653 ( .D1(\pg.n3079_adj_3070[23] ), 
    .C1(\pg.n3022_adj_724 ), .B1(\pg.n3047_adj_698 ), 
    .D0(\pg.n2983_adj_3073[23] ), .C0(\pg.n2926 ), .A0(\pg.n2951 ), 
    .F0(\pg.n3022_adj_724 ), .F1(\pg.n47_adj_726 ));
  pg_SLICE_1655 \pg.SLICE_1655 ( .D0(\pg.n3079_adj_3070[24] ), 
    .C0(\pg.n3021_adj_727 ), .A0(\pg.n3047_adj_698 ), .F0(\pg.n49 ));
  pg_SLICE_1656 \pg.SLICE_1656 ( .C1(\pg.n2925 ), .B1(\pg.n2951 ), 
    .A1(\pg.n2983_adj_3073[24] ), .D0(\pg.n2887[24] ), .C0(\pg.n2829_adj_945 ), 
    .B0(\pg.n2855_adj_916 ), .F0(\pg.n2925 ), .F1(\pg.n3021_adj_727 ));
  pg_SLICE_1657 \pg.SLICE_1657 ( .D0(\pg.n3079_adj_3070[14] ), 
    .C0(\pg.n3031_adj_729 ), .B0(\pg.n3047_adj_698 ), .F0(\pg.n29_adj_731 ));
  pg_SLICE_1658 \pg.SLICE_1658 ( .D1(\pg.n2983_adj_3073[14] ), .C1(\pg.n2935 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2839 ), 
    .B0(\pg.n2887[14] ), .F0(\pg.n2935 ), .F1(\pg.n3031_adj_729 ));
  pg_SLICE_1660 \pg.SLICE_1660 ( .D1(\pg.n2855 ), .C1(\pg.n2838_adj_299 ), 
    .B1(\pg.n2887_adj_3054[15] ), .D0(\pg.n2791_adj_3069[15] ), 
    .C0(\pg.n2742 ), .A0(\pg.n2759 ), .F0(\pg.n2838_adj_299 ), 
    .F1(\pg.n2934_adj_1658 ));
  pg_SLICE_1662 \pg.SLICE_1662 ( .D1(\pg.n2944_adj_1673 ), 
    .C1(\pg.n6_adj_1702 ), .B1(\pg.n2943_adj_1671 ), .A1(\pg.n2945 ), 
    .D0(\pg.n2887_adj_3054[3] ), .C0(\pg.n2855 ), .B0(\pg.n123 ), 
    .A0(\pg.n124 ), .F0(\pg.n6_adj_1702 ), .F1(\pg.n29026 ));
  pg_SLICE_1665 \pg.SLICE_1665 ( .D1(\pg.n2951_adj_1633 ), .C1(\pg.n2946 ), 
    .A1(\pg.n2983[3] ), .D0(\pg.n123 ), .C0(\pg.n2855 ), 
    .A0(\pg.n2887_adj_3054[3] ), .F0(\pg.n2946 ), .F1(\pg.n3042 ));
  pg_SLICE_1667 \pg.SLICE_1667 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2736 ), 
    .B1(\pg.n2791[21] ), .D0(\pg.n2695_adj_3071[21] ), .C0(\pg.n2640_adj_837 ), 
    .B0(\pg.n2663_adj_756 ), .F0(\pg.n2736 ), .F1(\pg.n2832 ));
  pg_SLICE_1668 \pg.SLICE_1668 ( .D0(\pg.n2838 ), .C0(\pg.n2836 ), 
    .B0(\pg.n2835 ), .A0(\pg.n2832 ), .F0(\pg.n31_adj_974 ));
  pg_SLICE_1669 \pg.SLICE_1669 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2737 ), 
    .A1(\pg.n2791[20] ), .D0(\pg.n2695_adj_3071[20] ), .C0(\pg.n2641_adj_795 ), 
    .B0(\pg.n2663_adj_756 ), .F0(\pg.n2737 ), .F1(\pg.n2833 ));
  pg_SLICE_1670 \pg.SLICE_1670 ( .D0(\pg.n2837 ), .C0(\pg.n2824_adj_930 ), 
    .B0(\pg.n2823_adj_924 ), .A0(\pg.n2833 ), .F0(\pg.n33_adj_973 ));
  pg_SLICE_1671 \pg.SLICE_1671 ( .C1(\pg.n2642_adj_755 ), 
    .B1(\pg.n2695_adj_3071[19] ), .A1(\pg.n2663_adj_756 ), 
    .D0(\pg.n2567_adj_813 ), .C0(\pg.n2546 ), .B0(\pg.n2599[19] ), 
    .F0(\pg.n2642_adj_755 ), .F1(\pg.n2738 ));
  pg_SLICE_1672 \pg.SLICE_1672 ( .D1(\pg.n2855_adj_916 ), .C1(\pg.n2834 ), 
    .B1(\pg.n2887[19] ), .D0(\pg.n2759_adj_745 ), .C0(\pg.n2738 ), 
    .A0(\pg.n2791[19] ), .F0(\pg.n2834 ), .F1(\pg.n2930 ));
  pg_SLICE_1675 \pg.SLICE_1675 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2729 ), 
    .A1(\pg.n2791[28] ), .D0(\pg.n2663_adj_756 ), .C0(\pg.n2633_adj_761 ), 
    .A0(\pg.n2695_adj_3071[28] ), .F0(\pg.n2729 ), .F1(\pg.n2825_adj_922 ));
  pg_SLICE_1677 \pg.SLICE_1677 ( .D1(\pg.n2695_adj_3071[17] ), 
    .C1(\pg.n2644_adj_762 ), .B1(\pg.n2663_adj_756 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2548 ), .B0(\pg.n2599[17] ), .F0(\pg.n2644_adj_762 ), 
    .F1(\pg.n2740_adj_763 ));
  pg_SLICE_1679 \pg.SLICE_1679 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2730 ), 
    .B1(\pg.n2791[27] ), .D0(\pg.n2663_adj_756 ), .C0(\pg.n2634_adj_764 ), 
    .A0(\pg.n2695_adj_3071[27] ), .F0(\pg.n2730 ), .F1(\pg.n2826_adj_926 ));
  pg_SLICE_1681 \pg.SLICE_1681 ( .D1(\pg.n2695_adj_3071[30] ), 
    .C1(\pg.n2631_adj_771 ), .B1(\pg.n2663_adj_756 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2535_adj_812 ), .A0(\pg.n2599[30] ), .F0(\pg.n2631_adj_771 ), 
    .F1(\pg.n2727 ));
  pg_SLICE_1682 \pg.SLICE_1682 ( .D1(\pg.n2887[30] ), .C1(\pg.n2823_adj_924 ), 
    .B1(\pg.n2855_adj_916 ), .D0(\pg.n2791[30] ), .C0(\pg.n2727 ), 
    .A0(\pg.n2759_adj_745 ), .F0(\pg.n2823_adj_924 ), .F1(\pg.n2919 ));
  pg_SLICE_1683 \pg.SLICE_1683 ( .D1(\pg.n2791[14] ), .C1(\pg.n2743_adj_773 ), 
    .B1(\pg.n2759_adj_745 ), .D0(\pg.n2663_adj_756 ), .C0(\pg.n2647_adj_772 ), 
    .B0(\pg.n2695_adj_3071[14] ), .F0(\pg.n2743_adj_773 ), .F1(\pg.n2839 ));
  pg_SLICE_1685 \pg.SLICE_1685 ( .D0(\pg.n29_adj_731 ), .C0(\pg.n53_adj_723 ), 
    .B0(\pg.n47_adj_726 ), .A0(\pg.n49 ), .F0(\pg.n38 ));
  pg_SLICE_1686 \pg.SLICE_1686 ( .D1(\pg.n1686[2] ), .C1(\pg.n3143_adj_789 ), 
    .B1(\pg.counter[2]_2 ), .D0(\pg.n42 ), .C0(\pg.n30_adj_776 ), 
    .B0(\pg.n38 ), .A0(\pg.n29_adj_788 ), .F0(\pg.n3143_adj_789 ), 
    .F1(\pg.n211[2] ));
  pg_SLICE_1687 \pg.SLICE_1687 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2735 ), 
    .A1(\pg.n2791[22] ), .D0(\pg.n2695_adj_3071[22] ), .C0(\pg.n2639_adj_777 ), 
    .B0(\pg.n2663_adj_756 ), .F0(\pg.n2735 ), .F1(\pg.n2831 ));
  pg_SLICE_1689 \pg.SLICE_1689 ( .D1(\pg.n2695_adj_3071[16] ), 
    .C1(\pg.n2645_adj_778 ), .A1(\pg.n2663_adj_756 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2549 ), .B0(\pg.n2599[16] ), .F0(\pg.n2645_adj_778 ), 
    .F1(\pg.n2741_adj_779 ));
  pg_SLICE_1690 \pg.SLICE_1690 ( .D1(\pg.n2887[16] ), .C1(\pg.n2837 ), 
    .A1(\pg.n2855_adj_916 ), .D0(\pg.n2791[16] ), .C0(\pg.n2741_adj_779 ), 
    .B0(\pg.n2759_adj_745 ), .F0(\pg.n2837 ), .F1(\pg.n2933 ));
  pg_SLICE_1691 \pg.SLICE_1691 ( .D1(\pg.n2695_adj_3071[18] ), 
    .C1(\pg.n2643_adj_780 ), .B1(\pg.n2663_adj_756 ), .D0(\pg.n2599[18] ), 
    .C0(\pg.n2567_adj_813 ), .B0(\pg.n2547 ), .F0(\pg.n2643_adj_780 ), 
    .F1(\pg.n2739_adj_781 ));
  pg_SLICE_1692 \pg.SLICE_1692 ( .D1(\pg.n2855_adj_916 ), .C1(\pg.n2835 ), 
    .B1(\pg.n2887[18] ), .D0(\pg.n2791[18] ), .C0(\pg.n2739_adj_781 ), 
    .A0(\pg.n2759_adj_745 ), .F0(\pg.n2835 ), .F1(\pg.n2931 ));
  pg_SLICE_1693 \pg.SLICE_1693 ( .D1(\pg.n2791[15] ), .C1(\pg.n2742_adj_783 ), 
    .A1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[15] ), 
    .C0(\pg.n2646_adj_782 ), .A0(\pg.n2663_adj_756 ), .F0(\pg.n2742_adj_783 ), 
    .F1(\pg.n2838 ));
  pg_SLICE_1695 \pg.SLICE_1695 ( .D1(\pg.n2791[7] ), .C1(\pg.n2750_adj_785 ), 
    .A1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[7] ), 
    .C0(\pg.n2663_adj_756 ), .B0(\pg.n362 ), .F0(\pg.n2750_adj_785 ), 
    .F1(\pg.n2846 ));
  pg_SLICE_1697 \pg.SLICE_1697 ( .D1(\pg.n2791[11] ), .C1(\pg.n2746_adj_792 ), 
    .B1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[11] ), 
    .C0(\pg.n2650_adj_790 ), .B0(\pg.n2663_adj_756 ), .F0(\pg.n2746_adj_792 ), 
    .F1(\pg.n2842 ));
  pg_SLICE_1699 \pg.SLICE_1699 ( .D1(\pg.n2695_adj_3071[26] ), 
    .C1(\pg.n2635_adj_793 ), .A1(\pg.n2663_adj_756 ), .D0(\pg.n2599[26] ), 
    .C0(\pg.n2539_adj_823 ), .A0(\pg.n2567_adj_813 ), .F0(\pg.n2635_adj_793 ), 
    .F1(\pg.n2731 ));
  pg_SLICE_1700 \pg.SLICE_1700 ( .D1(\pg.n2887[26] ), .C1(\pg.n2827_adj_920 ), 
    .B1(\pg.n2855_adj_916 ), .C0(\pg.n2731 ), .B0(\pg.n2791[26] ), 
    .A0(\pg.n2759_adj_745 ), .F0(\pg.n2827_adj_920 ), .F1(\pg.n2923 ));
  pg_SLICE_1701 \pg.SLICE_1701 ( .D1(\pg.n2791[24] ), .C1(\pg.n2733 ), 
    .A1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[24] ), 
    .C0(\pg.n2637_adj_794 ), .B0(\pg.n2663_adj_756 ), .F0(\pg.n2733 ), 
    .F1(\pg.n2829_adj_945 ));
  pg_SLICE_1704 \pg.SLICE_1704 ( .D1(\pg.n2439 ), .C1(\pg.n2443 ), 
    .B1(\pg.n2440 ), .A1(\pg.n2444 ), .D0(\pg.n2737 ), .C0(\pg.n2734 ), 
    .B0(\pg.n2733 ), .A0(\pg.n2731 ), .F0(\pg.n30_adj_942 ), 
    .F1(\pg.n25_adj_1256 ));
  pg_SLICE_1707 \pg.SLICE_1707 ( .D1(\pg.n3024_adj_870 ), .C1(\pg.n20188 ), 
    .B1(\pg.n3047_adj_798 ), .A1(\pg.n3079_adj_3072[21] ), 
    .D0(\pg.n3132_adj_811 ), .C0(\pg.n10_adj_810 ), .B0(\pg.n3137_adj_685 ), 
    .A0(\pg.n3133_adj_695 ), .F0(\pg.n20188 ), .F1(\pg.n23_adj_872 ));
  pg_SLICE_1710 \pg.SLICE_1710 ( .D0(\pg.n2632_adj_831 ), 
    .C0(\pg.n2638_adj_815 ), .B0(\pg.n2631_adj_771 ), .A0(\pg.n2634_adj_764 ), 
    .F0(\pg.n27_adj_929 ));
  pg_SLICE_1711 \pg.SLICE_1711 ( .D1(\pg.n2599[27] ), .C1(\pg.n2538_adj_814 ), 
    .B1(\pg.n2567_adj_813 ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2442 ), 
    .B0(\pg.n2503_adj_3057[27] ), .F0(\pg.n2538_adj_814 ), 
    .F1(\pg.n2634_adj_764 ));
  pg_SLICE_1712 \pg.SLICE_1712 ( .D1(\pg.n2599[8] ), .C1(\pg.n2567_adj_813 ), 
    .B1(\pg.n361 ), .D0(\pg.n25_adj_908 ), .C0(\pg.n28_adj_905 ), 
    .B0(\pg.n26_adj_906 ), .A0(\pg.n27_adj_907 ), .F0(\pg.n2567_adj_813 ), 
    .F1(\pg.n2653_adj_848 ));
  pg_SLICE_1713 \pg.SLICE_1713 ( .D1(\pg.n2695_adj_3071[23] ), 
    .C1(\pg.n2638_adj_815 ), .A1(\pg.n2663_adj_756 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2542 ), .A0(\pg.n2599[23] ), .F0(\pg.n2638_adj_815 ), 
    .F1(\pg.n2734 ));
  pg_SLICE_1714 \pg.SLICE_1714 ( .C1(\pg.n2446 ), .B1(\pg.n2503_adj_3057[23] ), 
    .A1(\pg.n2471_adj_873 ), .D0(\pg.n2407_adj_3075[23] ), 
    .C0(\pg.n2350_adj_984 ), .B0(\pg.n2375_adj_949 ), .F0(\pg.n2446 ), 
    .F1(\pg.n2542 ));
  pg_SLICE_1716 \pg.SLICE_1716 ( .D0(\pg.n2635_adj_793 ), 
    .C0(\pg.n2643_adj_780 ), .B0(\pg.n2644_adj_762 ), .A0(\pg.n2633_adj_761 ), 
    .F0(\pg.n29_adj_928 ));
  pg_SLICE_1717 \pg.SLICE_1717 ( .D1(\pg.n2567_adj_813 ), 
    .C1(\pg.n2537_adj_816 ), .B1(\pg.n2599[28] ), .D0(\pg.n2471_adj_873 ), 
    .C0(\pg.n2503_adj_3057[28] ), .B0(\pg.n2441 ), .F0(\pg.n2537_adj_816 ), 
    .F1(\pg.n2633_adj_761 ));
  pg_SLICE_1719 \pg.SLICE_1719 ( .D1(\pg.n3079_adj_3072[26] ), 
    .C1(\pg.n3019_adj_820 ), .B1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[26] ), .C0(\pg.n2923_adj_1106 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3019_adj_820 ), .F1(\pg.n53_adj_822 ));
  pg_SLICE_1720 \pg.SLICE_1720 ( .D1(\pg.n35_adj_1588 ), 
    .C1(\pg.n38_adj_1585 ), .B1(\pg.n36_adj_1586 ), .A1(\pg.n37_adj_1587 ), 
    .D0(\pg.n34_adj_1579 ), .C0(\pg.n24_adj_1578 ), .B0(\pg.n3026_adj_861 ), 
    .A0(\pg.n3030_adj_803 ), .F0(\pg.n38_adj_1585 ), .F1(\pg.n3047_adj_798 ));
  pg_SLICE_1722 \pg.SLICE_1722 ( .D1(\pg.n2471_adj_873 ), 
    .C1(\pg.n2452_adj_572 ), .B1(\pg.n2503_adj_3057[17] ), 
    .D0(\pg.n2407_adj_3075[17] ), .C0(\pg.n2356_adj_986 ), 
    .B0(\pg.n2375_adj_949 ), .F0(\pg.n2452_adj_572 ), .F1(\pg.n2548 ));
  pg_SLICE_1724 \pg.SLICE_1724 ( .D1(\pg.n2471_adj_873 ), .C1(\pg.n2443 ), 
    .B1(\pg.n2503_adj_3057[26] ), .D0(\pg.n2407_adj_3075[26] ), 
    .C0(\pg.n2347_adj_970 ), .A0(\pg.n2375_adj_949 ), .F0(\pg.n2443 ), 
    .F1(\pg.n2539_adj_823 ));
  pg_SLICE_1725 \pg.SLICE_1725 ( .D1(\pg.n3047_adj_798 ), 
    .C1(\pg.n3022_adj_824 ), .A1(\pg.n3079_adj_3072[23] ), 
    .D0(\pg.n2983_adj_3080[23] ), .C0(\pg.n2926_adj_1130 ), 
    .A0(\pg.n2951_adj_1085 ), .F0(\pg.n3022_adj_824 ), .F1(\pg.n47_adj_826 ));
  pg_SLICE_1727 \pg.SLICE_1727 ( .D1(\pg.n3079_adj_3072[24] ), 
    .C1(\pg.n3021_adj_827 ), .B1(\pg.n3047_adj_798 ), 
    .D0(\pg.n2983_adj_3080[24] ), .C0(\pg.n2925_adj_1103 ), 
    .B0(\pg.n2951_adj_1085 ), .F0(\pg.n3021_adj_827 ), .F1(\pg.n49_adj_829 ));
  pg_SLICE_1729 \pg.SLICE_1729 ( .D1(\pg.n2695_adj_3071[29] ), 
    .C1(\pg.n2632_adj_831 ), .B1(\pg.n2663_adj_756 ), .D0(\pg.n2567_adj_813 ), 
    .C0(\pg.n2536_adj_830 ), .A0(\pg.n2599[29] ), .F0(\pg.n2632_adj_831 ), 
    .F1(\pg.n2728 ));
  pg_SLICE_1730 \pg.SLICE_1730 ( .D1(\pg.n2471_adj_873 ), .C1(\pg.n2440 ), 
    .B1(\pg.n2503_adj_3057[29] ), .D0(\pg.n2407_adj_3075[29] ), 
    .C0(\pg.n2344_adj_980 ), .B0(\pg.n2375_adj_949 ), .F0(\pg.n2440 ), 
    .F1(\pg.n2536_adj_830 ));
  pg_SLICE_1731 \pg.SLICE_1731 ( .D1(\pg.n2759_adj_745 ), .C1(\pg.n2732 ), 
    .B1(\pg.n2791[25] ), .D0(\pg.n2695_adj_3071[25] ), .C0(\pg.n2636_adj_832 ), 
    .B0(\pg.n2663_adj_756 ), .F0(\pg.n2732 ), .F1(\pg.n2828_adj_932 ));
  pg_SLICE_1734 \pg.SLICE_1734 ( .D1(\pg.n2887[29] ), .C1(\pg.n2824_adj_930 ), 
    .B1(\pg.n2855_adj_916 ), .D0(\pg.n2759_adj_745 ), .C0(\pg.n2728 ), 
    .A0(\pg.n2791[29] ), .F0(\pg.n2824_adj_930 ), .F1(\pg.n2920 ));
  pg_SLICE_1736 \pg.SLICE_1736 ( .D1(\pg.n2743_adj_773 ), 
    .C1(\pg.n28_adj_940 ), .A1(\pg.n2727 ), .D0(\pg.n2728 ), .C0(\pg.n20022 ), 
    .B0(\pg.n2732 ), .A0(\pg.n2736 ), .F0(\pg.n28_adj_940 ), 
    .F1(\pg.n32_adj_941 ));
  pg_SLICE_1737 \pg.SLICE_1737 ( .D1(\pg.n2791[12] ), .C1(\pg.n2745_adj_839 ), 
    .B1(\pg.n2759_adj_745 ), .D0(\pg.n2695_adj_3071[12] ), 
    .C0(\pg.n2649_adj_838 ), .B0(\pg.n2663_adj_756 ), .F0(\pg.n2745_adj_839 ), 
    .F1(\pg.n2841 ));
  pg_SLICE_1739 \pg.SLICE_1739 ( .D0(\pg.n3047_adj_798 ), 
    .C0(\pg.n3031_adj_840 ), .B0(\pg.n3079_adj_3072[14] ), 
    .F0(\pg.n29_adj_842 ));
  pg_SLICE_1740 \pg.SLICE_1740 ( .D1(\pg.n2983_adj_3080[14] ), 
    .C1(\pg.n2935_adj_1149 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[14] ), .C0(\pg.n2839_adj_1197 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2935_adj_1149 ), 
    .F1(\pg.n3031_adj_840 ));
  pg_SLICE_1741 \pg.SLICE_1741 ( .D1(\pg.n2695_adj_3071[13] ), 
    .C1(\pg.n2648_adj_846 ), .B1(\pg.n2663_adj_756 ), .D0(\pg.n2599[13] ), 
    .C0(\pg.n2552 ), .A0(\pg.n2567_adj_813 ), .F0(\pg.n2648_adj_846 ), 
    .F1(\pg.n2744_adj_847 ));
  pg_SLICE_1742 \pg.SLICE_1742 ( .D1(\pg.n2855_adj_916 ), .C1(\pg.n2840 ), 
    .A1(\pg.n2887[13] ), .D0(\pg.n2759_adj_745 ), .C0(\pg.n2744_adj_847 ), 
    .A0(\pg.n2791[13] ), .F0(\pg.n2840 ), .F1(\pg.n2936 ));
  pg_SLICE_1744 \pg.SLICE_1744 ( .D1(\pg.n2744_adj_847 ), 
    .C1(\pg.n10_adj_939 ), .B1(\pg.n2745_adj_839 ), .A1(\pg.n2749_adj_850 ), 
    .D0(\pg.n363 ), .C0(\pg.n8_adj_938 ), .B0(\pg.n2746_adj_792 ), 
    .A0(\pg.n2750_adj_785 ), .F0(\pg.n10_adj_939 ), .F1(\pg.n20022 ));
  pg_SLICE_1745 \pg.SLICE_1745 ( .D1(\pg.n2599[25] ), .C1(\pg.n2540_adj_851 ), 
    .B1(\pg.n2567_adj_813 ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2444 ), 
    .B0(\pg.n2503_adj_3057[25] ), .F0(\pg.n2540_adj_851 ), 
    .F1(\pg.n2636_adj_832 ));
  pg_SLICE_1746 \pg.SLICE_1746 ( .D1(\pg.n2544 ), .C1(\pg.n2549 ), 
    .B1(\pg.n2541 ), .A1(\pg.n2542 ), .D0(\pg.n2636_adj_832 ), 
    .C0(\pg.n2640_adj_837 ), .B0(\pg.n2639_adj_777 ), .A0(\pg.n2642_adj_755 ), 
    .F0(\pg.n28_adj_919 ), .F1(\pg.n26_adj_906 ));
  pg_SLICE_1747 \pg.SLICE_1747 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2544 ), 
    .A1(\pg.n2599[21] ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2448 ), 
    .A0(\pg.n2503_adj_3057[21] ), .F0(\pg.n2544 ), .F1(\pg.n2640_adj_837 ));
  pg_SLICE_1749 \pg.SLICE_1749 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2543 ), 
    .B1(\pg.n2599[22] ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2447 ), 
    .B0(\pg.n2503_adj_3057[22] ), .F0(\pg.n2543 ), .F1(\pg.n2639_adj_777 ));
  pg_SLICE_1752 \pg.SLICE_1752 ( .D1(\pg.n2471_adj_873 ), 
    .C1(\pg.n2450_adj_391 ), .A1(\pg.n2503_adj_3057[19] ), 
    .D0(\pg.n2407_adj_3075[19] ), .C0(\pg.n2354_adj_950 ), 
    .B0(\pg.n2375_adj_949 ), .F0(\pg.n2450_adj_391 ), .F1(\pg.n2546 ));
  pg_SLICE_1753 \pg.SLICE_1753 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2551 ), 
    .B1(\pg.n2599[14] ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2455_adj_597 ), 
    .B0(\pg.n2503_adj_3057[14] ), .F0(\pg.n2551 ), .F1(\pg.n2647_adj_772 ));
  pg_SLICE_1754 \pg.SLICE_1754 ( .D1(\pg.n9_adj_914 ), .C1(\pg.n10_adj_913 ), 
    .B1(\pg.n2646_adj_782 ), .A1(\pg.n2647_adj_772 ), .D0(\pg.n2649_adj_838 ), 
    .C0(\pg.n8_adj_912 ), .B0(\pg.n362 ), .A0(\pg.n2653_adj_848 ), 
    .F0(\pg.n10_adj_913 ), .F1(\pg.n18_adj_915 ));
  pg_SLICE_1755 \pg.SLICE_1755 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2550 ), 
    .A1(\pg.n2599[15] ), .D0(\pg.n2503_adj_3057[15] ), .C0(\pg.n2454_adj_598 ), 
    .B0(\pg.n2471_adj_873 ), .F0(\pg.n2550 ), .F1(\pg.n2646_adj_782 ));
  pg_SLICE_1759 \pg.SLICE_1759 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2553 ), 
    .B1(\pg.n2599[12] ), .D0(\pg.n2503_adj_3057[12] ), .C0(\pg.n2457_adj_607 ), 
    .B0(\pg.n2471_adj_873 ), .F0(\pg.n2553 ), .F1(\pg.n2649_adj_838 ));
  pg_SLICE_1764 \pg.SLICE_1764 ( .D1(\pg.n23_adj_1273 ), 
    .C1(\pg.n26_adj_1248 ), .B1(\pg.n25_adj_1256 ), .A1(\pg.n24_adj_1249 ), 
    .D0(\pg.n2448 ), .C0(\pg.n2441 ), .B0(\pg.n2445 ), .A0(\pg.n2447 ), 
    .F0(\pg.n26_adj_1248 ), .F1(\pg.n2471_adj_873 ));
  pg_SLICE_1765 \pg.SLICE_1765 ( .D0(\pg.n49_adj_829 ), .C0(\pg.n53_adj_822 ), 
    .B0(\pg.n47_adj_826 ), .A0(\pg.n29_adj_842 ), .F0(\pg.n38_adj_888 ));
  pg_SLICE_1768 \pg.SLICE_1768 ( .D1(\pg.n2407_adj_3075[14] ), 
    .C1(\pg.n2359_adj_994 ), .A1(\pg.n2375_adj_949 ), .D0(\pg.n2263_adj_1158 ), 
    .C0(\pg.n2311_adj_3076[14] ), .B0(\pg.n2279_adj_998 ), 
    .F0(\pg.n2359_adj_994 ), .F1(\pg.n2455_adj_597 ));
  pg_SLICE_1769 \pg.SLICE_1769 ( .D1(\pg.n2503_adj_3057[10] ), 
    .C1(\pg.n2459_adj_890 ), .B1(\pg.n2471_adj_873 ), 
    .D0(\pg.n2407_adj_3075[10] ), .C0(\pg.n2375_adj_949 ), 
    .B0(\pg.n359_adj_992 ), .F0(\pg.n2459_adj_890 ), .F1(\pg.n2555 ));
  pg_SLICE_1771 \pg.SLICE_1771 ( .D1(\pg.n2503_adj_3057[30] ), .C1(\pg.n2439 ), 
    .A1(\pg.n2471_adj_873 ), .D0(\pg.n2407_adj_3075[30] ), 
    .C0(\pg.n2343_adj_967 ), .B0(\pg.n2375_adj_949 ), .F0(\pg.n2439 ), 
    .F1(\pg.n2535_adj_812 ));
  pg_SLICE_1777 \pg.SLICE_1777 ( .D1(\pg.n2503_adj_3057[13] ), 
    .C1(\pg.n2456_adj_608 ), .B1(\pg.n2471_adj_873 ), .D0(\pg.n2360_adj_1182 ), 
    .C0(\pg.n2407_adj_3075[13] ), .B0(\pg.n2375_adj_949 ), 
    .F0(\pg.n2456_adj_608 ), .F1(\pg.n2552 ));
  pg_SLICE_1779 \pg.SLICE_1779 ( .D1(\pg.n18_adj_2673 ), .C1(\pg.n256[9] ), 
    .B1(\row[9] ), .D0(\pg.n2115[9] ), .C0(\pg.n3132_adj_811 ), 
    .B0(\pg.n3143_adj_683 ), .F0(\pg.n256[9] ), .F1(\pg.n267 ));
  pg_SLICE_1781 \pg.SLICE_1781 ( .D1(\pg.n2471_adj_873 ), 
    .C1(\pg.n2453_adj_571 ), .B1(\pg.n2503_adj_3057[16] ), 
    .D0(\pg.n2375_adj_949 ), .C0(\pg.n2357_adj_947 ), 
    .B0(\pg.n2407_adj_3075[16] ), .F0(\pg.n2453_adj_571 ), .F1(\pg.n2549 ));
  pg_SLICE_1783 \pg.SLICE_1783 ( .D1(\pg.n2539_adj_823 ), .C1(\pg.n2547 ), 
    .B1(\pg.n2545 ), .A1(\pg.n2543 ), .D0(\pg.n2471_adj_873 ), 
    .C0(\pg.n2451_adj_390 ), .A0(\pg.n2503_adj_3057[18] ), .F0(\pg.n2547 ), 
    .F1(\pg.n28_adj_905 ));
  pg_SLICE_1784 \pg.SLICE_1784 ( .D1(\pg.n2407_adj_3075[18] ), 
    .C1(\pg.n2355_adj_988 ), .B1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[18] ), .C0(\pg.n2259_adj_1015 ), 
    .B0(\pg.n2279_adj_998 ), .F0(\pg.n2355_adj_988 ), .F1(\pg.n2451_adj_390 ));
  pg_SLICE_1785 \pg.SLICE_1785 ( .D1(\pg.n1686[4] ), .C1(\pg.n3137_adj_715 ), 
    .B1(\pg.n3143_adj_789 ), .D0(\pg.n3079_adj_3070[4] ), .C0(\pg.n3041 ), 
    .B0(\pg.n3047_adj_698 ), .F0(\pg.n3137_adj_715 ), .F1(\pg.n211[4] ));
  pg_SLICE_1788 \pg.SLICE_1788 ( .D1(\row[3] ), .C1(\pg.n211[3] ), 
    .B1(\pg.n6_adj_2652 ), .D0(\pg.n1686[3] ), .C0(\pg.n3138_adj_714 ), 
    .A0(\pg.n3143_adj_789 ), .F0(\pg.n211[3] ), .F1(\pg.n8_adj_2654 ));
  pg_SLICE_1789 \pg.SLICE_1789 ( .D1(\pg.n1686[6] ), .C1(\pg.n3135_adj_710 ), 
    .B1(\pg.n3143_adj_789 ), .D0(\pg.n3079_adj_3070[6] ), .C0(\pg.n3039 ), 
    .B0(\pg.n3047_adj_698 ), .F0(\pg.n3135_adj_710 ), .F1(\pg.n211[6] ));
  pg_SLICE_1791 \pg.SLICE_1791 ( .D1(\pg.n1686[8] ), .C1(\pg.n3133_adj_717 ), 
    .B1(\pg.n3143_adj_789 ), .D0(\pg.n3079_adj_3070[8] ), .C0(\pg.n3037 ), 
    .A0(\pg.n3047_adj_698 ), .F0(\pg.n3133_adj_717 ), .F1(\pg.n211[8] ));
  pg_SLICE_1793 \pg.SLICE_1793 ( .D1(\pg.n3018_adj_768 ), 
    .C1(\pg.n3016_adj_739 ), .B1(\pg.n3025_adj_733 ), .A1(\pg.n3027_adj_696 ), 
    .D0(\pg.n2951 ), .C0(\pg.n2920 ), .B0(\pg.n2983_adj_3073[29] ), 
    .F0(\pg.n3016_adj_739 ), .F1(\pg.n35_adj_1044 ));
  pg_SLICE_1795 \pg.SLICE_1795 ( .D1(\pg.n2983_adj_3073[20] ), .C1(\pg.n2929 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2833 ), 
    .B0(\pg.n2887[20] ), .F0(\pg.n2929 ), .F1(\pg.n3025_adj_733 ));
  pg_SLICE_1796 \pg.SLICE_1796 ( .D1(\pg.n365 ), .C1(\pg.n2951 ), 
    .A1(\pg.n2983_adj_3073[4] ), .D0(\pg.n33_adj_1019 ), .C0(\pg.n36 ), 
    .B0(\pg.n34_adj_979 ), .A0(\pg.n35_adj_1005 ), .F0(\pg.n2951 ), 
    .F1(\pg.n3041 ));
  pg_SLICE_1797 \pg.SLICE_1797 ( .D1(\pg.n2983_adj_3073[27] ), .C1(\pg.n2922 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2887[27] ), .C0(\pg.n2826_adj_926 ), 
    .B0(\pg.n2855_adj_916 ), .F0(\pg.n2922 ), .F1(\pg.n3018_adj_768 ));
  pg_SLICE_1801 \pg.SLICE_1801 ( .D1(\pg.n2983_adj_3073[28] ), .C1(\pg.n2921 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2887[28] ), .C0(\pg.n2825_adj_922 ), 
    .B0(\pg.n2855_adj_916 ), .F0(\pg.n2921 ), .F1(\pg.n3017_adj_774 ));
  pg_SLICE_1802 \pg.SLICE_1802 ( .D1(\pg.n3021_adj_727 ), 
    .C1(\pg.n22_adj_1035 ), .B1(\pg.n3019_adj_721 ), .A1(\pg.n3017_adj_774 ), 
    .D0(\pg.n3022_adj_724 ), .C0(\pg.n10_adj_1031 ), .B0(\pg.n3035_adj_718 ), 
    .A0(\pg.n9_adj_1034 ), .F0(\pg.n22_adj_1035 ), .F1(\pg.n37_adj_1043 ));
  pg_SLICE_1805 \pg.SLICE_1805 ( .D1(\pg.n2567_adj_813 ), .C1(\pg.n2545 ), 
    .B1(\pg.n2599[20] ), .D0(\pg.n2471_adj_873 ), .C0(\pg.n2449 ), 
    .B0(\pg.n2503_adj_3057[20] ), .F0(\pg.n2545 ), .F1(\pg.n2641_adj_795 ));
  pg_SLICE_1806 \pg.SLICE_1806 ( .D1(\pg.n2407_adj_3075[20] ), 
    .C1(\pg.n2353_adj_952 ), .B1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[20] ), .C0(\pg.n2257_adj_999 ), 
    .B0(\pg.n2279_adj_998 ), .F0(\pg.n2353_adj_952 ), .F1(\pg.n2449 ));
  pg_SLICE_1807 \pg.SLICE_1807 ( .D1(\pg.n2983_adj_3073[25] ), .C1(\pg.n2924 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2887[25] ), .C0(\pg.n2828_adj_932 ), 
    .B0(\pg.n2855_adj_916 ), .F0(\pg.n2924 ), .F1(\pg.n3020_adj_786 ));
  pg_SLICE_1808 \pg.SLICE_1808 ( .D0(\pg.n3015_adj_765 ), 
    .C0(\pg.n3020_adj_786 ), .B0(\pg.n3029_adj_736 ), .A0(\pg.n3033_adj_742 ), 
    .F0(\pg.n36_adj_1037 ));
  pg_SLICE_1809 \pg.SLICE_1809 ( .D1(\pg.n2540_adj_851 ), .C1(\pg.n20032 ), 
    .B1(\pg.n2536_adj_830 ), .A1(\pg.n2548 ), .D0(\pg.n2555 ), 
    .C0(\pg.n10_adj_901 ), .B0(\pg.n2551 ), .A0(\pg.n2550 ), .F0(\pg.n20032 ), 
    .F1(\pg.n25_adj_908 ));
  pg_SLICE_1811 \pg.SLICE_1811 ( .D1(\pg.n2983_adj_3073[12] ), .C1(\pg.n2937 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2841 ), 
    .B0(\pg.n2887[12] ), .F0(\pg.n2937 ), .F1(\pg.n3033_adj_742 ));
  pg_SLICE_1815 \pg.SLICE_1815 ( .D1(\pg.n2919 ), .C1(\pg.n2923 ), 
    .B1(\pg.n2921 ), .A1(\pg.n2922 ), .D0(\pg.n2983_adj_3073[30] ), 
    .C0(\pg.n2919 ), .B0(\pg.n2951 ), .F0(\pg.n3015_adj_765 ), 
    .F1(\pg.n35_adj_1005 ));
  pg_SLICE_1817 \pg.SLICE_1817 ( .D1(\pg.n2927 ), .C1(\pg.n2930 ), 
    .B1(\pg.n2933 ), .A1(\pg.n2929 ), .C0(\pg.n2930 ), .B0(\pg.n2951 ), 
    .A0(\pg.n2983_adj_3073[19] ), .F0(\pg.n3026_adj_746 ), 
    .F1(\pg.n33_adj_1019 ));
  pg_SLICE_1819 \pg.SLICE_1819 ( .D1(\pg.n2983_adj_3073[15] ), .C1(\pg.n2934 ), 
    .B1(\pg.n2951 ), .C0(\pg.n2838 ), .B0(\pg.n2887[15] ), 
    .A0(\pg.n2855_adj_916 ), .F0(\pg.n2934 ), .F1(\pg.n3030_adj_703 ));
  pg_SLICE_1821 \pg.SLICE_1821 ( .D1(\pg.n2983_adj_3073[10] ), .C1(\pg.n2939 ), 
    .A1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2843 ), 
    .B0(\pg.n2887[10] ), .F0(\pg.n2939 ), .F1(\pg.n3035_adj_718 ));
  pg_SLICE_1824 \pg.SLICE_1824 ( .D1(\pg.n2599[24] ), .C1(\pg.n2541 ), 
    .B1(\pg.n2567_adj_813 ), .D0(\pg.n2503_adj_3057[24] ), .C0(\pg.n2445 ), 
    .B0(\pg.n2471_adj_873 ), .F0(\pg.n2541 ), .F1(\pg.n2637_adj_794 ));
  pg_SLICE_1826 \pg.SLICE_1826 ( .D1(\pg.n2887[5] ), .C1(\pg.n2855_adj_916 ), 
    .A1(\pg.n364 ), .D0(\pg.n31_adj_974 ), .C0(\pg.n34_adj_969 ), 
    .B0(\pg.n33_adj_973 ), .A0(\pg.n32_adj_972 ), .F0(\pg.n2855_adj_916 ), 
    .F1(\pg.n2944 ));
  pg_SLICE_1830 \pg.SLICE_1830 ( .D1(\pg.n27_adj_929 ), .C1(\pg.n30_adj_917 ), 
    .B1(\pg.n28_adj_919 ), .A1(\pg.n29_adj_928 ), .D0(\pg.n2645_adj_778 ), 
    .C0(\pg.n18_adj_915 ), .B0(\pg.n2637_adj_794 ), .A0(\pg.n2641_adj_795 ), 
    .F0(\pg.n30_adj_917 ), .F1(\pg.n2663_adj_756 ));
  pg_SLICE_1831 \pg.SLICE_1831 ( .D1(\pg.n2983_adj_3073[8] ), .C1(\pg.n2941 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2845 ), 
    .B0(\pg.n2887[8] ), .F0(\pg.n2941 ), .F1(\pg.n3037 ));
  pg_SLICE_1834 \pg.SLICE_1834 ( .D1(\pg.n3031_adj_729 ), 
    .C1(\pg.n3032_adj_752 ), .B1(\pg.n3028_adj_706 ), .A1(\pg.n3034_adj_700 ), 
    .D0(\pg.n2983_adj_3073[13] ), .C0(\pg.n2936 ), .B0(\pg.n2951 ), 
    .F0(\pg.n3032_adj_752 ), .F1(\pg.n34_adj_1023 ));
  pg_SLICE_1837 \pg.SLICE_1837 ( .D1(\pg.n2983_adj_3073[11] ), .C1(\pg.n2938 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2855_adj_916 ), .C0(\pg.n2842 ), 
    .B0(\pg.n2887[11] ), .F0(\pg.n2938 ), .F1(\pg.n3034_adj_700 ));
  pg_SLICE_1848 \pg.SLICE_1848 ( .D0(\pg.n2937 ), .C0(\pg.n2935 ), 
    .B0(\pg.n2931 ), .A0(\pg.n2920 ), .F0(\pg.n34_adj_979 ));
  pg_SLICE_1852 \pg.SLICE_1852 ( .D1(\pg.n2791[10] ), .C1(\pg.n2747_adj_935 ), 
    .B1(\pg.n2759_adj_745 ), .D0(\pg.n2651_adj_911 ), 
    .C0(\pg.n2695_adj_3071[10] ), .B0(\pg.n2663_adj_756 ), 
    .F0(\pg.n2747_adj_935 ), .F1(\pg.n2843 ));
  pg_SLICE_1854 \pg.SLICE_1854 ( .D1(\pg.n2791[6] ), .C1(\pg.n2759_adj_745 ), 
    .B1(\pg.n363 ), .D0(\pg.n29_adj_944 ), .C0(\pg.n32_adj_941 ), 
    .B0(\pg.n30_adj_942 ), .A0(\pg.n31_adj_943 ), .F0(\pg.n2759_adj_745 ), 
    .F1(\pg.n2847 ));
  pg_SLICE_1858 \pg.SLICE_1858 ( .D0(\pg.n2936 ), .C0(\pg.n2926 ), 
    .B0(\pg.n2934 ), .A0(\pg.n2925 ), .F0(\pg.n32_adj_978 ));
  pg_SLICE_1859 \pg.SLICE_1859 ( .D1(\pg.n2887[23] ), .C1(\pg.n2830 ), 
    .B1(\pg.n2855_adj_916 ), .D0(\pg.n2791[23] ), .C0(\pg.n2734 ), 
    .B0(\pg.n2759_adj_745 ), .F0(\pg.n2830 ), .F1(\pg.n2926 ));
  pg_SLICE_1860 \pg.SLICE_1860 ( .D1(\pg.n2451_adj_390 ), 
    .C1(\pg.n2452_adj_572 ), .B1(\pg.n2446 ), .A1(\pg.n2442 ), 
    .D0(\pg.n2828_adj_932 ), .C0(\pg.n2827_adj_920 ), .B0(\pg.n2834 ), 
    .A0(\pg.n2830 ), .F0(\pg.n30_adj_964 ), .F1(\pg.n24_adj_1249 ));
  pg_SLICE_1861 \pg.SLICE_1861 ( .D1(\pg.n2855_adj_916 ), .C1(\pg.n2844 ), 
    .B1(\pg.n2887[9] ), .D0(\pg.n2748_adj_937 ), .C0(\pg.n2791[9] ), 
    .B0(\pg.n2759_adj_745 ), .F0(\pg.n2844 ), .F1(\pg.n2940 ));
  pg_SLICE_1864 \pg.SLICE_1864 ( .D0(\pg.n2450_adj_391 ), .C0(\pg.n29154 ), 
    .B0(\pg.n2453_adj_571 ), .A0(\pg.n2449 ), .F0(\pg.n23_adj_1273 ));
  pg_SLICE_1865 \pg.SLICE_1865 ( .D1(\pg.n2407_adj_3075[28] ), 
    .C1(\pg.n2345_adj_954 ), .B1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[28] ), .C0(\pg.n2249_adj_1032 ), 
    .A0(\pg.n2279_adj_998 ), .F0(\pg.n2345_adj_954 ), .F1(\pg.n2441 ));
  pg_SLICE_1867 \pg.SLICE_1867 ( .D1(\pg.n2407_adj_3075[21] ), 
    .C1(\pg.n2352_adj_958 ), .B1(\pg.n2375_adj_949 ), .D0(\pg.n2279_adj_998 ), 
    .C0(\pg.n2256_adj_1003 ), .A0(\pg.n2311_adj_3076[21] ), 
    .F0(\pg.n2352_adj_958 ), .F1(\pg.n2448 ));
  pg_SLICE_1870 \pg.SLICE_1870 ( .D1(\pg.n30_adj_964 ), .C1(\pg.n20210 ), 
    .B1(\pg.n2826_adj_926 ), .A1(\pg.n2825_adj_922 ), .D0(\pg.n2842 ), 
    .C0(\pg.n10_adj_961 ), .B0(\pg.n2841 ), .A0(\pg.n2846 ), .F0(\pg.n20210 ), 
    .F1(\pg.n34_adj_969 ));
  pg_SLICE_1871 \pg.SLICE_1871 ( .D1(\pg.n2407_adj_3075[15] ), 
    .C1(\pg.n2358_adj_962 ), .A1(\pg.n2375_adj_949 ), 
    .D0(\pg.n2311_adj_3076[15] ), .C0(\pg.n2262_adj_1020 ), 
    .A0(\pg.n2279_adj_998 ), .F0(\pg.n2358_adj_962 ), .F1(\pg.n2454_adj_598 ));
  pg_SLICE_1873 \pg.SLICE_1873 ( .D1(\pg.n2407_adj_3075[11] ), 
    .C1(\pg.n2362_adj_965 ), .A1(\pg.n2375_adj_949 ), .D0(\pg.n358_adj_1017 ), 
    .C0(\pg.n2279_adj_998 ), .B0(\pg.n2311_adj_3076[11] ), 
    .F0(\pg.n2362_adj_965 ), .F1(\pg.n2458_adj_898 ));
  pg_SLICE_1878 \pg.SLICE_1878 ( .D0(\pg.n2938 ), .C0(\pg.n10_adj_976 ), 
    .B0(\pg.n2943 ), .A0(\pg.n2939 ), .F0(\pg.n20216 ));
  pg_SLICE_1880 \pg.SLICE_1880 ( .D1(\pg.n2311_adj_3076[29] ), 
    .C1(\pg.n2248_adj_1006 ), .A1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2215_adj_3051[29] ), .C0(\pg.n2152_adj_1073 ), 
    .B0(\pg.n2183_adj_1047 ), .F0(\pg.n2248_adj_1006 ), 
    .F1(\pg.n2344_adj_980 ));
  pg_SLICE_1881 \pg.SLICE_1881 ( .D1(\pg.n2375_adj_949 ), 
    .C1(\pg.n2348_adj_982 ), .B1(\pg.n2407_adj_3075[25] ), 
    .D0(\pg.n2311_adj_3076[25] ), .C0(\pg.n2252_adj_996 ), 
    .B0(\pg.n2279_adj_998 ), .F0(\pg.n2348_adj_982 ), .F1(\pg.n2444 ));
  pg_SLICE_1886 \pg.SLICE_1886 ( .D1(\pg.n2311_adj_3076[17] ), 
    .C1(\pg.n2260_adj_1088 ), .B1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2183_adj_1047 ), .C0(\pg.n2164 ), .B0(\pg.n2215_adj_3051[17] ), 
    .F0(\pg.n2260_adj_1088 ), .F1(\pg.n2356_adj_986 ));
  pg_SLICE_1889 \pg.SLICE_1889 ( .D1(\pg.n2311_adj_3076[19] ), 
    .C1(\pg.n2258_adj_1001 ), .B1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2183_adj_1047 ), .C0(\pg.n2162_adj_129 ), 
    .B0(\pg.n2215_adj_3051[19] ), .F0(\pg.n2258_adj_1001 ), 
    .F1(\pg.n2354_adj_950 ));
  pg_SLICE_1891 \pg.SLICE_1891 ( .D1(\pg.n2311_adj_3076[23] ), 
    .C1(\pg.n2254_adj_1010 ), .B1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2215_adj_3051[23] ), .C0(\pg.n2158_adj_1090 ), 
    .B0(\pg.n2183_adj_1047 ), .F0(\pg.n2254_adj_1010 ), 
    .F1(\pg.n2350_adj_984 ));
  pg_SLICE_1892 \pg.SLICE_1892 ( .D1(\pg.n343 ), .A1(\pg.n342 ), 
    .D0(\pg.n2349_adj_1014 ), .C0(\pg.n2355_adj_988 ), .B0(\pg.n2350_adj_984 ), 
    .A0(\pg.n2347_adj_970 ), .F0(\pg.n24_adj_1186 ), .F1(\pg.n8_adj_1694 ));
  pg_SLICE_1893 \pg.SLICE_1893 ( .D1(\pg.n2407_adj_3075[24] ), 
    .C1(\pg.n2349_adj_1014 ), .A1(\pg.n2375_adj_949 ), .D0(\pg.n2279_adj_998 ), 
    .C0(\pg.n2253_adj_1012 ), .A0(\pg.n2311_adj_3076[24] ), 
    .F0(\pg.n2349_adj_1014 ), .F1(\pg.n2445 ));
  pg_SLICE_1896 \pg.SLICE_1896 ( .D1(\pg.n2183_adj_1047 ), .C1(\pg.n2163 ), 
    .A1(\pg.n2215_adj_3051[18] ), .D0(\pg.n2087_adj_1100 ), 
    .C0(\pg.n2067_adj_226 ), .A0(\pg.n2119_adj_3053[18] ), .F0(\pg.n2163 ), 
    .F1(\pg.n2259_adj_1015 ));
  pg_SLICE_1898 \pg.SLICE_1898 ( .D1(\pg.n2357_adj_947 ), 
    .C1(\pg.n10_adj_1184 ), .B1(\pg.n2356_adj_986 ), .A1(\pg.n2361_adj_1178 ), 
    .D0(\pg.n2362_adj_965 ), .C0(\pg.n8_adj_1183 ), .B0(\pg.n2358_adj_962 ), 
    .A0(\pg.n359_adj_992 ), .F0(\pg.n10_adj_1184 ), .F1(\pg.n20040 ));
  pg_SLICE_1899 \pg.SLICE_1899 ( .D1(\pg.n2983_adj_3073[22] ), .C1(\pg.n2927 ), 
    .B1(\pg.n2951 ), .D0(\pg.n2887[22] ), .C0(\pg.n2831 ), 
    .A0(\pg.n2855_adj_916 ), .F0(\pg.n2927 ), .F1(\pg.n3023_adj_749 ));
  pg_SLICE_1901 \pg.SLICE_1901 ( .D1(\pg.n2311_adj_3076[30] ), 
    .C1(\pg.n2247_adj_1026 ), .A1(\pg.n2279_adj_998 ), 
    .D0(\pg.n2215_adj_3051[30] ), .C0(\pg.n2151_adj_1071 ), 
    .A0(\pg.n2183_adj_1047 ), .F0(\pg.n2247_adj_1026 ), 
    .F1(\pg.n2343_adj_967 ));
  pg_SLICE_1904 \pg.SLICE_1904 ( .D1(\pg.n2183_adj_1047 ), 
    .C1(\pg.n2153_adj_1075 ), .B1(\pg.n2215_adj_3051[28] ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2057_adj_168 ), 
    .B0(\pg.n2119_adj_3053[28] ), .F0(\pg.n2153_adj_1075 ), 
    .F1(\pg.n2249_adj_1032 ));
  pg_SLICE_1905 \pg.SLICE_1905 ( .D1(\pg.n2183_adj_1047 ), 
    .C1(\pg.n2156_adj_1045 ), .A1(\pg.n2215_adj_3051[25] ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2060_adj_198 ), 
    .A0(\pg.n2119_adj_3053[25] ), .F0(\pg.n2156_adj_1045 ), 
    .F1(\pg.n2252_adj_996 ));
  pg_SLICE_1906 \pg.SLICE_1906 ( .D1(\pg.n2261_adj_1160 ), 
    .C1(\pg.n2265_adj_1105 ), .B1(\pg.n358_adj_1017 ), 
    .D0(\pg.n2247_adj_1026 ), .C0(\pg.n2248_adj_1006 ), 
    .B0(\pg.n2257_adj_999 ), .A0(\pg.n2252_adj_996 ), .F0(\pg.n22_adj_1168 ), 
    .F1(\pg.n7_adj_1161 ));
  pg_SLICE_1907 \pg.SLICE_1907 ( .D1(\pg.n1255_adj_3078[28] ), 
    .C1(\pg.n1193_adj_1052 ), .B1(\pg.n1223_adj_1050 ), 
    .D0(\pg.n341_adj_2707 ), .C0(\pg.n1159_adj_3077[28] ), .B0(\pg.n456 ), 
    .A0(\pg.n19876 ), .F0(\pg.n1193_adj_1052 ), .F1(\pg.n1289_adj_1054 ));
  pg_SLICE_1909 \pg.SLICE_1909 ( .D1(\pg.n3047_adj_798 ), 
    .C1(\pg.n3041_adj_1061 ), .B1(\pg.n3079_adj_3072[4] ), 
    .D0(\pg.n2983_adj_3080[4] ), .C0(\pg.n2951_adj_1085 ), 
    .B0(\pg.n365_adj_1137 ), .F0(\pg.n3041_adj_1061 ), .F1(\pg.n3137_adj_685 ));
  pg_SLICE_1911 \pg.SLICE_1911 ( .D1(\pg.n2183_adj_1047 ), 
    .C1(\pg.n2161_adj_130 ), .B1(\pg.n2215_adj_3051[20] ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2065_adj_220 ), 
    .B0(\pg.n2119_adj_3053[20] ), .F0(\pg.n2161_adj_130 ), 
    .F1(\pg.n2257_adj_999 ));
  pg_SLICE_1914 \pg.SLICE_1914 ( .D1(\pg.n357_adj_145 ), 
    .C1(\pg.n2183_adj_1047 ), .A1(\pg.n2215_adj_3051[12] ), 
    .D0(\pg.n21_adj_1132 ), .C0(\pg.n20_adj_1124 ), .A0(\pg.n19_adj_1129 ), 
    .F0(\pg.n2183_adj_1047 ), .F1(\pg.n2265_adj_1105 ));
  pg_SLICE_1916 \pg.SLICE_1916 ( .D1(\pg.n2983_adj_3080[8] ), 
    .C1(\pg.n2941_adj_1139 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2855_adj_1155 ), .C0(\pg.n2887_adj_3081[8] ), 
    .A0(\pg.n2845_adj_1530 ), .F0(\pg.n2941_adj_1139 ), 
    .F1(\pg.n3037_adj_1077 ));
  pg_SLICE_1918 \pg.SLICE_1918 ( .D1(\pg.n2087_adj_1100 ), 
    .C1(\pg.n2059_adj_179 ), .A1(\pg.n2119_adj_3053[26] ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n1963_adj_410 ), 
    .B0(\pg.n2023_adj_3062[26] ), .F0(\pg.n2059_adj_179 ), 
    .F1(\pg.n2155_adj_1079 ));
  pg_SLICE_1919 \pg.SLICE_1919 ( .D1(\pg.n2183_adj_1047 ), 
    .C1(\pg.n2160_adj_125 ), .B1(\pg.n2215_adj_3051[21] ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2064_adj_221 ), 
    .A0(\pg.n2119_adj_3053[21] ), .F0(\pg.n2160_adj_125 ), 
    .F1(\pg.n2256_adj_1003 ));
  pg_SLICE_1922 \pg.SLICE_1922 ( .D1(\pg.n2119_adj_3053[19] ), 
    .C1(\pg.n2066_adj_227 ), .A1(\pg.n2087_adj_1100 ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n1970_adj_667 ), 
    .B0(\pg.n2023_adj_3062[19] ), .F0(\pg.n2066_adj_227 ), 
    .F1(\pg.n2162_adj_129 ));
  pg_SLICE_1923 \pg.SLICE_1923 ( .D1(\pg.n3027_adj_796 ), 
    .C1(\pg.n3016_adj_855 ), .B1(\pg.n3025_adj_843 ), .A1(\pg.n3018_adj_882 ), 
    .D0(\pg.n2951_adj_1085 ), .C0(\pg.n2920_adj_1083 ), 
    .B0(\pg.n2983_adj_3080[29] ), .F0(\pg.n3016_adj_855 ), 
    .F1(\pg.n35_adj_1588 ));
  pg_SLICE_1925 \pg.SLICE_1925 ( .D1(\pg.n2951_adj_1085 ), 
    .C1(\pg.n2929_adj_1086 ), .B1(\pg.n2983_adj_3080[20] ), 
    .D0(\pg.n2887_adj_3081[20] ), .C0(\pg.n2833_adj_1156 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2929_adj_1086 ), 
    .F1(\pg.n3025_adj_843 ));
  pg_SLICE_1926 \pg.SLICE_1926 ( .D1(\pg.n33_adj_1569 ), 
    .C1(\pg.n36_adj_1558 ), .B1(\pg.n34_adj_1561 ), .A1(\pg.n35_adj_1563 ), 
    .D0(\pg.n20180 ), .C0(\pg.n22_adj_1554 ), .B0(\pg.n32_adj_1557 ), 
    .A0(\pg.n2924_adj_1108 ), .F0(\pg.n36_adj_1558 ), .F1(\pg.n2951_adj_1085 ));
  pg_SLICE_1928 \pg.SLICE_1928 ( .C1(\pg.n2068_adj_233 ), 
    .B1(\pg.n2119_adj_3053[17] ), .A1(\pg.n2087_adj_1100 ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n2023_adj_3062[17] ), 
    .B0(\pg.n1972_adj_874 ), .F0(\pg.n2068_adj_233 ), .F1(\pg.n2164 ));
  pg_SLICE_1929 \pg.SLICE_1929 ( .D1(\pg.n2215_adj_3051[13] ), 
    .C1(\pg.n2168_adj_141 ), .A1(\pg.n2183_adj_1047 ), 
    .D0(\pg.n2119_adj_3053[13] ), .C0(\pg.n2087_adj_1100 ), 
    .B0(\pg.n356_adj_268 ), .F0(\pg.n2168_adj_141 ), .F1(\pg.n2264_adj_1089 ));
  pg_SLICE_1933 \pg.SLICE_1933 ( .D1(\pg.n2983_adj_3080[27] ), 
    .C1(\pg.n2922_adj_1094 ), .A1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[27] ), .C0(\pg.n2826_adj_1191 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2922_adj_1094 ), 
    .F1(\pg.n3018_adj_882 ));
  pg_SLICE_1936 \pg.SLICE_1936 ( .D1(\pg.n2887_adj_3081[18] ), 
    .C1(\pg.n2835_adj_1193 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[18] ), .C0(\pg.n2739_adj_1239 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2835_adj_1193 ), 
    .F1(\pg.n2931_adj_1096 ));
  pg_SLICE_1937 \pg.SLICE_1937 ( .D1(\pg.n2983_adj_3080[28] ), 
    .C1(\pg.n2921_adj_1098 ), .A1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[28] ), .C0(\pg.n2825_adj_1180 ), 
    .A0(\pg.n2855_adj_1155 ), .F0(\pg.n2921_adj_1098 ), 
    .F1(\pg.n3017_adj_885 ));
  pg_SLICE_1938 \pg.SLICE_1938 ( .D1(\pg.n3019_adj_820 ), 
    .C1(\pg.n22_adj_1584 ), .B1(\pg.n3021_adj_827 ), .A1(\pg.n3017_adj_885 ), 
    .D0(\pg.n9_adj_1583 ), .C0(\pg.n10_adj_1581 ), .B0(\pg.n3022_adj_824 ), 
    .A0(\pg.n3035_adj_817 ), .F0(\pg.n22_adj_1584 ), .F1(\pg.n37_adj_1587 ));
  pg_SLICE_1939 \pg.SLICE_1939 ( .D1(\pg.n2087_adj_1100 ), 
    .C1(\pg.n2062_adj_204 ), .A1(\pg.n2119_adj_3053[23] ), 
    .D0(\pg.n1991_adj_1326 ), .C0(\pg.n1966_adj_575 ), 
    .B0(\pg.n2023_adj_3062[23] ), .F0(\pg.n2062_adj_204 ), 
    .F1(\pg.n2158_adj_1090 ));
  pg_SLICE_1942 \pg.SLICE_1942 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1964_adj_409 ), .B1(\pg.n2023_adj_3062[25] ), 
    .D0(\pg.n1927_adj_3085[25] ), .C0(\pg.n1868_adj_1437 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1964_adj_409 ), .F1(\pg.n2060_adj_198 ));
  pg_SLICE_1943 \pg.SLICE_1943 ( .D1(\pg.n2215_adj_3051[27] ), 
    .C1(\pg.n2154_adj_1101 ), .B1(\pg.n2183_adj_1047 ), 
    .D0(\pg.n2087_adj_1100 ), .C0(\pg.n2058_adj_180 ), 
    .A0(\pg.n2119_adj_3053[27] ), .F0(\pg.n2154_adj_1101 ), 
    .F1(\pg.n2250_adj_1038 ));
  pg_SLICE_1947 \pg.SLICE_1947 ( .D1(\pg.n2161_adj_130 ), 
    .C1(\pg.n2152_adj_1073 ), .B1(\pg.n2157_adj_1092 ), 
    .A1(\pg.n2159_adj_126 ), .D0(\pg.n2087_adj_1100 ), 
    .C0(\pg.n2119_adj_3053[29] ), .B0(\pg.n2056_adj_169 ), 
    .F0(\pg.n2152_adj_1073 ), .F1(\pg.n20_adj_1124 ));
  pg_SLICE_1950 \pg.SLICE_1950 ( .D1(\pg.n2887_adj_3081[26] ), 
    .C1(\pg.n2827_adj_1166 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[26] ), .C0(\pg.n2731_adj_1269 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2827_adj_1166 ), 
    .F1(\pg.n2923_adj_1106 ));
  pg_SLICE_1952 \pg.SLICE_1952 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1961_adj_379 ), .B1(\pg.n2023_adj_3062[28] ), 
    .D0(\pg.n1927_adj_3085[28] ), .C0(\pg.n1865_adj_1403 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1961_adj_379 ), .F1(\pg.n2057_adj_168 ));
  pg_SLICE_1953 \pg.SLICE_1953 ( .D1(\pg.n2983_adj_3080[25] ), 
    .C1(\pg.n2924_adj_1108 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[25] ), .C0(\pg.n2828_adj_1201 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2924_adj_1108 ), 
    .F1(\pg.n3020_adj_892 ));
  pg_SLICE_1954 \pg.SLICE_1954 ( .D0(\pg.n3015_adj_879 ), 
    .C0(\pg.n3020_adj_892 ), .B0(\pg.n3033_adj_858 ), .A0(\pg.n3029_adj_852 ), 
    .F0(\pg.n36_adj_1586 ));
  pg_SLICE_1956 \pg.SLICE_1956 ( .D0(\pg.n2154_adj_1101 ), 
    .C0(\pg.n2155_adj_1079 ), .B0(\pg.n2151_adj_1071 ), 
    .A0(\pg.n2153_adj_1075 ), .F0(\pg.n21_adj_1132 ));
  pg_SLICE_1957 \pg.SLICE_1957 ( .D1(\pg.n2983_adj_3080[12] ), 
    .C1(\pg.n2937_adj_1110 ), .B1(\pg.n2951_adj_1085 ), 
    .C0(\pg.n2841_adj_1195 ), .B0(\pg.n2855_adj_1155 ), 
    .A0(\pg.n2887_adj_3081[12] ), .F0(\pg.n2937_adj_1110 ), 
    .F1(\pg.n3033_adj_858 ));
  pg_SLICE_1959 \pg.SLICE_1959 ( .D1(\pg.n2983_adj_3080[16] ), 
    .C1(\pg.n2933_adj_1112 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[16] ), .C0(\pg.n2837_adj_1163 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2933_adj_1112 ), 
    .F1(\pg.n3029_adj_852 ));
  pg_SLICE_1963 \pg.SLICE_1963 ( .D1(\pg.n2919_adj_1114 ), 
    .C1(\pg.n2923_adj_1106 ), .B1(\pg.n2921_adj_1098 ), 
    .A1(\pg.n2922_adj_1094 ), .D0(\pg.n2951_adj_1085 ), 
    .C0(\pg.n2919_adj_1114 ), .A0(\pg.n2983_adj_3080[30] ), 
    .F0(\pg.n3015_adj_879 ), .F1(\pg.n35_adj_1563 ));
  pg_SLICE_1964 \pg.SLICE_1964 ( .D1(\pg.n2887_adj_3081[30] ), 
    .C1(\pg.n2823_adj_1188 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[30] ), .C0(\pg.n2727_adj_1241 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2823_adj_1188 ), 
    .F1(\pg.n2919_adj_1114 ));
  pg_SLICE_1967 \pg.SLICE_1967 ( .D1(\pg.n2983_adj_3080[19] ), 
    .C1(\pg.n2930_adj_1116 ), .A1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2855_adj_1155 ), .C0(\pg.n2834_adj_1153 ), 
    .B0(\pg.n2887_adj_3081[19] ), .F0(\pg.n2930_adj_1116 ), 
    .F1(\pg.n3026_adj_861 ));
  pg_SLICE_1970 \pg.SLICE_1970 ( .D1(\pg.n2887_adj_3081[15] ), 
    .C1(\pg.n2838_adj_1215 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[15] ), .C0(\pg.n2742_adj_1240 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2838_adj_1215 ), 
    .F1(\pg.n2934_adj_1119 ));
  pg_SLICE_1971 \pg.SLICE_1971 ( .D1(\pg.n2983_adj_3080[10] ), 
    .C1(\pg.n2939_adj_1121 ), .A1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[10] ), .C0(\pg.n2843_adj_1209 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2939_adj_1121 ), 
    .F1(\pg.n3035_adj_817 ));
  pg_SLICE_1973 \pg.SLICE_1973 ( .D1(\pg.n2158_adj_1090 ), .C1(\pg.n20200 ), 
    .B1(\pg.n2156_adj_1045 ), .A1(\pg.n2160_adj_125 ), .D0(\pg.n2167_adj_142 ), 
    .C0(\pg.n10_adj_1123 ), .B0(\pg.n2163 ), .A0(\pg.n2162_adj_129 ), 
    .F0(\pg.n20200 ), .F1(\pg.n19_adj_1129 ));
  pg_SLICE_1976 \pg.SLICE_1976 ( .D1(\pg.n2887_adj_3081[5] ), 
    .C1(\pg.n2855_adj_1155 ), .A1(\pg.n364_adj_1230 ), .D0(\pg.n31_adj_1541 ), 
    .C0(\pg.n34_adj_1534 ), .B0(\pg.n32_adj_1535 ), .A0(\pg.n33_adj_1536 ), 
    .F0(\pg.n2855_adj_1155 ), .F1(\pg.n2944_adj_1135 ));
  pg_SLICE_1978 \pg.SLICE_1978 ( .D1(\pg.n3031_adj_840 ), 
    .C1(\pg.n3032_adj_867 ), .B1(\pg.n3028_adj_806 ), .A1(\pg.n3034_adj_800 ), 
    .D0(\pg.n2951_adj_1085 ), .C0(\pg.n2936_adj_1147 ), 
    .A0(\pg.n2983_adj_3080[13] ), .F0(\pg.n3032_adj_867 ), 
    .F1(\pg.n34_adj_1579 ));
  pg_SLICE_1980 \pg.SLICE_1980 ( .D1(\pg.n2887_adj_3081[13] ), 
    .C1(\pg.n2840_adj_1219 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[13] ), .C0(\pg.n2744_adj_1259 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2840_adj_1219 ), 
    .F1(\pg.n2936_adj_1147 ));
  pg_SLICE_1981 \pg.SLICE_1981 ( .D1(\pg.n2983_adj_3080[11] ), 
    .C1(\pg.n2938_adj_1151 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[11] ), .C0(\pg.n2842_adj_1211 ), 
    .A0(\pg.n2855_adj_1155 ), .F0(\pg.n2938_adj_1151 ), 
    .F1(\pg.n3034_adj_800 ));
  pg_SLICE_1984 \pg.SLICE_1984 ( .D0(\pg.n2929_adj_1086 ), 
    .C0(\pg.n2933_adj_1112 ), .B0(\pg.n2930_adj_1116 ), 
    .A0(\pg.n2927_adj_1568 ), .F0(\pg.n33_adj_1569 ));
  pg_SLICE_1988 \pg.SLICE_1988 ( .D1(\pg.n2279_adj_998 ), 
    .C1(\pg.n2261_adj_1160 ), .B1(\pg.n2311_adj_3076[16] ), 
    .D0(\pg.n2183_adj_1047 ), .C0(\pg.n2165 ), .B0(\pg.n2215_adj_3051[16] ), 
    .F0(\pg.n2261_adj_1160 ), .F1(\pg.n2357_adj_947 ));
  pg_SLICE_1994 \pg.SLICE_1994 ( .D0(\pg.n2935_adj_1149 ), 
    .C0(\pg.n2937_adj_1110 ), .B0(\pg.n2931_adj_1096 ), 
    .A0(\pg.n2920_adj_1083 ), .F0(\pg.n34_adj_1561 ));
  pg_SLICE_1995 \pg.SLICE_1995 ( .D1(\pg.n2887_adj_3081[29] ), 
    .C1(\pg.n2824_adj_1199 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[29] ), .C0(\pg.n2728_adj_1245 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2824_adj_1199 ), 
    .F1(\pg.n2920_adj_1083 ));
  pg_SLICE_2000 \pg.SLICE_2000 ( .D0(\pg.n2938_adj_1151 ), 
    .C0(\pg.n10_adj_1553 ), .B0(\pg.n2943_adj_1143 ), .A0(\pg.n2939_adj_1121 ), 
    .F0(\pg.n20180 ));
  pg_SLICE_2002 \pg.SLICE_2002 ( .D1(\pg.n2791_adj_3082[6] ), 
    .C1(\pg.n2759_adj_1237 ), .B1(\pg.n363_adj_1519 ), .D0(\pg.n31_adj_1527 ), 
    .C0(\pg.n32_adj_1524 ), .B0(\pg.n30_adj_1526 ), .A0(\pg.n29_adj_1528 ), 
    .F0(\pg.n2759_adj_1237 ), .F1(\pg.n2847_adj_1213 ));
  pg_SLICE_2003 \pg.SLICE_2003 ( .D1(\pg.n2887_adj_3081[24] ), 
    .C1(\pg.n2829_adj_1217 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[24] ), .C0(\pg.n2733_adj_1257 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2829_adj_1217 ), 
    .F1(\pg.n2925_adj_1103 ));
  pg_SLICE_2004 \pg.SLICE_2004 ( .D1(\pg.n2455 ), .C1(\pg.n2459 ), 
    .B1(\pg.n360 ), .D0(\pg.n2936_adj_1147 ), .C0(\pg.n2926_adj_1130 ), 
    .B0(\pg.n2925_adj_1103 ), .A0(\pg.n2934_adj_1119 ), .F0(\pg.n32_adj_1557 ), 
    .F1(\pg.n7_adj_1453 ));
  pg_SLICE_2005 \pg.SLICE_2005 ( .D1(\pg.n2855_adj_1155 ), 
    .C1(\pg.n2830_adj_1222 ), .B1(\pg.n2887_adj_3081[23] ), 
    .D0(\pg.n2791_adj_3082[23] ), .C0(\pg.n2734_adj_1271 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2830_adj_1222 ), 
    .F1(\pg.n2926_adj_1130 ));
  pg_SLICE_2007 \pg.SLICE_2007 ( .D1(\pg.n2855_adj_1155 ), 
    .C1(\pg.n2832_adj_1224 ), .A1(\pg.n2887_adj_3081[21] ), 
    .D0(\pg.n2759_adj_1237 ), .C0(\pg.n2736_adj_1235 ), 
    .A0(\pg.n2791_adj_3082[21] ), .F0(\pg.n2832_adj_1224 ), 
    .F1(\pg.n2928_adj_1226 ));
  pg_SLICE_2009 \pg.SLICE_2009 ( .D1(\pg.n2887_adj_3081[9] ), 
    .C1(\pg.n2844_adj_1232 ), .B1(\pg.n2855_adj_1155 ), 
    .D0(\pg.n2791_adj_3082[9] ), .C0(\pg.n2748_adj_1516 ), 
    .B0(\pg.n2759_adj_1237 ), .F0(\pg.n2844_adj_1232 ), 
    .F1(\pg.n2940_adj_1234 ));
  pg_SLICE_2011 \pg.SLICE_2011 ( .D1(\pg.n2791_adj_3082[17] ), 
    .C1(\pg.n2740_adj_1238 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2663_adj_1285 ), .C0(\pg.n2644_adj_1288 ), 
    .A0(\pg.n2695_adj_3083[17] ), .F0(\pg.n2740_adj_1238 ), 
    .F1(\pg.n2836_adj_1228 ));
  pg_SLICE_2012 \pg.SLICE_2012 ( .D1(\pg.n2734_adj_1271 ), 
    .C1(\pg.n2733_adj_1257 ), .B1(\pg.n2731_adj_1269 ), 
    .A1(\pg.n2737_adj_1243 ), .D0(\pg.n2832_adj_1224 ), 
    .C0(\pg.n2836_adj_1228 ), .B0(\pg.n2838_adj_1215 ), 
    .A0(\pg.n2835_adj_1193 ), .F0(\pg.n31_adj_1541 ), .F1(\pg.n30_adj_1526 ));
  pg_SLICE_2016 \pg.SLICE_2016 ( .D1(\pg.n2695_adj_3083[15] ), 
    .C1(\pg.n2646_adj_1302 ), .B1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2599_adj_3084[15] ), .C0(\pg.n2550_adj_1401 ), 
    .B0(\pg.n2567_adj_1346 ), .F0(\pg.n2646_adj_1302 ), 
    .F1(\pg.n2742_adj_1240 ));
  pg_SLICE_2018 \pg.SLICE_2018 ( .D0(\pg.n2824_adj_1199 ), 
    .C0(\pg.n2837_adj_1163 ), .B0(\pg.n2823_adj_1188 ), 
    .A0(\pg.n2833_adj_1156 ), .F0(\pg.n33_adj_1536 ));
  pg_SLICE_2019 \pg.SLICE_2019 ( .D1(\pg.n2791_adj_3082[20] ), 
    .C1(\pg.n2737_adj_1243 ), .A1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[20] ), .C0(\pg.n2641_adj_1314 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2737_adj_1243 ), 
    .F1(\pg.n2833_adj_1156 ));
  pg_SLICE_2021 \pg.SLICE_2021 ( .D1(\pg.n2791_adj_3082[16] ), 
    .C1(\pg.n2741_adj_1250 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[16] ), .C0(\pg.n2645_adj_1294 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2741_adj_1250 ), 
    .F1(\pg.n2837_adj_1163 ));
  pg_SLICE_2023 \pg.SLICE_2023 ( .D1(\pg.n2791_adj_3082[14] ), 
    .C1(\pg.n2743_adj_1255 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[14] ), .C0(\pg.n2647_adj_1322 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2743_adj_1255 ), 
    .F1(\pg.n2839_adj_1197 ));
  pg_SLICE_2024 \pg.SLICE_2024 ( .D1(\pg.n2828_adj_1201 ), 
    .C1(\pg.n2830_adj_1222 ), .B1(\pg.n2827_adj_1166 ), 
    .A1(\pg.n2834_adj_1153 ), .D0(\pg.n2839_adj_1197 ), 
    .C0(\pg.n2840_adj_1219 ), .B0(\pg.n2829_adj_1217 ), 
    .A0(\pg.n2831_adj_1262 ), .F0(\pg.n32_adj_1535 ), .F1(\pg.n30_adj_1533 ));
  pg_SLICE_2026 \pg.SLICE_2026 ( .C1(\pg.n2637_adj_1312 ), 
    .B1(\pg.n2663_adj_1285 ), .A1(\pg.n2695_adj_3083[24] ), 
    .D0(\pg.n2599_adj_3084[24] ), .C0(\pg.n2541_adj_1380 ), 
    .A0(\pg.n2567_adj_1346 ), .F0(\pg.n2637_adj_1312 ), 
    .F1(\pg.n2733_adj_1257 ));
  pg_SLICE_2028 \pg.SLICE_2028 ( .D1(\pg.n2695_adj_3083[13] ), 
    .C1(\pg.n2648_adj_1335 ), .B1(\pg.n2663_adj_1285 ), 
    .C0(\pg.n2552_adj_1407 ), .B0(\pg.n2567_adj_1346 ), 
    .A0(\pg.n2599_adj_3084[13] ), .F0(\pg.n2648_adj_1335 ), 
    .F1(\pg.n2744_adj_1259 ));
  pg_SLICE_2029 \pg.SLICE_2029 ( .D1(\pg.n2791_adj_3082[22] ), 
    .C1(\pg.n2735_adj_1260 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[22] ), .C0(\pg.n2639_adj_1292 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2735_adj_1260 ), 
    .F1(\pg.n2831_adj_1262 ));
  pg_SLICE_2030 \pg.SLICE_2030 ( .D1(\pg.n2983_adj_3080[22] ), 
    .C1(\pg.n2927_adj_1568 ), .B1(\pg.n2951_adj_1085 ), 
    .D0(\pg.n2887_adj_3081[22] ), .C0(\pg.n2831_adj_1262 ), 
    .B0(\pg.n2855_adj_1155 ), .F0(\pg.n2927_adj_1568 ), 
    .F1(\pg.n3023_adj_864 ));
  pg_SLICE_2031 \pg.SLICE_2031 ( .D1(\pg.n2791_adj_3082[27] ), 
    .C1(\pg.n2730_adj_1265 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[27] ), .C0(\pg.n2634_adj_1290 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2730_adj_1265 ), 
    .F1(\pg.n2826_adj_1191 ));
  pg_SLICE_2032 \pg.SLICE_2032 ( .D1(\pg.n30_adj_1533 ), .C1(\pg.n20174 ), 
    .B1(\pg.n2826_adj_1191 ), .A1(\pg.n2825_adj_1180 ), 
    .D0(\pg.n2846_adj_1282 ), .C0(\pg.n10_adj_1532 ), .B0(\pg.n2842_adj_1211 ), 
    .A0(\pg.n2841_adj_1195 ), .F0(\pg.n20174 ), .F1(\pg.n34_adj_1534 ));
  pg_SLICE_2033 \pg.SLICE_2033 ( .D1(\pg.n2791_adj_3082[28] ), 
    .C1(\pg.n2729_adj_1267 ), .A1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[28] ), .C0(\pg.n2633_adj_1286 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2729_adj_1267 ), 
    .F1(\pg.n2825_adj_1180 ));
  pg_SLICE_2037 \pg.SLICE_2037 ( .D1(\pg.n2791_adj_3082[25] ), 
    .C1(\pg.n2732_adj_1275 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2663_adj_1285 ), .C0(\pg.n2636_adj_1324 ), 
    .A0(\pg.n2695_adj_3083[25] ), .F0(\pg.n2732_adj_1275 ), 
    .F1(\pg.n2828_adj_1201 ));
  pg_SLICE_2039 \pg.SLICE_2039 ( .D1(\pg.n2791_adj_3082[19] ), 
    .C1(\pg.n2738_adj_1277 ), .A1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2663_adj_1285 ), .C0(\pg.n2642_adj_1283 ), 
    .B0(\pg.n2695_adj_3083[19] ), .F0(\pg.n2738_adj_1277 ), 
    .F1(\pg.n2834_adj_1153 ));
  pg_SLICE_2041 \pg.SLICE_2041 ( .D1(\pg.n2791_adj_3082[11] ), 
    .C1(\pg.n2746_adj_1279 ), .A1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[11] ), .C0(\pg.n2650_adj_1342 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2746_adj_1279 ), 
    .F1(\pg.n2842_adj_1211 ));
  pg_SLICE_2043 \pg.SLICE_2043 ( .D1(\pg.n2791_adj_3082[12] ), 
    .C1(\pg.n2745_adj_1280 ), .A1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[12] ), .C0(\pg.n2649_adj_1331 ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2745_adj_1280 ), 
    .F1(\pg.n2841_adj_1195 ));
  pg_SLICE_2045 \pg.SLICE_2045 ( .D1(\pg.n2791_adj_3082[7] ), 
    .C1(\pg.n2750_adj_1281 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2695_adj_3083[7] ), .C0(\pg.n2663_adj_1285 ), 
    .B0(\pg.n362_adj_1340 ), .F0(\pg.n2750_adj_1281 ), 
    .F1(\pg.n2846_adj_1282 ));
  pg_SLICE_2048 \pg.SLICE_2048 ( .D0(\pg.n2738_adj_1277 ), 
    .C0(\pg.n2729_adj_1267 ), .B0(\pg.n2730_adj_1265 ), 
    .A0(\pg.n2740_adj_1238 ), .F0(\pg.n29_adj_1528 ));
  pg_SLICE_2050 \pg.SLICE_2050 ( .D1(\pg.n27_adj_1508 ), 
    .C1(\pg.n30_adj_1479 ), .B1(\pg.n28_adj_1482 ), .A1(\pg.n29_adj_1507 ), 
    .D0(\pg.n2641_adj_1314 ), .C0(\pg.n18_adj_1478 ), .B0(\pg.n2645_adj_1294 ), 
    .A0(\pg.n2637_adj_1312 ), .F0(\pg.n30_adj_1479 ), .F1(\pg.n2663_adj_1285 ));
  pg_SLICE_2052 \pg.SLICE_2052 ( .D1(\pg.n2549_adj_1382 ), 
    .C1(\pg.n2541_adj_1380 ), .B1(\pg.n2542_adj_1355 ), 
    .A1(\pg.n2544_adj_1369 ), .D0(\pg.n2735_adj_1260 ), 
    .C0(\pg.n2742_adj_1240 ), .B0(\pg.n2741_adj_1250 ), 
    .A0(\pg.n2739_adj_1239 ), .F0(\pg.n31_adj_1527 ), .F1(\pg.n26_adj_1468 ));
  pg_SLICE_2053 \pg.SLICE_2053 ( .D1(\pg.n2695_adj_3083[18] ), 
    .C1(\pg.n2643_adj_1300 ), .B1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2567_adj_1346 ), .C0(\pg.n2547_adj_1359 ), 
    .A0(\pg.n2599_adj_3084[18] ), .F0(\pg.n2643_adj_1300 ), 
    .F1(\pg.n2739_adj_1239 ));
  pg_SLICE_2055 \pg.SLICE_2055 ( .D1(\pg.n2695_adj_3083[26] ), 
    .C1(\pg.n2635_adj_1304 ), .B1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2599_adj_3084[26] ), .C0(\pg.n2539_adj_1365 ), 
    .B0(\pg.n2567_adj_1346 ), .F0(\pg.n2635_adj_1304 ), 
    .F1(\pg.n2731_adj_1269 ));
  pg_SLICE_2057 \pg.SLICE_2057 ( .D1(\pg.n2695_adj_3083[23] ), 
    .C1(\pg.n2638_adj_1310 ), .A1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2567_adj_1346 ), .C0(\pg.n2542_adj_1355 ), 
    .B0(\pg.n2599_adj_3084[23] ), .F0(\pg.n2638_adj_1310 ), 
    .F1(\pg.n2734_adj_1271 ));
  pg_SLICE_2059 \pg.SLICE_2059 ( .C1(\pg.n2631_adj_1316 ), 
    .B1(\pg.n2663_adj_1285 ), .A1(\pg.n2695_adj_3083[30] ), 
    .D0(\pg.n2567_adj_1346 ), .C0(\pg.n2535_adj_1344 ), 
    .B0(\pg.n2599_adj_3084[30] ), .F0(\pg.n2631_adj_1316 ), 
    .F1(\pg.n2727_adj_1241 ));
  pg_SLICE_2060 \pg.SLICE_2060 ( .D1(\pg.n2743_adj_1255 ), 
    .C1(\pg.n28_adj_1523 ), .B1(\pg.n2727_adj_1241 ), .D0(\pg.n2732_adj_1275 ), 
    .C0(\pg.n20168 ), .B0(\pg.n2728_adj_1245 ), .A0(\pg.n2736_adj_1235 ), 
    .F0(\pg.n28_adj_1523 ), .F1(\pg.n32_adj_1524 ));
  pg_SLICE_2062 \pg.SLICE_2062 ( .D1(\pg.n2567_adj_1346 ), 
    .C1(\pg.n2551_adj_1399 ), .A1(\pg.n2599_adj_3084[14] ), 
    .D0(\pg.n2471_adj_1414 ), .C0(\pg.n2455 ), .B0(\pg.n2503[14] ), 
    .F0(\pg.n2551_adj_1399 ), .F1(\pg.n2647_adj_1322 ));
  pg_SLICE_2063 \pg.SLICE_2063 ( .D1(\pg.n2023_adj_3062[24] ), 
    .C1(\pg.n1965_adj_576 ), .B1(\pg.n1991_adj_1326 ), 
    .D0(\pg.n1927_adj_3085[24] ), .C0(\pg.n1869_adj_1397 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1965_adj_576 ), .F1(\pg.n2061_adj_197 ));
  pg_SLICE_2065 \pg.SLICE_2065 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1962_adj_378 ), .A1(\pg.n2023_adj_3062[27] ), 
    .D0(\pg.n1927_adj_3085[27] ), .C0(\pg.n1866_adj_1405 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1962_adj_378 ), .F1(\pg.n2058_adj_180 ));
  pg_SLICE_2066 \pg.SLICE_2066 ( .D1(\pg.n18_adj_1626 ), .C1(\pg.n20198 ), 
    .B1(\pg.n2057_adj_168 ), .A1(\pg.n2058_adj_180 ), .D0(\pg.n2070_adj_261 ), 
    .C0(\pg.n10_adj_1625 ), .B0(\pg.n2066_adj_227 ), .A0(\pg.n2065_adj_220 ), 
    .F0(\pg.n20198 ), .F1(\pg.n20_adj_1628 ));
  pg_SLICE_2067 \pg.SLICE_2067 ( .D1(\pg.n2695_adj_3083[29] ), 
    .C1(\pg.n2632_adj_1327 ), .B1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2599_adj_3084[29] ), .C0(\pg.n2536_adj_1349 ), 
    .B0(\pg.n2567_adj_1346 ), .F0(\pg.n2632_adj_1327 ), 
    .F1(\pg.n2728_adj_1245 ));
  pg_SLICE_2069 \pg.SLICE_2069 ( .D1(\pg.n2695_adj_3083[21] ), 
    .C1(\pg.n2640_adj_1329 ), .A1(\pg.n2663_adj_1285 ), 
    .D0(\pg.n2567_adj_1346 ), .C0(\pg.n2544_adj_1369 ), 
    .A0(\pg.n2599_adj_3084[21] ), .F0(\pg.n2640_adj_1329 ), 
    .F1(\pg.n2736_adj_1235 ));
  pg_SLICE_2072 \pg.SLICE_2072 ( .D1(\pg.n2749_adj_1339 ), 
    .C1(\pg.n10_adj_1520 ), .B1(\pg.n2745_adj_1280 ), .A1(\pg.n2744_adj_1259 ), 
    .D0(\pg.n363_adj_1519 ), .C0(\pg.n8_adj_1518 ), .B0(\pg.n2750_adj_1281 ), 
    .A0(\pg.n2746_adj_1279 ), .F0(\pg.n10_adj_1520 ), .F1(\pg.n20168 ));
  pg_SLICE_2076 \pg.SLICE_2076 ( .D0(\pg.n2632_adj_1327 ), 
    .C0(\pg.n2631_adj_1316 ), .B0(\pg.n2634_adj_1290 ), 
    .A0(\pg.n2638_adj_1310 ), .F0(\pg.n27_adj_1508 ));
  pg_SLICE_2077 \pg.SLICE_2077 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1968_adj_611 ), .A1(\pg.n2023_adj_3062[21] ), 
    .D0(\pg.n1927_adj_3085[21] ), .C0(\pg.n1872_adj_1592 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1968_adj_611 ), .F1(\pg.n2064_adj_221 ));
  pg_SLICE_2078 \pg.SLICE_2078 ( .D0(\pg.n2064_adj_221 ), 
    .C0(\pg.n2062_adj_204 ), .B0(\pg.n2060_adj_198 ), .A0(\pg.n2059_adj_179 ), 
    .F0(\pg.n18_adj_1626 ));
  pg_SLICE_2079 \pg.SLICE_2079 ( .D1(\pg.n2599_adj_3084[27] ), 
    .C1(\pg.n2538_adj_1347 ), .A1(\pg.n2567_adj_1346 ), .D0(\pg.n2503[27] ), 
    .C0(\pg.n2442_adj_1421 ), .B0(\pg.n2471_adj_1414 ), 
    .F0(\pg.n2538_adj_1347 ), .F1(\pg.n2634_adj_1290 ));
  pg_SLICE_2080 \pg.SLICE_2080 ( .D1(\pg.n2599_adj_3084[8] ), 
    .C1(\pg.n2567_adj_1346 ), .B1(\pg.n361_adj_1465 ), .D0(\pg.n25_adj_1470 ), 
    .C0(\pg.n28_adj_1467 ), .B0(\pg.n26_adj_1468 ), .A0(\pg.n27_adj_1469 ), 
    .F0(\pg.n2567_adj_1346 ), .F1(\pg.n2653_adj_1337 ));
  pg_SLICE_2082 \pg.SLICE_2082 ( .D1(\pg.n2471_adj_1414 ), 
    .C1(\pg.n2440_adj_1412 ), .B1(\pg.n2503[29] ), .D0(\pg.n2375_adj_1447 ), 
    .C0(\pg.n2344 ), .B0(\pg.n2407[29] ), .F0(\pg.n2440_adj_1412 ), 
    .F1(\pg.n2536_adj_1349 ));
  pg_SLICE_2083 \pg.SLICE_2083 ( .D1(\pg.n2599_adj_3084[28] ), 
    .C1(\pg.n2537_adj_1361 ), .B1(\pg.n2567_adj_1346 ), .D0(\pg.n2503[28] ), 
    .C0(\pg.n2441_adj_1417 ), .B0(\pg.n2471_adj_1414 ), 
    .F0(\pg.n2537_adj_1361 ), .F1(\pg.n2633_adj_1286 ));
  pg_SLICE_2084 \pg.SLICE_2084 ( .D1(\pg.n2640_adj_1329 ), 
    .C1(\pg.n2636_adj_1324 ), .B1(\pg.n2639_adj_1292 ), 
    .A1(\pg.n2642_adj_1283 ), .D0(\pg.n2635_adj_1304 ), 
    .C0(\pg.n2643_adj_1300 ), .B0(\pg.n2644_adj_1288 ), 
    .A0(\pg.n2633_adj_1286 ), .F0(\pg.n29_adj_1507 ), .F1(\pg.n28_adj_1482 ));
  pg_SLICE_2085 \pg.SLICE_2085 ( .D1(\pg.n2599_adj_3084[17] ), 
    .C1(\pg.n2548_adj_1363 ), .A1(\pg.n2567_adj_1346 ), .C0(\pg.n2452 ), 
    .B0(\pg.n2503[17] ), .A0(\pg.n2471_adj_1414 ), .F0(\pg.n2548_adj_1363 ), 
    .F1(\pg.n2644_adj_1288 ));
  pg_SLICE_2088 \pg.SLICE_2088 ( .D1(\pg.n2503[26] ), .C1(\pg.n2443_adj_1431 ), 
    .B1(\pg.n2471_adj_1414 ), .D0(\pg.n2375_adj_1447 ), .C0(\pg.n2347 ), 
    .B0(\pg.n2407[26] ), .F0(\pg.n2443_adj_1431 ), .F1(\pg.n2539_adj_1365 ));
  pg_SLICE_2089 \pg.SLICE_2089 ( .D1(\pg.n2599_adj_3084[25] ), 
    .C1(\pg.n2540_adj_1367 ), .B1(\pg.n2567_adj_1346 ), 
    .C0(\pg.n2444_adj_1415 ), .B0(\pg.n2471_adj_1414 ), .A0(\pg.n2503[25] ), 
    .F0(\pg.n2540_adj_1367 ), .F1(\pg.n2636_adj_1324 ));
  pg_SLICE_2091 \pg.SLICE_2091 ( .D1(\pg.n2599_adj_3084[22] ), 
    .C1(\pg.n2543_adj_1371 ), .B1(\pg.n2567_adj_1346 ), .D0(\pg.n2503[22] ), 
    .C0(\pg.n2447_adj_1429 ), .B0(\pg.n2471_adj_1414 ), 
    .F0(\pg.n2543_adj_1371 ), .F1(\pg.n2639_adj_1292 ));
  pg_SLICE_2093 \pg.SLICE_2093 ( .D1(\pg.n2599_adj_3084[19] ), 
    .C1(\pg.n2546_adj_1373 ), .B1(\pg.n2567_adj_1346 ), 
    .D0(\pg.n2471_adj_1414 ), .C0(\pg.n2450 ), .A0(\pg.n2503[19] ), 
    .F0(\pg.n2546_adj_1373 ), .F1(\pg.n2642_adj_1283 ));
  pg_SLICE_2095 \pg.SLICE_2095 ( .D1(\pg.n1927_adj_3085[30] ), 
    .C1(\pg.n1863_adj_1377 ), .A1(\pg.n1895_adj_1379 ), 
    .D0(\pg.n1831_adj_3087[30] ), .C0(\pg.n1767_adj_1449 ), 
    .B0(\pg.n1799_adj_1444 ), .F0(\pg.n1863_adj_1377 ), 
    .F1(\pg.n1959_adj_368 ));
  pg_SLICE_2099 \pg.SLICE_2099 ( .D1(\pg.n2599_adj_3084[16] ), 
    .C1(\pg.n2549_adj_1382 ), .B1(\pg.n2567_adj_1346 ), 
    .D0(\pg.n2471_adj_1414 ), .C0(\pg.n2453 ), .A0(\pg.n2503[16] ), 
    .F0(\pg.n2549_adj_1382 ), .F1(\pg.n2645_adj_1294 ));
  pg_SLICE_2101 \pg.SLICE_2101 ( .D1(\pg.n2599_adj_3084[20] ), 
    .C1(\pg.n2545_adj_1384 ), .B1(\pg.n2567_adj_1346 ), .D0(\pg.n2503[20] ), 
    .C0(\pg.n2449_adj_1433 ), .B0(\pg.n2471_adj_1414 ), 
    .F0(\pg.n2545_adj_1384 ), .F1(\pg.n2641_adj_1314 ));
  pg_SLICE_2103 \pg.SLICE_2103 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1967_adj_612 ), .A1(\pg.n2023_adj_3062[22] ), 
    .D0(\pg.n1927_adj_3085[22] ), .C0(\pg.n1871_adj_1391 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1967_adj_612 ), .F1(\pg.n2063_adj_203 ));
  pg_SLICE_2105 \pg.SLICE_2105 ( .D1(\pg.n1927_adj_3085[23] ), 
    .C1(\pg.n1870_adj_1395 ), .A1(\pg.n1895_adj_1379 ), 
    .D0(\pg.n1831_adj_3087[23] ), .C0(\pg.n1774_adj_1462 ), 
    .B0(\pg.n1799_adj_1444 ), .F0(\pg.n1870_adj_1395 ), 
    .F1(\pg.n1966_adj_575 ));
  pg_SLICE_2106 \pg.SLICE_2106 ( .D1(\pg.n1770_adj_1450 ), 
    .C1(\pg.n1767_adj_1449 ), .B1(\pg.n1771_adj_1445 ), 
    .A1(\pg.n1769_adj_1443 ), .D0(\pg.n1965_adj_576 ), .C0(\pg.n1966_adj_575 ), 
    .B0(\pg.n1963_adj_410 ), .A0(\pg.n1961_adj_379 ), .F0(\pg.n17_adj_1617 ), 
    .F1(\pg.n14_adj_1572 ));
  pg_SLICE_2108 \pg.SLICE_2108 ( .D1(\pg.n9_adj_1477 ), .C1(\pg.n10_adj_1476 ), 
    .B1(\pg.n2647_adj_1322 ), .A1(\pg.n2646_adj_1302 ), 
    .D0(\pg.n362_adj_1340 ), .C0(\pg.n8_adj_1475 ), .B0(\pg.n2649_adj_1331 ), 
    .A0(\pg.n2653_adj_1337 ), .F0(\pg.n10_adj_1476 ), .F1(\pg.n18_adj_1478 ));
  pg_SLICE_2112 \pg.SLICE_2112 ( .D1(\pg.n1964_adj_409 ), .C1(\pg.n20196 ), 
    .B1(\pg.n1962_adj_378 ), .A1(\pg.n1960_adj_367 ), .D0(\pg.n1973_adj_1333 ), 
    .C0(\pg.n10_adj_1600 ), .B0(\pg.n1969_adj_668 ), .A0(\pg.n1968_adj_611 ), 
    .F0(\pg.n20196 ), .F1(\pg.n16_adj_1601 ));
  pg_SLICE_2114 \pg.SLICE_2114 ( .D1(\pg.n2471_adj_1414 ), .C1(\pg.n2456 ), 
    .A1(\pg.n2503[13] ), .D0(\pg.n2407[13] ), .C0(\pg.n2375_adj_1447 ), 
    .B0(\pg.n2360 ), .F0(\pg.n2456 ), .F1(\pg.n2552_adj_1407 ));
  pg_SLICE_2116 \pg.SLICE_2116 ( .D1(\pg.n2540_adj_1367 ), .C1(\pg.n20158 ), 
    .B1(\pg.n2548_adj_1363 ), .A1(\pg.n2536_adj_1349 ), 
    .D0(\pg.n2551_adj_1399 ), .C0(\pg.n10_adj_1466 ), .B0(\pg.n2550_adj_1401 ), 
    .A0(\pg.n2555_adj_1439 ), .F0(\pg.n20158 ), .F1(\pg.n25_adj_1470 ));
  pg_SLICE_2118 \pg.SLICE_2118 ( .D1(\pg.n2443_adj_1431 ), 
    .C1(\pg.n2439_adj_1419 ), .B1(\pg.n2444_adj_1415 ), 
    .A1(\pg.n2440_adj_1412 ), .D0(\pg.n2546_adj_1373 ), 
    .C0(\pg.n2537_adj_1361 ), .B0(\pg.n2538_adj_1347 ), 
    .A0(\pg.n2535_adj_1344 ), .F0(\pg.n27_adj_1469 ), .F1(\pg.n25_adj_1456 ));
  pg_SLICE_2120 \pg.SLICE_2120 ( .D1(\pg.n23_adj_1459 ), 
    .C1(\pg.n26_adj_1454 ), .B1(\pg.n25_adj_1456 ), .A1(\pg.n24_adj_1455 ), 
    .D0(\pg.n2447_adj_1429 ), .C0(\pg.n2441_adj_1417 ), 
    .B0(\pg.n2445_adj_1423 ), .A0(\pg.n2448_adj_1425 ), .F0(\pg.n26_adj_1454 ), 
    .F1(\pg.n2471_adj_1414 ));
  pg_SLICE_2123 \pg.SLICE_2123 ( .D1(\pg.n2503[24] ), .C1(\pg.n2445_adj_1423 ), 
    .B1(\pg.n2471_adj_1414 ), .D0(\pg.n2375_adj_1447 ), .C0(\pg.n2349 ), 
    .B0(\pg.n2407[24] ), .F0(\pg.n2445_adj_1423 ), .F1(\pg.n2541_adj_1380 ));
  pg_SLICE_2125 \pg.SLICE_2125 ( .D1(\pg.n2503[21] ), .C1(\pg.n2448_adj_1425 ), 
    .B1(\pg.n2471_adj_1414 ), .D0(\pg.n2375_adj_1447 ), .C0(\pg.n2352 ), 
    .A0(\pg.n2407[21] ), .F0(\pg.n2448_adj_1425 ), .F1(\pg.n2544_adj_1369 ));
  pg_SLICE_2127 \pg.SLICE_2127 ( .D1(\pg.n2503[23] ), .C1(\pg.n2446_adj_1427 ), 
    .B1(\pg.n2471_adj_1414 ), .D0(\pg.n2407[23] ), .C0(\pg.n2350 ), 
    .B0(\pg.n2375_adj_1447 ), .F0(\pg.n2446_adj_1427 ), 
    .F1(\pg.n2542_adj_1355 ));
  pg_SLICE_2129 \pg.SLICE_2129 ( .D1(\pg.n2545_adj_1384 ), 
    .C1(\pg.n2547_adj_1359 ), .B1(\pg.n2543_adj_1371 ), 
    .A1(\pg.n2539_adj_1365 ), .D0(\pg.n2503[18] ), .C0(\pg.n2451 ), 
    .A0(\pg.n2471_adj_1414 ), .F0(\pg.n2547_adj_1359 ), .F1(\pg.n28_adj_1467 ));
  pg_SLICE_2130 \pg.SLICE_2130 ( .D1(\pg.n2407[18] ), .C1(\pg.n2355 ), 
    .A1(\pg.n2375_adj_1447 ), .D0(\pg.n2311[18] ), .C0(\pg.n2259 ), 
    .A0(\pg.n2279_adj_1807 ), .F0(\pg.n2355 ), .F1(\pg.n2451 ));
  pg_SLICE_2132 \pg.SLICE_2132 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2359 ), 
    .B1(\pg.n2407[14] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2263 ), 
    .A0(\pg.n2311[14] ), .F0(\pg.n2359 ), .F1(\pg.n2455 ));
  pg_SLICE_2135 \pg.SLICE_2135 ( .D1(\pg.n2471_adj_1414 ), .C1(\pg.n2454 ), 
    .B1(\pg.n2503[15] ), .C0(\pg.n2358 ), .B0(\pg.n2407[15] ), 
    .A0(\pg.n2375_adj_1447 ), .F0(\pg.n2454 ), .F1(\pg.n2550_adj_1401 ));
  pg_SLICE_2137 \pg.SLICE_2137 ( .D1(\pg.n2471_adj_1414 ), .C1(\pg.n2459 ), 
    .B1(\pg.n2503[10] ), .D0(\pg.n2407[10] ), .C0(\pg.n2375_adj_1447 ), 
    .A0(\pg.n359 ), .F0(\pg.n2459 ), .F1(\pg.n2555_adj_1439 ));
  pg_SLICE_2139 \pg.SLICE_2139 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1971_adj_875 ), .B1(\pg.n2023_adj_3062[18] ), 
    .D0(\pg.n1927_adj_3085[18] ), .C0(\pg.n1875_adj_1440 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1971_adj_875 ), .F1(\pg.n2067_adj_226 ));
  pg_SLICE_2144 \pg.SLICE_2144 ( .D1(\pg.n1735_adj_3088[26] ), 
    .C1(\pg.n1675_adj_1499 ), .B1(\pg.n1703_adj_1489 ), .D0(\pg.n10_adj_1546 ), 
    .C0(\pg.n1579_adj_1512 ), .B0(\pg.n1575_adj_1511 ), 
    .A0(\pg.n1639_adj_3049[26] ), .F0(\pg.n1675_adj_1499 ), 
    .F1(\pg.n1771_adj_1445 ));
  pg_SLICE_2145 \pg.SLICE_2145 ( .D1(\pg.n2407[20] ), .C1(\pg.n2353 ), 
    .B1(\pg.n2375_adj_1447 ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2257 ), 
    .B0(\pg.n2311[20] ), .F0(\pg.n2353 ), .F1(\pg.n2449_adj_1433 ));
  pg_SLICE_2148 \pg.SLICE_2148 ( .D1(\pg.n2311[26] ), .C1(\pg.n2251 ), 
    .B1(\pg.n2279_adj_1807 ), .C0(\pg.n2155 ), .B0(\pg.n2183_adj_1883 ), 
    .A0(\pg.n2215_adj_3048[26] ), .F0(\pg.n2251 ), .F1(\pg.n2347 ));
  pg_SLICE_2150 \pg.SLICE_2150 ( .D1(\pg.n2279_adj_1807 ), .C1(\pg.n2248 ), 
    .B1(\pg.n2311[29] ), .D0(\pg.n2183_adj_1883 ), .C0(\pg.n2152 ), 
    .B0(\pg.n2215_adj_3048[29] ), .F0(\pg.n2248 ), .F1(\pg.n2344 ));
  pg_SLICE_2151 \pg.SLICE_2151 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2348 ), 
    .A1(\pg.n2407[25] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2252 ), 
    .B0(\pg.n2311[25] ), .F0(\pg.n2348 ), .F1(\pg.n2444_adj_1415 ));
  pg_SLICE_2155 \pg.SLICE_2155 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2351 ), 
    .B1(\pg.n2407[22] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2255 ), 
    .B0(\pg.n2311[22] ), .F0(\pg.n2351 ), .F1(\pg.n2447_adj_1429 ));
  pg_SLICE_2158 \pg.SLICE_2158 ( .D1(\pg.n2279_adj_1807 ), .C1(\pg.n2253 ), 
    .A1(\pg.n2311[24] ), .D0(\pg.n2183_adj_1883 ), .C0(\pg.n2157 ), 
    .B0(\pg.n2215_adj_3048[24] ), .F0(\pg.n2253 ), .F1(\pg.n2349 ));
  pg_SLICE_2159 \pg.SLICE_2159 ( .D1(\pg.n1831_adj_3087[27] ), 
    .C1(\pg.n1770_adj_1450 ), .B1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1735_adj_3088[27] ), .C0(\pg.n1674_adj_1502 ), 
    .A0(\pg.n1703_adj_1489 ), .F0(\pg.n1770_adj_1450 ), 
    .F1(\pg.n1866_adj_1405 ));
  pg_SLICE_2160 \pg.SLICE_2160 ( .D0(\pg.n1868_adj_1437 ), 
    .C0(\pg.n1866_adj_1405 ), .B0(\pg.n1864_adj_1435 ), 
    .A0(\pg.n1863_adj_1377 ), .F0(\pg.n15_adj_1594 ));
  pg_SLICE_2163 \pg.SLICE_2163 ( .D0(\pg.n2446_adj_1427 ), 
    .C0(\pg.n2442_adj_1421 ), .B0(\pg.n2452 ), .A0(\pg.n2451 ), 
    .F0(\pg.n24_adj_1455 ));
  pg_SLICE_2164 \pg.SLICE_2164 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2356 ), 
    .B1(\pg.n2407[17] ), .D0(\pg.n2311[17] ), .C0(\pg.n2260 ), 
    .B0(\pg.n2279_adj_1807 ), .F0(\pg.n2356 ), .F1(\pg.n2452 ));
  pg_SLICE_2165 \pg.SLICE_2165 ( .D1(\pg.n1831_adj_3087[22] ), 
    .C1(\pg.n1775_adj_1457 ), .B1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1735_adj_3088[22] ), .C0(\pg.n1679_adj_1487 ), 
    .A0(\pg.n1703_adj_1489 ), .F0(\pg.n1775_adj_1457 ), 
    .F1(\pg.n1871_adj_1391 ));
  pg_SLICE_2167 \pg.SLICE_2167 ( .D0(\pg.n2449_adj_1433 ), .C0(\pg.n29125 ), 
    .B0(\pg.n2450 ), .A0(\pg.n2453 ), .F0(\pg.n23_adj_1459 ));
  pg_SLICE_2168 \pg.SLICE_2168 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2357 ), 
    .A1(\pg.n2407[16] ), .D0(\pg.n2279_adj_1807 ), .C0(\pg.n2261 ), 
    .B0(\pg.n2311[16] ), .F0(\pg.n2357 ), .F1(\pg.n2453 ));
  pg_SLICE_2169 \pg.SLICE_2169 ( .D1(\pg.n2599_adj_3084[12] ), 
    .C1(\pg.n2553_adj_1460 ), .A1(\pg.n2567_adj_1346 ), 
    .D0(\pg.n2471_adj_1414 ), .C0(\pg.n2457 ), .B0(\pg.n2503[12] ), 
    .F0(\pg.n2553_adj_1460 ), .F1(\pg.n2649_adj_1331 ));
  pg_SLICE_2172 \pg.SLICE_2172 ( .D1(\pg.n1735_adj_3088[23] ), 
    .C1(\pg.n1678_adj_1490 ), .B1(\pg.n1703_adj_1489 ), 
    .D0(\pg.n1639_adj_3049[23] ), .C0(\pg.n1582_adj_1542 ), 
    .B0(\pg.n1607_adj_1506 ), .F0(\pg.n1678_adj_1490 ), 
    .F1(\pg.n1774_adj_1462 ));
  pg_SLICE_2175 \pg.SLICE_2175 ( .D1(\pg.n1831_adj_3087[24] ), 
    .C1(\pg.n1773_adj_1480 ), .B1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1735_adj_3088[24] ), .C0(\pg.n1677_adj_1495 ), 
    .A0(\pg.n1703_adj_1489 ), .F0(\pg.n1773_adj_1480 ), 
    .F1(\pg.n1869_adj_1397 ));
  pg_SLICE_2177 \pg.SLICE_2177 ( .D1(\pg.n1927_adj_3085[16] ), 
    .C1(\pg.n1877_adj_1483 ), .B1(\pg.n1895_adj_1379 ), .D0(\pg.n353 ), 
    .C0(\pg.n1799_adj_1444 ), .B0(\pg.n1831_adj_3087[16] ), 
    .F0(\pg.n1877_adj_1483 ), .F1(\pg.n1973_adj_1333 ));
  pg_SLICE_2179 \pg.SLICE_2179 ( .D1(\pg.n1831_adj_3087[20] ), 
    .C1(\pg.n1777_adj_1484 ), .A1(\pg.n1799_adj_1444 ), 
    .D0(\pg.n1735_adj_3088[20] ), .C0(\pg.n1681_adj_1522 ), 
    .B0(\pg.n1703_adj_1489 ), .F0(\pg.n1777_adj_1484 ), 
    .F1(\pg.n1873_adj_1485 ));
  pg_SLICE_2180 \pg.SLICE_2180 ( .D1(\pg.n1991_adj_1326 ), 
    .C1(\pg.n1969_adj_668 ), .B1(\pg.n2023_adj_3062[20] ), 
    .D0(\pg.n1927_adj_3085[20] ), .C0(\pg.n1873_adj_1485 ), 
    .B0(\pg.n1895_adj_1379 ), .F0(\pg.n1969_adj_668 ), .F1(\pg.n2065_adj_220 ));
  pg_SLICE_2184 \pg.SLICE_2184 ( .D0(\pg.n1779_adj_1494 ), 
    .C0(\pg.n10_adj_1570 ), .B0(\pg.n1774_adj_1462 ), .A0(\pg.n1775_adj_1457 ), 
    .F0(\pg.n20192 ));
  pg_SLICE_2186 \pg.SLICE_2186 ( .D1(\pg.n1639_adj_3049[18] ), 
    .C1(\pg.n1607_adj_1506 ), .B1(\pg.n351 ), .D0(\pg.n1579_adj_1512 ), 
    .C0(\pg.n10_adj_1546 ), .B0(\pg.n1575_adj_1511 ), .F0(\pg.n1607_adj_1506 ), 
    .F1(\pg.n1683_adj_1492 ));
  pg_SLICE_2188 \pg.SLICE_2188 ( .D1(\pg.n1607_adj_1506 ), 
    .C1(\pg.n1580_adj_1521 ), .A1(\pg.n1639_adj_3049[25] ), 
    .D0(\pg.n1511_adj_1525 ), .C0(\pg.n1484 ), .B0(\pg.n1543_adj_3050[25] ), 
    .F0(\pg.n1580_adj_1521 ), .F1(\pg.n1676_adj_1498 ));
  pg_SLICE_2189 \pg.SLICE_2189 ( .D1(\pg.n1703_adj_1489 ), 
    .C1(\pg.n1671_adj_1501 ), .A1(\pg.n1735_adj_3088[30] ), 
    .D0(\pg.n10_adj_1546 ), .C0(\pg.n1579_adj_1512 ), 
    .B0(\pg.n1639_adj_3049[30] ), .A0(\pg.n1575_adj_1511 ), 
    .F0(\pg.n1671_adj_1501 ), .F1(\pg.n1767_adj_1449 ));
  pg_SLICE_2193 \pg.SLICE_2193 ( .D1(\pg.n1607_adj_1506 ), 
    .C1(\pg.n1578_adj_1504 ), .B1(\pg.n1639_adj_3049[27] ), 
    .D0(\pg.n1511_adj_1525 ), .C0(\pg.n1482 ), .B0(\pg.n1543_adj_3050[27] ), 
    .F0(\pg.n1578_adj_1504 ), .F1(\pg.n1674_adj_1502 ));
  pg_SLICE_2195 \pg.SLICE_2195 ( .D1(\pg.n1639_adj_3049[28] ), 
    .C1(\pg.n1577_adj_1510 ), .B1(\pg.n1607_adj_1506 ), .C0(\pg.n1481 ), 
    .B0(\pg.n1543_adj_3050[28] ), .A0(\pg.n1511_adj_1525 ), 
    .F0(\pg.n1577_adj_1510 ), .F1(\pg.n1673_adj_1500 ));
  pg_SLICE_2197 \pg.SLICE_2197 ( .D1(\pg.n2791_adj_3082[10] ), 
    .C1(\pg.n2747_adj_1514 ), .B1(\pg.n2759_adj_1237 ), 
    .D0(\pg.n2651_adj_1474 ), .C0(\pg.n2695_adj_3083[10] ), 
    .B0(\pg.n2663_adj_1285 ), .F0(\pg.n2747_adj_1514 ), 
    .F1(\pg.n2843_adj_1209 ));
  pg_SLICE_2199 \pg.SLICE_2199 ( .D1(\pg.n1639_adj_3049[29] ), 
    .C1(\pg.n1576_adj_1517 ), .A1(\pg.n1607_adj_1506 ), 
    .D0(\pg.n1511_adj_1525 ), .C0(\pg.n1480 ), .A0(\pg.n1543_adj_3050[29] ), 
    .F0(\pg.n1576_adj_1517 ), .F1(\pg.n1672_adj_1497 ));
  pg_SLICE_2200 \pg.SLICE_2200 ( .D0(\pg.n1671_adj_1501 ), 
    .C0(\pg.n1675_adj_1499 ), .B0(\pg.n1676_adj_1498 ), 
    .A0(\pg.n1672_adj_1497 ), .F0(\pg.n12_adj_1560 ));
  pg_SLICE_2201 \pg.SLICE_2201 ( .D1(\pg.n1607_adj_1506 ), .C1(\pg.n1585 ), 
    .B1(\pg.n1639_adj_3049[20] ), .D0(\pg.n1543_adj_3050[20] ), 
    .C0(\pg.n1489 ), .A0(\pg.n1511_adj_1525 ), .F0(\pg.n1585 ), 
    .F1(\pg.n1681_adj_1522 ));
  pg_SLICE_2203 \pg.SLICE_2203 ( .C1(\pg.n1483 ), .B1(\pg.n1511_adj_1525 ), 
    .A1(\pg.n1543_adj_3050[26] ), .D0(\pg.n1447_adj_3058[26] ), 
    .C0(\pg.n1387_adj_238 ), .B0(\pg.n1415_adj_1646 ), .F0(\pg.n1483 ), 
    .F1(\pg.n1579_adj_1512 ));
  pg_SLICE_2206 \pg.SLICE_2206 ( .D1(\pg.n1576_adj_1517 ), .C1(\pg.n20186 ), 
    .B1(\pg.n1577_adj_1510 ), .A1(\pg.n1578_adj_1504 ), 
    .D0(\pg.n1581_adj_1537 ), .C0(\pg.n10_adj_1543 ), .B0(\pg.n1585 ), 
    .A0(\pg.n1580_adj_1521 ), .F0(\pg.n20186 ), .F1(\pg.n10_adj_1546 ));
  pg_SLICE_2208 \pg.SLICE_2208 ( .D1(\pg.n1415_adj_1646 ), 
    .C1(\pg.n1386_adj_236 ), .B1(\pg.n1447_adj_3058[27] ), 
    .D0(\pg.n1319_adj_1655 ), .C0(\pg.n1290_adj_616 ), 
    .B0(\pg.n1351_adj_3063[27] ), .F0(\pg.n1386_adj_236 ), .F1(\pg.n1482 ));
  pg_SLICE_2209 \pg.SLICE_2209 ( .D1(\pg.n1639_adj_3049[24] ), 
    .C1(\pg.n1581_adj_1537 ), .B1(\pg.n1607_adj_1506 ), 
    .D0(\pg.n1511_adj_1525 ), .C0(\pg.n1485_adj_152 ), 
    .A0(\pg.n1543_adj_3050[24] ), .F0(\pg.n1581_adj_1537 ), 
    .F1(\pg.n1677_adj_1495 ));
  pg_SLICE_2210 \pg.SLICE_2210 ( .D1(\pg.n1447_adj_3058[24] ), 
    .C1(\pg.n1389_adj_271 ), .A1(\pg.n1415_adj_1646 ), .D0(\pg.n1293_adj_671 ), 
    .C0(\pg.n1351_adj_3063[24] ), .B0(\pg.n1319_adj_1655 ), 
    .F0(\pg.n1389_adj_271 ), .F1(\pg.n1485_adj_152 ));
  pg_SLICE_2212 \pg.SLICE_2212 ( .D1(\pg.n1415_adj_1646 ), 
    .C1(\pg.n1388_adj_237 ), .B1(\pg.n1447_adj_3058[25] ), 
    .D0(\pg.n1319_adj_1655 ), .C0(\pg.n1292_adj_672 ), 
    .B0(\pg.n1351_adj_3063[25] ), .F0(\pg.n1388_adj_237 ), .F1(\pg.n1484 ));
  pg_SLICE_2213 \pg.SLICE_2213 ( .D1(\pg.n1639_adj_3049[22] ), 
    .C1(\pg.n1583_adj_1538 ), .B1(\pg.n1607_adj_1506 ), 
    .D0(\pg.n1511_adj_1525 ), .C0(\pg.n1543_adj_3050[22] ), .A0(\pg.n1487 ), 
    .F0(\pg.n1583_adj_1538 ), .F1(\pg.n1679_adj_1487 ));
  pg_SLICE_2217 \pg.SLICE_2217 ( .D1(\pg.n1511_adj_1525 ), .C1(\pg.n1486 ), 
    .B1(\pg.n1543_adj_3050[23] ), .D0(\pg.n1415_adj_1646 ), 
    .C0(\pg.n1390_adj_270 ), .B0(\pg.n1447_adj_3058[23] ), .F0(\pg.n1486 ), 
    .F1(\pg.n1582_adj_1542 ));
  pg_SLICE_2220 \pg.SLICE_2220 ( .D1(\pg.n1682_adj_1549 ), 
    .C1(\pg.n10_adj_1559 ), .B1(\pg.n1678_adj_1490 ), .A1(\pg.n1677_adj_1495 ), 
    .D0(\pg.n352 ), .C0(\pg.n8_adj_1556 ), .B0(\pg.n1683_adj_1492 ), 
    .A0(\pg.n1679_adj_1487 ), .F0(\pg.n10_adj_1559 ), .F1(\pg.n20190 ));
  pg_SLICE_2223 \pg.SLICE_2223 ( .C1(\pg.n1776_adj_1565 ), 
    .B1(\pg.n1799_adj_1444 ), .A1(\pg.n1831_adj_3087[21] ), 
    .D0(\pg.n1735_adj_3088[21] ), .C0(\pg.n1680_adj_1555 ), 
    .A0(\pg.n1703_adj_1489 ), .F0(\pg.n1776_adj_1565 ), 
    .F1(\pg.n1872_adj_1592 ));
  pg_SLICE_2225 \pg.SLICE_2225 ( .D1(\pg.n1927_adj_3085[19] ), 
    .C1(\pg.n1874_adj_1574 ), .B1(\pg.n1895_adj_1379 ), 
    .D0(\pg.n1831_adj_3087[19] ), .C0(\pg.n1778_adj_1566 ), 
    .B0(\pg.n1799_adj_1444 ), .F0(\pg.n1874_adj_1574 ), 
    .F1(\pg.n1970_adj_667 ));
  pg_SLICE_2229 \pg.SLICE_2229 ( .D1(\pg.n2023_adj_3062[15] ), 
    .C1(\pg.n1974_adj_1375 ), .B1(\pg.n1991_adj_1326 ), 
    .D0(\pg.n1927_adj_3085[15] ), .C0(\pg.n1895_adj_1379 ), .B0(\pg.n354 ), 
    .F0(\pg.n1974_adj_1375 ), .F1(\pg.n2070_adj_261 ));
  pg_SLICE_2231 \pg.SLICE_2231 ( .D1(\pg.n3079_adj_3068[2] ), .C1(\pg.n3043 ), 
    .B1(\pg.n3047_adj_546 ), .D0(\pg.n2951_adj_1633 ), .C0(\pg.n2983[2] ), 
    .B0(\pg.n124 ), .F0(\pg.n3043 ), .F1(\pg.n3139_adj_528 ));
  pg_SLICE_2233 \pg.SLICE_2233 ( .D1(\pg.n3079_adj_3068[4] ), 
    .C1(\pg.n3041_adj_1603 ), .A1(\pg.n3047_adj_546 ), 
    .D0(\pg.n2951_adj_1633 ), .C0(\pg.n2945 ), .A0(\pg.n2983[4] ), 
    .F0(\pg.n3041_adj_1603 ), .F1(\pg.n3137_adj_533 ));
  pg_SLICE_2235 \pg.SLICE_2235 ( .D1(\pg.n3079_adj_3068[5] ), 
    .C1(\pg.n3040_adj_1608 ), .B1(\pg.n3047_adj_546 ), .D0(\pg.n2983[5] ), 
    .C0(\pg.n2944_adj_1673 ), .B0(\pg.n2951_adj_1633 ), 
    .F0(\pg.n3040_adj_1608 ), .F1(\pg.n3136_adj_539 ));
  pg_SLICE_2238 \pg.SLICE_2238 ( .D1(\pg.n2983[8] ), .C1(\pg.n2941_adj_1664 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2887_adj_3054[8] ), 
    .B0(\pg.n2845_adj_487 ), .F0(\pg.n2941_adj_1664 ), 
    .F1(\pg.n3037_adj_1610 ));
  pg_SLICE_2239 \pg.SLICE_2239 ( .D1(\pg.n1255[28] ), .C1(\pg.n1193 ), 
    .B1(n1223_adj_3118), .D0(\pg.n1159[28] ), .C0(\pg.n219 ), .B0(\pg.n4 ), 
    .A0(\pg.n98 ), .F0(\pg.n1193 ), .F1(\pg.n1289 ));
  pg_SLICE_2241 \pg.SLICE_2241 ( .D1(\pg.n1447[28] ), .C1(\pg.n1385_adj_1616 ), 
    .B1(\pg.n1415 ), .D0(\pg.n1351[28] ), .C0(\pg.n1289 ), .B0(\pg.n1319 ), 
    .F0(\pg.n1385_adj_1616 ), .F1(\pg.n1481_adj_258 ));
  pg_SLICE_2246 \pg.SLICE_2246 ( .D1(\pg.n2023[28] ), .C1(\pg.n1961_adj_316 ), 
    .B1(\pg.n1991 ), .D0(\pg.n1927[28] ), .C0(\pg.n1865 ), .A0(\pg.n1895 ), 
    .F0(\pg.n1961_adj_316 ), .F1(\pg.n2057_adj_331 ));
  pg_SLICE_2247 \pg.SLICE_2247 ( .D1(\pg.n2951_adj_1633 ), 
    .C1(\pg.n2920_adj_1631 ), .B1(\pg.n2983[29] ), .C0(\pg.n2824 ), 
    .B0(\pg.n2887_adj_3054[29] ), .A0(\pg.n2855 ), .F0(\pg.n2920_adj_1631 ), 
    .F1(\pg.n3016_adj_604 ));
  pg_SLICE_2248 \pg.SLICE_2248 ( .D0(\pg.n3018_adj_631 ), 
    .C0(\pg.n3016_adj_604 ), .B0(\pg.n3025_adj_590 ), .A0(\pg.n3027_adj_544 ), 
    .F0(\pg.n35_adj_1735 ));
  pg_SLICE_2249 \pg.SLICE_2249 ( .D1(\pg.n2983[20] ), .C1(\pg.n2929_adj_1634 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2833_adj_211 ), 
    .B0(\pg.n2887_adj_3054[20] ), .F0(\pg.n2929_adj_1634 ), 
    .F1(\pg.n3025_adj_590 ));
  pg_SLICE_2250 \pg.SLICE_2250 ( .D1(\pg.n125 ), .C1(\pg.n2951_adj_1633 ), 
    .B1(\pg.n124 ), .A1(\pg.n2983[2] ), .D0(\pg.n33_adj_1709 ), 
    .C0(\pg.n36_adj_1705 ), .B0(\pg.n34_adj_1706 ), .A0(\pg.n35_adj_1707 ), 
    .F0(\pg.n2951_adj_1633 ), .F1(\pg.n6_adj_1721 ));
  pg_SLICE_2251 \pg.SLICE_2251 ( .D1(\pg.n2983[27] ), .C1(\pg.n2922_adj_1636 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2826 ), 
    .B0(\pg.n2887_adj_3054[27] ), .F0(\pg.n2922_adj_1636 ), 
    .F1(\pg.n3018_adj_631 ));
  pg_SLICE_2254 \pg.SLICE_2254 ( .D1(\pg.n2855 ), .C1(\pg.n2835_adj_239 ), 
    .B1(\pg.n2887_adj_3054[18] ), .D0(\pg.n2791_adj_3069[18] ), 
    .C0(\pg.n2739 ), .B0(\pg.n2759 ), .F0(\pg.n2835_adj_239 ), 
    .F1(\pg.n2931_adj_1638 ));
  pg_SLICE_2255 \pg.SLICE_2255 ( .D1(\pg.n2983[28] ), .C1(\pg.n2921_adj_1640 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2825 ), 
    .A0(\pg.n2887_adj_3054[28] ), .F0(\pg.n2921_adj_1640 ), 
    .F1(\pg.n3017_adj_649 ));
  pg_SLICE_2256 \pg.SLICE_2256 ( .D1(\pg.n3019_adj_549 ), 
    .C1(\pg.n22_adj_1731 ), .B1(\pg.n3021_adj_634 ), .A1(\pg.n3017_adj_649 ), 
    .D0(\pg.n3036_adj_1730 ), .C0(\pg.n29165 ), .B0(\pg.n3035_adj_552 ), 
    .A0(\pg.n3022_adj_555 ), .F0(\pg.n22_adj_1731 ), .F1(\pg.n37_adj_1734 ));
  pg_SLICE_2257 \pg.SLICE_2257 ( .D1(\pg.n2983[24] ), .C1(\pg.n2925_adj_1642 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2829 ), 
    .B0(\pg.n2887_adj_3054[24] ), .F0(\pg.n2925_adj_1642 ), 
    .F1(\pg.n3021_adj_634 ));
  pg_SLICE_2260 \pg.SLICE_2260 ( .D1(\pg.n2855 ), .C1(\pg.n2827 ), 
    .B1(\pg.n2887_adj_3054[26] ), .D0(\pg.n2791_adj_3069[26] ), 
    .C0(\pg.n2731_adj_647 ), .A0(\pg.n2759 ), .F0(\pg.n2827 ), 
    .F1(\pg.n2923_adj_1644 ));
  pg_SLICE_2262 \pg.SLICE_2262 ( .D1(\pg.n9_adj_1724 ), .C1(\pg.n10_adj_1723 ), 
    .B1(\pg.n1483 ), .A1(\pg.n1482 ), .D0(\pg.n350 ), .C0(\pg.n8_adj_1722 ), 
    .B0(\pg.n1485_adj_152 ), .A0(\pg.n1489 ), .F0(\pg.n10_adj_1723 ), 
    .F1(\pg.n6_adj_1725 ));
  pg_SLICE_2263 \pg.SLICE_2263 ( .D1(\pg.n2983[25] ), .C1(\pg.n2924_adj_1647 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2887_adj_3054[25] ), .C0(\pg.n2828 ), 
    .B0(\pg.n2855 ), .F0(\pg.n2924_adj_1647 ), .F1(\pg.n3020_adj_655 ));
  pg_SLICE_2264 \pg.SLICE_2264 ( .D0(\pg.n3015_adj_663 ), 
    .C0(\pg.n3020_adj_655 ), .B0(\pg.n3033_adj_622 ), .A0(\pg.n3029_adj_601 ), 
    .F0(\pg.n36_adj_1733 ));
  pg_SLICE_2265 \pg.SLICE_2265 ( .D1(\pg.n2935_adj_1684 ), 
    .C1(\pg.n2937_adj_1649 ), .B1(\pg.n2931_adj_1638 ), 
    .A1(\pg.n2920_adj_1631 ), .D0(\pg.n2983[12] ), .C0(\pg.n2937_adj_1649 ), 
    .B0(\pg.n2951_adj_1633 ), .F0(\pg.n3033_adj_622 ), .F1(\pg.n34_adj_1706 ));
  pg_SLICE_2267 \pg.SLICE_2267 ( .D0(\pg.n2983[16] ), .C0(\pg.n2933_adj_1651 ), 
    .B0(\pg.n2951_adj_1633 ), .F0(\pg.n3029_adj_601 ));
  pg_SLICE_2269 \pg.SLICE_2269 ( .D1(\pg.n2919_adj_1653 ), 
    .C1(\pg.n2923_adj_1644 ), .B1(\pg.n2921_adj_1640 ), 
    .A1(\pg.n2922_adj_1636 ), .D0(\pg.n2983[30] ), .C0(\pg.n2919_adj_1653 ), 
    .B0(\pg.n2951_adj_1633 ), .F0(\pg.n3015_adj_663 ), .F1(\pg.n35_adj_1707 ));
  pg_SLICE_2270 \pg.SLICE_2270 ( .D1(\pg.n2887_adj_3054[30] ), .C1(\pg.n2823 ), 
    .B1(\pg.n2855 ), .D0(\pg.n2791_adj_3069[30] ), .C0(\pg.n2727_adj_642 ), 
    .B0(\pg.n2759 ), .F0(\pg.n2823 ), .F1(\pg.n2919_adj_1653 ));
  pg_SLICE_2271 \pg.SLICE_2271 ( .D1(\pg.n1415_adj_1646 ), .C1(\pg.n1385 ), 
    .A1(\pg.n1447_adj_3058[28] ), .D0(\pg.n1319_adj_1655 ), 
    .C0(\pg.n1289_adj_582 ), .A0(\pg.n1351_adj_3063[28] ), .F0(\pg.n1385 ), 
    .F1(\pg.n1481 ));
  pg_SLICE_2273 \pg.SLICE_2273 ( .D1(\pg.n2930_adj_1656 ), 
    .C1(\pg.n2927_adj_1708 ), .B1(\pg.n2933_adj_1651 ), 
    .A1(\pg.n2929_adj_1634 ), .D0(\pg.n2983[19] ), .C0(\pg.n2930_adj_1656 ), 
    .B0(\pg.n2951_adj_1633 ), .F0(\pg.n3026_adj_625 ), .F1(\pg.n33_adj_1709 ));
  pg_SLICE_2279 \pg.SLICE_2279 ( .D1(\pg.n1319_adj_1655 ), 
    .C1(\pg.n1291_adj_615 ), .B1(\pg.n1351_adj_3063[26] ), 
    .D0(\pg.n1255_adj_3086[26] ), .C0(\pg.n1195_c ), .B0(\pg.n1223_adj_1670 ), 
    .F0(\pg.n1291_adj_615 ), .F1(\pg.n1387_adj_238 ));
  pg_SLICE_2280 \pg.SLICE_2280 ( .D1(\pg.n1391_adj_383 ), 
    .C1(\pg.n10_adj_1717 ), .B1(\pg.n1386_adj_236 ), .A1(\pg.n1387_adj_238 ), 
    .D0(\pg.n1392_adj_382 ), .C0(\pg.n8_adj_1716 ), .B0(\pg.n1388_adj_237 ), 
    .A0(\pg.n349 ), .F0(\pg.n10_adj_1717 ), .F1(\pg.n19874 ));
  pg_SLICE_2282 \pg.SLICE_2282 ( .D1(\pg.n1255_adj_3086[27] ), 
    .C1(\pg.n1194_adj_1679 ), .B1(\pg.n1223_adj_1670 ), 
    .D0(\pg.n1159_adj_3089[27] ), .C0(\pg.n342 ), .B0(\pg.n456_adj_1692 ), 
    .A0(\pg.n19744 ), .F0(\pg.n1194_adj_1679 ), .F1(\pg.n1290_adj_616 ));
  pg_SLICE_2283 \pg.SLICE_2283 ( .D1(\pg.n2983[7] ), .C1(\pg.n2942_adj_1666 ), 
    .A1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2846_adj_619 ), 
    .A0(\pg.n2887_adj_3054[7] ), .F0(\pg.n2942_adj_1666 ), 
    .F1(\pg.n3038_adj_1612 ));
  pg_SLICE_2284 \pg.SLICE_2284 ( .D1(\pg.n3037_adj_1610 ), .C1(\pg.n29040 ), 
    .B1(\pg.n3039_adj_1606 ), .A1(\pg.n3038_adj_1612 ), 
    .D0(\pg.n3040_adj_1608 ), .C0(\pg.n6_adj_1721 ), .B0(\pg.n3042 ), 
    .A0(\pg.n3041_adj_1603 ), .F0(\pg.n29040 ), .F1(\pg.n29165 ));
  pg_SLICE_2285 \pg.SLICE_2285 ( .D1(\pg.n1319_adj_1655 ), 
    .C1(\pg.n1295_adj_674 ), .A1(\pg.n1351_adj_3063[22] ), 
    .D0(\pg.n1255_adj_3086[22] ), .C0(\pg.n1223_adj_1670 ), .B0(\pg.n347 ), 
    .F0(\pg.n1295_adj_674 ), .F1(\pg.n1391_adj_383 ));
  pg_SLICE_2287 \pg.SLICE_2287 ( .D1(\pg.n1255_adj_3086[28] ), 
    .C1(\pg.n1193_adj_1668 ), .A1(\pg.n1223_adj_1670 ), 
    .D0(\pg.n1159_adj_3089[28] ), .C0(\pg.n456_adj_1692 ), .B0(\pg.n341 ), 
    .A0(\pg.n19744 ), .F0(\pg.n1193_adj_1668 ), .F1(\pg.n1289_adj_582 ));
  pg_SLICE_2294 \pg.SLICE_2294 ( .D1(\pg.n1223_adj_1670 ), .C1(\pg.n1196_c ), 
    .B1(\pg.n1255_adj_3086[25] ), .D0(\pg.n1159_adj_3089[25] ), .C0(\pg.n344 ), 
    .B0(\pg.n456_adj_1692 ), .A0(\pg.n19744 ), .F0(\pg.n1196_c ), 
    .F1(\pg.n1292_adj_672 ));
  pg_SLICE_2296 \pg.SLICE_2296 ( .D1(\pg.n3031_adj_652 ), 
    .C1(\pg.n3032_adj_579 ), .B1(\pg.n3028_adj_558 ), .A1(\pg.n3034_adj_594 ), 
    .D0(\pg.n2951_adj_1633 ), .C0(\pg.n2936_adj_1677 ), .A0(\pg.n2983[13] ), 
    .F0(\pg.n3032_adj_579 ), .F1(\pg.n34_adj_1720 ));
  pg_SLICE_2298 \pg.SLICE_2298 ( .D1(\pg.n2855 ), .C1(\pg.n2840_adj_419 ), 
    .B1(\pg.n2887_adj_3054[13] ), .D0(\pg.n2791_adj_3069[13] ), 
    .C0(\pg.n2744 ), .A0(\pg.n2759 ), .F0(\pg.n2840_adj_419 ), 
    .F1(\pg.n2936_adj_1677 ));
  pg_SLICE_2299 \pg.SLICE_2299 ( .D1(\pg.n1255_adj_3086[23] ), 
    .C1(\pg.n1198_c ), .B1(\pg.n1223_adj_1670 ), .D0(\pg.n1159_adj_3089[23] ), 
    .C0(\pg.n346 ), .B0(\pg.n19744 ), .A0(\pg.n456_adj_1692 ), 
    .F0(\pg.n1198_c ), .F1(\pg.n1294_adj_675 ));
  pg_SLICE_2302 \pg.SLICE_2302 ( .D1(\pg.n1196_c ), .C1(\pg.n1195_c ), 
    .D0(\pg.n343 ), .C0(\pg.n456_adj_1692 ), .B0(\pg.n1159_adj_3089[26] ), 
    .A0(\pg.n19744 ), .F0(\pg.n1195_c ), .F1(\pg.n8_adj_1696 ));
  pg_SLICE_2303 \pg.SLICE_2303 ( .D1(\pg.n2983[14] ), .C1(\pg.n2935_adj_1684 ), 
    .B1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2839_adj_298 ), 
    .A0(\pg.n2887_adj_3054[14] ), .F0(\pg.n2935_adj_1684 ), 
    .F1(\pg.n3031_adj_652 ));
  pg_SLICE_2314 \pg.SLICE_2314 ( .D1(\pg.n2791_adj_3069[29] ), 
    .C1(\pg.n2728_adj_640 ), .B1(\pg.n2759 ), .D0(\pg.n2695[29] ), 
    .C0(\pg.n2632 ), .B0(\pg.n2663 ), .F0(\pg.n2728_adj_640 ), .F1(\pg.n2824 ));
  pg_SLICE_2317 \pg.SLICE_2317 ( .D1(\pg.n2887_adj_3054[17] ), 
    .C1(\pg.n2836_adj_275 ), .A1(\pg.n2855 ), .D0(\pg.n2791_adj_3069[17] ), 
    .C0(\pg.n2740 ), .B0(\pg.n2759 ), .F0(\pg.n2836_adj_275 ), 
    .F1(\pg.n2932_adj_1675 ));
  pg_SLICE_2320 \pg.SLICE_2320 ( .D1(\pg.n2791_adj_3069[25] ), 
    .C1(\pg.n2732_adj_638 ), .A1(\pg.n2759 ), .D0(\pg.n2695[25] ), 
    .B0(\pg.n2663 ), .A0(\pg.n2636 ), .F0(\pg.n2732_adj_638 ), .F1(\pg.n2828 ));
  pg_SLICE_2325 \pg.SLICE_2325 ( .D1(\pg.n1319_adj_1655 ), 
    .C1(\pg.n1351_adj_3063[30] ), .C0(\pg.n1197_c ), .B0(\pg.n1193_adj_1668 ), 
    .F0(\pg.n9_adj_1698 ), .F1(\pg.n1383 ));
  pg_SLICE_2327 \pg.SLICE_2327 ( .D1(\pg.n1223_adj_1670 ), 
    .C1(\pg.n1255_adj_3086[30] ), .D0(\pg.n348 ), .C0(\pg.n1295_adj_674 ), 
    .B0(\pg.n1291_adj_615 ), .F0(\pg.n7_adj_1700 ), .F1(\pg.n1287_adj_427 ));
  pg_SLICE_2329 \pg.SLICE_2329 ( .D1(\pg.n2855 ), .C1(\pg.n2830_adj_208 ), 
    .B1(\pg.n2887_adj_3054[23] ), .D0(\pg.n2791_adj_3069[23] ), 
    .C0(\pg.n2734_adj_646 ), .B0(\pg.n2759 ), .F0(\pg.n2830_adj_208 ), 
    .F1(\pg.n2926_adj_1660 ));
  pg_SLICE_2334 \pg.SLICE_2334 ( .D1(\pg.n2938_adj_1686 ), .C1(\pg.n29174 ), 
    .B1(\pg.n2939_adj_1662 ), .A1(\pg.n2924_adj_1647 ), 
    .D0(\pg.n2940_adj_1701 ), .C0(\pg.n29026 ), .B0(\pg.n2941_adj_1664 ), 
    .A0(\pg.n2942_adj_1666 ), .F0(\pg.n29174 ), .F1(\pg.n21_adj_1704 ));
  pg_SLICE_2337 \pg.SLICE_2337 ( .D1(\pg.n21_adj_1704 ), 
    .C1(\pg.n32_adj_1703 ), .B1(\pg.n2928_adj_1691 ), .A1(\pg.n2932_adj_1675 ), 
    .D0(\pg.n2936_adj_1677 ), .C0(\pg.n2934_adj_1658 ), 
    .B0(\pg.n2925_adj_1642 ), .A0(\pg.n2926_adj_1660 ), .F0(\pg.n32_adj_1703 ), 
    .F1(\pg.n36_adj_1705 ));
  pg_SLICE_2339 \pg.SLICE_2339 ( .D1(\pg.n2983[22] ), .C1(\pg.n2927_adj_1708 ), 
    .A1(\pg.n2951_adj_1633 ), .D0(\pg.n2855 ), .C0(\pg.n2831_adj_207 ), 
    .B0(\pg.n2887_adj_3054[22] ), .F0(\pg.n2927_adj_1708 ), 
    .F1(\pg.n3023_adj_628 ));
  pg_SLICE_2346 \pg.SLICE_2346 ( .D1(\pg.n2087 ), .C1(\pg.n2072 ), 
    .B1(\pg.n2119[13] ), .D0(\pg.n2023[13] ), .C0(\pg.n1976 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2072 ), .F1(\pg.n2168_adj_192 ));
  pg_SLICE_2347 \pg.SLICE_2347 ( .D1(\pg.n3079[2] ), .C1(\pg.n3043_adj_1739 ), 
    .B1(\pg.n3047 ), .D0(\pg.n2983_adj_3090[2] ), .C0(\pg.n152[0] ), 
    .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3043_adj_1739 ), .F1(n3139));
  myvga_SLICE_2348 \myvga.SLICE_2348 ( .D1(\col[2] ), .C1(n5), 
    .B1(\pg.n4_adj_2590 ), .D0(n846), .C0(n3139), .B0(n3143), .F0(n5), 
    .F1(\pg.n6_adj_2595 ));
  pg_SLICE_2349 \pg.SLICE_2349 ( .D1(\pg.n838[4] ), .C1(\pg.n3137 ), 
    .B1(n3143), .D0(\pg.n3079[4] ), .C0(\pg.n3041_adj_1742 ), .B0(\pg.n3047 ), 
    .F0(\pg.n3137 ), .F1(\pg.n111_2[4] ));
  pg_SLICE_2351 \pg.SLICE_2351 ( .D1(\pg.n838[3] ), .C1(\pg.n3138 ), 
    .B1(n3143), .D0(\pg.n3079[3] ), .C0(\pg.n3042_adj_1744 ), .A0(\pg.n3047 ), 
    .F0(\pg.n3138 ), .F1(\pg.n111_2[3] ));
  pg_SLICE_2353 \pg.SLICE_2353 ( .D1(\pg.n838[5] ), .C1(\pg.n3136 ), 
    .B1(n3143), .D0(\pg.n3079[5] ), .C0(\pg.n3040_adj_1748 ), .A0(\pg.n3047 ), 
    .F0(\pg.n3136 ), .F1(\pg.n111_2[5] ));
  pg_SLICE_2355 \pg.SLICE_2355 ( .D1(n3143), .C1(\pg.n3133 ), 
    .A1(\pg.n838[8] ), .D0(\pg.n3079[8] ), .C0(\pg.n3037_adj_1750 ), 
    .B0(\pg.n3047 ), .F0(\pg.n3133 ), .F1(\pg.n111_2[8] ));
  pg_SLICE_2357 \pg.SLICE_2357 ( .D1(\pg.n2951_adj_1758 ), 
    .C1(\pg.n2920_adj_1756 ), .B1(\pg.n2983_adj_3090[29] ), 
    .D0(\pg.n2887_adj_3091[29] ), .C0(\pg.n2824_adj_1838 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2920_adj_1756 ), .F1(\pg.n3016 ));
  pg_SLICE_2358 \pg.SLICE_2358 ( .D0(\pg.n3018 ), .C0(\pg.n3016 ), 
    .B0(\pg.n3025 ), .A0(\pg.n3027 ), .F0(\pg.n35_adj_2314 ));
  pg_SLICE_2359 \pg.SLICE_2359 ( .D1(\pg.n2983_adj_3090[20] ), 
    .C1(\pg.n2929_adj_1759 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[20] ), .C0(\pg.n2833_adj_1820 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2929_adj_1759 ), .F1(\pg.n3025 ));
  pg_SLICE_2360 \pg.SLICE_2360 ( .D1(\pg.n33_adj_2302 ), 
    .C1(\pg.n36_adj_2298 ), .B1(\pg.n34_adj_2299 ), .A1(\pg.n35_adj_2300 ), 
    .D0(\pg.n21_adj_2297 ), .C0(\pg.n32_adj_2296 ), .B0(\pg.n2928_adj_1842 ), 
    .A0(\pg.n2932_adj_1809 ), .F0(\pg.n36_adj_2298 ), .F1(\pg.n2951_adj_1758 ));
  pg_SLICE_2361 \pg.SLICE_2361 ( .C1(\pg.n2354 ), .B1(\pg.n2407[19] ), 
    .A1(\pg.n2375_adj_1447 ), .D0(\pg.n2279_adj_1807 ), 
    .C0(\pg.n2258_adj_123 ), .B0(\pg.n2311[19] ), .F0(\pg.n2354 ), 
    .F1(\pg.n2450 ));
  pg_SLICE_2363 \pg.SLICE_2363 ( .D1(\pg.n2983_adj_3090[27] ), 
    .C1(\pg.n2922_adj_1761 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[27] ), .C0(\pg.n2826_adj_1830 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2922_adj_1761 ), .F1(\pg.n3018 ));
  pg_SLICE_2366 \pg.SLICE_2366 ( .D1(\pg.n2887_adj_3091[18] ), 
    .C1(\pg.n2835_adj_1832 ), .A1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[18] ), .C0(\pg.n2739_adj_1873 ), 
    .B0(\pg.n2759_adj_1868 ), .F0(\pg.n2835_adj_1832 ), 
    .F1(\pg.n2931_adj_1763 ));
  pg_SLICE_2367 \pg.SLICE_2367 ( .D1(\pg.n2983_adj_3090[28] ), 
    .C1(\pg.n2921_adj_1765 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[28] ), .C0(\pg.n2825_adj_1826 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2921_adj_1765 ), .F1(\pg.n3017 ));
  pg_SLICE_2368 \pg.SLICE_2368 ( .D0(\pg.n3017 ), .C0(\pg.n22_adj_2310 ), 
    .B0(\pg.n3021 ), .A0(\pg.n3019 ), .F0(\pg.n37_adj_2313 ));
  pg_SLICE_2369 \pg.SLICE_2369 ( .D1(\pg.n2983_adj_3090[24] ), 
    .C1(\pg.n2925_adj_1767 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[24] ), .C0(\pg.n2829_adj_1853 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2925_adj_1767 ), .F1(\pg.n3021 ));
  pg_SLICE_2371 \pg.SLICE_2371 ( .D1(\pg.n2356 ), .C1(\pg.n10_adj_1770 ), 
    .B1(\pg.n2357 ), .A1(\pg.n2361 ), .D0(\pg.n2358 ), .C0(\pg.n8_adj_1769 ), 
    .B0(\pg.n2362 ), .A0(\pg.n359 ), .F0(\pg.n10_adj_1770 ), .F1(\pg.n20148 ));
  pg_SLICE_2372 \pg.SLICE_2372 ( .D1(\pg.n2375_adj_1447 ), .C1(\pg.n2362 ), 
    .B1(\pg.n2407[11] ), .D0(\pg.n2311[11] ), .C0(\pg.n2279_adj_1807 ), 
    .A0(\pg.n358 ), .F0(\pg.n2362 ), .F1(\pg.n2458 ));
  pg_SLICE_2375 \pg.SLICE_2375 ( .D1(\pg.n2151 ), .C1(\pg.n2154 ), 
    .B1(\pg.n2153 ), .A1(\pg.n2155 ), .D0(\pg.n2347 ), .C0(\pg.n2349 ), 
    .B0(\pg.n2355 ), .A0(\pg.n2350 ), .F0(\pg.n24_adj_1772 ), 
    .F1(\pg.n21_adj_2101 ));
  pg_SLICE_2378 \pg.SLICE_2378 ( .D1(\pg.n2279_adj_1807 ), 
    .C1(\pg.n2256_adj_124 ), .A1(\pg.n2311[21] ), .D0(\pg.n2183_adj_1883 ), 
    .C0(\pg.n2160_adj_119 ), .B0(\pg.n2215_adj_3048[21] ), 
    .F0(\pg.n2256_adj_124 ), .F1(\pg.n2352 ));
  pg_SLICE_2380 \pg.SLICE_2380 ( .C1(\pg.n2827_adj_1824 ), 
    .B1(\pg.n2855_adj_1819 ), .A1(\pg.n2887_adj_3091[26] ), 
    .D0(\pg.n2791_adj_3092[26] ), .C0(\pg.n2731_adj_1909 ), 
    .A0(\pg.n2759_adj_1868 ), .F0(\pg.n2827_adj_1824 ), 
    .F1(\pg.n2923_adj_1777 ));
  pg_SLICE_2381 \pg.SLICE_2381 ( .D1(\pg.n2983_adj_3090[25] ), 
    .C1(\pg.n2924_adj_1779 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[25] ), .C0(\pg.n2828_adj_1847 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2924_adj_1779 ), .F1(\pg.n3020 ));
  pg_SLICE_2382 \pg.SLICE_2382 ( .D0(\pg.n3015 ), .C0(\pg.n3020 ), 
    .B0(\pg.n3029 ), .A0(\pg.n3033 ), .F0(\pg.n36_adj_2312 ));
  pg_SLICE_2383 \pg.SLICE_2383 ( .D1(\pg.n2937_adj_1781 ), 
    .C1(\pg.n2935_adj_1813 ), .B1(\pg.n2931_adj_1763 ), 
    .A1(\pg.n2920_adj_1756 ), .D0(\pg.n2983_adj_3090[12] ), 
    .C0(\pg.n2937_adj_1781 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3033 ), 
    .F1(\pg.n34_adj_2299 ));
  pg_SLICE_2384 \pg.SLICE_2384 ( .D1(\pg.n2887_adj_3091[12] ), 
    .C1(\pg.n2841_adj_1834 ), .A1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[12] ), .C0(\pg.n2745_adj_1919 ), 
    .A0(\pg.n2759_adj_1868 ), .F0(\pg.n2841_adj_1834 ), 
    .F1(\pg.n2937_adj_1781 ));
  pg_SLICE_2385 \pg.SLICE_2385 ( .D0(\pg.n2983_adj_3090[16] ), 
    .C0(\pg.n2933_adj_1783 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3029 ));
  pg_SLICE_2386 \pg.SLICE_2386 ( .D1(\pg.n2887_adj_3091[16] ), 
    .C1(\pg.n2837_adj_1822 ), .B1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2759_adj_1868 ), .C0(\pg.n2741_adj_1890 ), 
    .A0(\pg.n2791_adj_3092[16] ), .F0(\pg.n2837_adj_1822 ), 
    .F1(\pg.n2933_adj_1783 ));
  pg_SLICE_2387 \pg.SLICE_2387 ( .D1(\pg.n2919_adj_1785 ), 
    .C1(\pg.n2923_adj_1777 ), .B1(\pg.n2921_adj_1765 ), 
    .A1(\pg.n2922_adj_1761 ), .D0(\pg.n2983_adj_3090[30] ), 
    .C0(\pg.n2919_adj_1785 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3015 ), 
    .F1(\pg.n35_adj_2300 ));
  pg_SLICE_2388 \pg.SLICE_2388 ( .D1(\pg.n2887_adj_3091[30] ), 
    .C1(\pg.n2823_adj_1828 ), .B1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[30] ), .C0(\pg.n2727_adj_1884 ), 
    .A0(\pg.n2759_adj_1868 ), .F0(\pg.n2823_adj_1828 ), 
    .F1(\pg.n2919_adj_1785 ));
  pg_SLICE_2389 \pg.SLICE_2389 ( .D1(\pg.n2927_adj_2301 ), 
    .C1(\pg.n2930_adj_1787 ), .B1(\pg.n2933_adj_1783 ), 
    .A1(\pg.n2929_adj_1759 ), .D0(\pg.n2983_adj_3090[19] ), 
    .C0(\pg.n2951_adj_1758 ), .B0(\pg.n2930_adj_1787 ), .F0(\pg.n3026 ), 
    .F1(\pg.n33_adj_2302 ));
  pg_SLICE_2392 \pg.SLICE_2392 ( .D1(\pg.n2926_adj_1791 ), 
    .C1(\pg.n2934_adj_1789 ), .B1(\pg.n2925_adj_1767 ), 
    .A1(\pg.n2936_adj_1811 ), .D0(\pg.n2887_adj_3091[15] ), 
    .C0(\pg.n2838_adj_1851 ), .B0(\pg.n2855_adj_1819 ), 
    .F0(\pg.n2934_adj_1789 ), .F1(\pg.n32_adj_2296 ));
  pg_SLICE_2393 \pg.SLICE_2393 ( .D1(\pg.n2983_adj_3090[23] ), 
    .C1(\pg.n2926_adj_1791 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[23] ), .C0(\pg.n2830_adj_1857 ), 
    .A0(\pg.n2855_adj_1819 ), .F0(\pg.n2926_adj_1791 ), .F1(\pg.n3022 ));
  pg_SLICE_2394 \pg.SLICE_2394 ( .D1(\pg.n3036_adj_2309 ), .C1(\pg.n29093 ), 
    .B1(\pg.n3022 ), .A1(\pg.n3035 ), .D0(\pg.n3038_adj_1754 ), 
    .C0(\pg.n29010 ), .B0(\pg.n3037_adj_1750 ), .A0(\pg.n3039_adj_1746 ), 
    .F0(\pg.n29093 ), .F1(\pg.n22_adj_2310 ));
  pg_SLICE_2395 \pg.SLICE_2395 ( .D1(\pg.n2951_adj_1758 ), 
    .C1(\pg.n2939_adj_1793 ), .A1(\pg.n2983_adj_3090[10] ), 
    .D0(\pg.n2887_adj_3091[10] ), .C0(\pg.n2843_adj_1845 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2939_adj_1793 ), .F1(\pg.n3035 ));
  pg_SLICE_2397 \pg.SLICE_2397 ( .D1(\pg.n2983_adj_3090[8] ), 
    .C1(\pg.n2941_adj_1795 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[8] ), .C0(\pg.n2855_adj_1819 ), 
    .B0(\pg.n2845_adj_1862 ), .F0(\pg.n2941_adj_1795 ), 
    .F1(\pg.n3037_adj_1750 ));
  pg_SLICE_2399 \pg.SLICE_2399 ( .D1(\pg.n2983_adj_3090[7] ), 
    .C1(\pg.n2942_adj_1797 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2855_adj_1819 ), .C0(\pg.n2846_adj_1864 ), 
    .A0(\pg.n2887_adj_3091[7] ), .F0(\pg.n2942_adj_1797 ), 
    .F1(\pg.n3038_adj_1754 ));
  pg_SLICE_2402 \pg.SLICE_2402 ( .D1(\pg.n2887_adj_3091[6] ), 
    .C1(\pg.n2847_adj_2277 ), .A1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[6] ), .C0(\pg.n2751_adj_2248 ), 
    .B0(\pg.n2759_adj_1868 ), .F0(\pg.n2847_adj_2277 ), 
    .F1(\pg.n2943_adj_1799 ));
  pg_SLICE_2403 \pg.SLICE_2403 ( .D1(\pg.n2951_adj_1758 ), 
    .C1(\pg.n2944_adj_1801 ), .B1(\pg.n2983_adj_3090[5] ), 
    .D0(\pg.n2887_adj_3091[5] ), .C0(\pg.n2848_adj_2274 ), 
    .A0(\pg.n2855_adj_1819 ), .F0(\pg.n2944_adj_1801 ), 
    .F1(\pg.n3040_adj_1748 ));
  pg_SLICE_2404 \pg.SLICE_2404 ( .D1(\pg.n3040_adj_1748 ), 
    .C1(\pg.n6_adj_2308 ), .B1(\pg.n3042_adj_1744 ), .A1(\pg.n3041_adj_1742 ), 
    .D0(\pg.n2983_adj_3090[2] ), .C0(\pg.n2951_adj_1758 ), 
    .B0(\pg.counter[1]_2 ), .A0(\pg.n152[0] ), .F0(\pg.n6_adj_2308 ), 
    .F1(\pg.n29010 ));
  pg_SLICE_2405 \pg.SLICE_2405 ( .D1(\pg.n2983_adj_3090[3] ), 
    .C1(\pg.n2946_adj_1803 ), .A1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[3] ), .C0(\pg.n2855_adj_1819 ), .A0(\pg.n152[1] ), 
    .F0(\pg.n2946_adj_1803 ), .F1(\pg.n3042_adj_1744 ));
  pg_SLICE_2407 \pg.SLICE_2407 ( .D1(\pg.n2983_adj_3090[4] ), 
    .C1(\pg.n2945_adj_1805 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[4] ), .C0(\pg.n2849_adj_2272 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2945_adj_1805 ), 
    .F1(\pg.n3041_adj_1742 ));
  pg_SLICE_2409 \pg.SLICE_2409 ( .D1(\pg.n2311[30] ), .C1(\pg.n2247 ), 
    .A1(\pg.n2279_adj_1807 ), .D0(\pg.n2215_adj_3048[30] ), .C0(\pg.n2151 ), 
    .A0(\pg.n2183_adj_1883 ), .F0(\pg.n2247 ), .F1(\pg.n2343 ));
  pg_SLICE_2411 \pg.SLICE_2411 ( .D1(\pg.n2279_adj_1807 ), .C1(\pg.n2254 ), 
    .A1(\pg.n2311[23] ), .C0(\pg.n2158 ), .B0(\pg.n2215_adj_3048[23] ), 
    .A0(\pg.n2183_adj_1883 ), .F0(\pg.n2254 ), .F1(\pg.n2350 ));
  pg_SLICE_2414 \pg.SLICE_2414 ( .D1(\pg.n3031 ), .C1(\pg.n3032 ), 
    .B1(\pg.n3028 ), .A1(\pg.n3034 ), .D0(\pg.n2983_adj_3090[13] ), 
    .C0(\pg.n2936_adj_1811 ), .B0(\pg.n2951_adj_1758 ), .F0(\pg.n3032 ), 
    .F1(\pg.n34_adj_2307 ));
  pg_SLICE_2416 \pg.SLICE_2416 ( .D1(\pg.n2887_adj_3091[13] ), 
    .C1(\pg.n2840_adj_1855 ), .B1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[13] ), .C0(\pg.n2744_adj_1896 ), 
    .B0(\pg.n2759_adj_1868 ), .F0(\pg.n2840_adj_1855 ), 
    .F1(\pg.n2936_adj_1811 ));
  pg_SLICE_2417 \pg.SLICE_2417 ( .D1(\pg.n2983_adj_3090[14] ), 
    .C1(\pg.n2935_adj_1813 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[14] ), .C0(\pg.n2839_adj_1836 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2935_adj_1813 ), .F1(\pg.n3031 ));
  pg_SLICE_2419 \pg.SLICE_2419 ( .D1(\pg.n2983_adj_3090[11] ), 
    .C1(\pg.n2938_adj_1815 ), .A1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2855_adj_1819 ), .C0(\pg.n2842_adj_1849 ), 
    .B0(\pg.n2887_adj_3091[11] ), .F0(\pg.n2938_adj_1815 ), .F1(\pg.n3034 ));
  pg_SLICE_2421 \pg.SLICE_2421 ( .D1(\pg.n2855_adj_1819 ), 
    .C1(\pg.n2834_adj_1817 ), .B1(\pg.n2887_adj_3091[19] ), 
    .D0(\pg.n2791_adj_3092[19] ), .C0(\pg.n2738_adj_1915 ), 
    .A0(\pg.n2759_adj_1868 ), .F0(\pg.n2834_adj_1817 ), 
    .F1(\pg.n2930_adj_1787 ));
  pg_SLICE_2424 \pg.SLICE_2424 ( .D1(\pg.n31_adj_2288 ), 
    .C1(\pg.n34_adj_2284 ), .B1(\pg.n32_adj_2286 ), .A1(\pg.n33_adj_2287 ), 
    .D0(\pg.n2825_adj_1826 ), .C0(\pg.n29041 ), .B0(\pg.n2826_adj_1830 ), 
    .A0(\pg.n30_adj_2281 ), .F0(\pg.n34_adj_2284 ), .F1(\pg.n2855_adj_1819 ));
  pg_SLICE_2426 \pg.SLICE_2426 ( .D1(\pg.n2183_adj_1883 ), 
    .C1(\pg.n2164_adj_833 ), .A1(\pg.n2215_adj_3048[17] ), 
    .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2068 ), .B0(\pg.n2119_adj_3052[17] ), 
    .F0(\pg.n2164_adj_833 ), .F1(\pg.n2260 ));
  pg_SLICE_2428 \pg.SLICE_2428 ( .D1(\pg.n2215_adj_3048[16] ), 
    .C1(\pg.n2165_adj_2006 ), .B1(\pg.n2183_adj_1883 ), 
    .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2069 ), .A0(\pg.n2119_adj_3052[16] ), 
    .F0(\pg.n2165_adj_2006 ), .F1(\pg.n2261 ));
  pg_SLICE_2431 \pg.SLICE_2431 ( .D1(\pg.n2279_adj_1807 ), .C1(\pg.n2262 ), 
    .B1(\pg.n2311[15] ), .D0(\pg.n2215_adj_3048[15] ), 
    .C0(\pg.n2166_adj_2008 ), .A0(\pg.n2183_adj_1883 ), .F0(\pg.n2262 ), 
    .F1(\pg.n2358 ));
  pg_SLICE_2437 \pg.SLICE_2437 ( .D1(\pg.n2887_adj_3091[17] ), 
    .C1(\pg.n2836_adj_1843 ), .B1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[17] ), .C0(\pg.n2740_adj_1869 ), 
    .B0(\pg.n2759_adj_1868 ), .F0(\pg.n2836_adj_1843 ), 
    .F1(\pg.n2932_adj_1809 ));
  pg_SLICE_2440 \pg.SLICE_2440 ( .D1(\pg.n2938_adj_1815 ), .C1(\pg.n29090 ), 
    .B1(\pg.n2924_adj_1779 ), .A1(\pg.n2939_adj_1793 ), 
    .D0(\pg.n2940_adj_1861 ), .C0(\pg.n28988 ), .B0(\pg.n2941_adj_1795 ), 
    .A0(\pg.n2942_adj_1797 ), .F0(\pg.n29090 ), .F1(\pg.n21_adj_2297 ));
  pg_SLICE_2443 \pg.SLICE_2443 ( .D1(\pg.n2887_adj_3091[9] ), 
    .C1(\pg.n2844_adj_1859 ), .B1(\pg.n2855_adj_1819 ), 
    .D0(\pg.n2791_adj_3092[9] ), .C0(\pg.n2748_adj_1936 ), 
    .B0(\pg.n2759_adj_1868 ), .F0(\pg.n2844_adj_1859 ), 
    .F1(\pg.n2940_adj_1861 ));
  pg_SLICE_2448 \pg.SLICE_2448 ( .D0(\pg.n2838_adj_1851 ), 
    .C0(\pg.n2836_adj_1843 ), .B0(\pg.n2832_adj_1840 ), 
    .A0(\pg.n2835_adj_1832 ), .F0(\pg.n31_adj_2288 ));
  pg_SLICE_2450 \pg.SLICE_2450 ( .D1(\pg.n2791_adj_3092[4] ), 
    .C1(\pg.n2759_adj_1868 ), .B1(\pg.n152[2] ), .D0(\pg.n29_adj_2266 ), 
    .C0(\pg.n32_adj_2254 ), .B0(\pg.n30_adj_2255 ), .A0(\pg.n31_adj_2265 ), 
    .F0(\pg.n2759_adj_1868 ), .F1(\pg.n2849_adj_2272 ));
  pg_SLICE_2451 \pg.SLICE_2451 ( .D1(\pg.n2791_adj_3092[15] ), 
    .C1(\pg.n2742_adj_1875 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[15] ), .C0(\pg.n2646_adj_1957 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2742_adj_1875 ), 
    .F1(\pg.n2838_adj_1851 ));
  pg_SLICE_2453 \pg.SLICE_2453 ( .D0(\pg.n2261 ), .C0(\pg.n2265 ), 
    .B0(\pg.n358 ), .F0(\pg.n7_adj_1878 ));
  pg_SLICE_2454 \pg.SLICE_2454 ( .D1(\pg.n357 ), .C1(\pg.n2183_adj_1883 ), 
    .B1(\pg.n2215_adj_3048[12] ), .D0(\pg.n21_adj_2101 ), 
    .C0(\pg.n20_adj_2065 ), .A0(\pg.n19_adj_2066 ), .F0(\pg.n2183_adj_1883 ), 
    .F1(\pg.n2265 ));
  pg_SLICE_2456 \pg.SLICE_2456 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2168 ), 
    .B1(\pg.n2215_adj_3048[13] ), .D0(\pg.n356 ), .C0(\pg.n2087_adj_2029 ), 
    .A0(\pg.n2119_adj_3052[13] ), .F0(\pg.n2168 ), .F1(\pg.n2264 ));
  pg_SLICE_2457 \pg.SLICE_2457 ( .D0(\pg.n2247 ), .C0(\pg.n2248 ), 
    .B0(\pg.n2252 ), .A0(\pg.n2257 ), .F0(\pg.n22_adj_1880 ));
  pg_SLICE_2458 \pg.SLICE_2458 ( .D1(\pg.n2215_adj_3048[20] ), .C1(\pg.n2161 ), 
    .B1(\pg.n2183_adj_1883 ), .C0(\pg.n2065 ), .B0(\pg.n2087_adj_2029 ), 
    .A0(\pg.n2119_adj_3052[20] ), .F0(\pg.n2161 ), .F1(\pg.n2257 ));
  pg_SLICE_2460 \pg.SLICE_2460 ( .D1(\pg.n2183_adj_1883 ), 
    .C1(\pg.n2163_adj_834 ), .A1(\pg.n2215_adj_3048[18] ), 
    .D0(\pg.n2119_adj_3052[18] ), .C0(\pg.n2067_adj_148 ), 
    .A0(\pg.n2087_adj_2029 ), .F0(\pg.n2163_adj_834 ), .F1(\pg.n2259 ));
  pg_SLICE_2462 \pg.SLICE_2462 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2162 ), 
    .A1(\pg.n2215_adj_3048[19] ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2066 ), 
    .A0(\pg.n2119_adj_3052[19] ), .F0(\pg.n2162 ), .F1(\pg.n2258_adj_123 ));
  pg_SLICE_2464 \pg.SLICE_2464 ( .D1(\pg.n2157 ), .C1(\pg.n2152 ), 
    .B1(\pg.n2159 ), .A1(\pg.n2161 ), .D0(\pg.n2087_adj_2029 ), 
    .C0(\pg.n2119_adj_3052[29] ), .B0(\pg.n2056 ), .F0(\pg.n2152 ), 
    .F1(\pg.n20_adj_2065 ));
  pg_SLICE_2465 \pg.SLICE_2465 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2153 ), 
    .B1(\pg.n2215_adj_3048[28] ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2057 ), 
    .A0(\pg.n2119_adj_3052[28] ), .F0(\pg.n2153 ), .F1(\pg.n2249 ));
  pg_SLICE_2467 \pg.SLICE_2467 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2154 ), 
    .B1(\pg.n2215_adj_3048[27] ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2058 ), 
    .B0(\pg.n2119_adj_3052[27] ), .F0(\pg.n2154 ), .F1(\pg.n2250 ));
  pg_SLICE_2470 \pg.SLICE_2470 ( .D1(\pg.n2087_adj_2029 ), .C1(\pg.n2059 ), 
    .B1(\pg.n2119_adj_3052[26] ), .D0(\pg.n1991_adj_2013 ), .C0(\pg.n1963 ), 
    .B0(\pg.n2023_adj_3059[26] ), .F0(\pg.n2059 ), .F1(\pg.n2155 ));
  pg_SLICE_2471 \pg.SLICE_2471 ( .D1(\pg.n2183_adj_1883 ), .C1(\pg.n2156 ), 
    .B1(\pg.n2215_adj_3048[25] ), .D0(\pg.n2087_adj_2029 ), .C0(\pg.n2060 ), 
    .A0(\pg.n2119_adj_3052[25] ), .F0(\pg.n2156 ), .F1(\pg.n2252 ));
  pg_SLICE_2476 \pg.SLICE_2476 ( .D0(\pg.n2824_adj_1838 ), 
    .C0(\pg.n2823_adj_1828 ), .B0(\pg.n2833_adj_1820 ), 
    .A0(\pg.n2837_adj_1822 ), .F0(\pg.n33_adj_2287 ));
  pg_SLICE_2477 \pg.SLICE_2477 ( .D1(\pg.n2791_adj_3092[20] ), 
    .C1(\pg.n2737_adj_1886 ), .A1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[20] ), .C0(\pg.n2641_adj_1965 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2737_adj_1886 ), 
    .F1(\pg.n2833_adj_1820 ));
  pg_SLICE_2479 \pg.SLICE_2479 ( .D1(\pg.n2791_adj_3092[29] ), 
    .C1(\pg.n2728_adj_1888 ), .A1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[29] ), .C0(\pg.n2632_adj_1973 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2728_adj_1888 ), 
    .F1(\pg.n2824_adj_1838 ));
  pg_SLICE_2482 \pg.SLICE_2482 ( .D1(\pg.n2695_adj_3093[16] ), 
    .C1(\pg.n2645_adj_1953 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[16] ), .C0(\pg.n2549_adj_2036 ), 
    .B0(\pg.n2567_adj_1989 ), .F0(\pg.n2645_adj_1953 ), 
    .F1(\pg.n2741_adj_1890 ));
  pg_SLICE_2483 \pg.SLICE_2483 ( .D1(\pg.n2791_adj_3092[14] ), 
    .C1(\pg.n2743_adj_1892 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[14] ), .C0(\pg.n2647_adj_1969 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2743_adj_1892 ), 
    .F1(\pg.n2839_adj_1836 ));
  pg_SLICE_2484 \pg.SLICE_2484 ( .D1(\pg.n2738_adj_1915 ), 
    .C1(\pg.n2729_adj_1907 ), .B1(\pg.n2730_adj_1905 ), 
    .A1(\pg.n2740_adj_1869 ), .D0(\pg.n2831_adj_1900 ), 
    .C0(\pg.n2840_adj_1855 ), .B0(\pg.n2829_adj_1853 ), 
    .A0(\pg.n2839_adj_1836 ), .F0(\pg.n32_adj_2286 ), .F1(\pg.n29_adj_2266 ));
  pg_SLICE_2485 \pg.SLICE_2485 ( .D1(\pg.n2791_adj_3092[24] ), 
    .C1(\pg.n2733_adj_1894 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[24] ), .C0(\pg.n2637_adj_1963 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2733_adj_1894 ), 
    .F1(\pg.n2829_adj_1853 ));
  pg_SLICE_2488 \pg.SLICE_2488 ( .D1(\pg.n2695_adj_3093[13] ), 
    .C1(\pg.n2648_adj_1975 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[13] ), .C0(\pg.n2552_adj_2042 ), 
    .A0(\pg.n2567_adj_1989 ), .F0(\pg.n2648_adj_1975 ), 
    .F1(\pg.n2744_adj_1896 ));
  pg_SLICE_2489 \pg.SLICE_2489 ( .D1(\pg.n2791_adj_3092[22] ), 
    .C1(\pg.n2735_adj_1898 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[22] ), .C0(\pg.n2639_adj_1951 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2735_adj_1898 ), 
    .F1(\pg.n2831_adj_1900 ));
  pg_SLICE_2490 \pg.SLICE_2490 ( .D1(\pg.n2983_adj_3090[22] ), 
    .C1(\pg.n2927_adj_2301 ), .B1(\pg.n2951_adj_1758 ), 
    .D0(\pg.n2887_adj_3091[22] ), .C0(\pg.n2831_adj_1900 ), 
    .B0(\pg.n2855_adj_1819 ), .F0(\pg.n2927_adj_2301 ), .F1(\pg.n3023 ));
  pg_SLICE_2492 \pg.SLICE_2492 ( .D1(\pg.n2087_adj_2029 ), .C1(\pg.n2064 ), 
    .B1(\pg.n2119_adj_3052[21] ), .D0(\pg.n1991_adj_2013 ), 
    .C0(\pg.n1968_adj_386 ), .B0(\pg.n2023_adj_3059[21] ), .F0(\pg.n2064 ), 
    .F1(\pg.n2160_adj_119 ));
  pg_SLICE_2493 \pg.SLICE_2493 ( .D1(\pg.n2791_adj_3092[27] ), 
    .C1(\pg.n2730_adj_1905 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[27] ), .C0(\pg.n2634_adj_1949 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2730_adj_1905 ), 
    .F1(\pg.n2826_adj_1830 ));
  pg_SLICE_2495 \pg.SLICE_2495 ( .D1(\pg.n2791_adj_3092[28] ), 
    .C1(\pg.n2729_adj_1907 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[28] ), .C0(\pg.n2633_adj_1945 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2729_adj_1907 ), 
    .F1(\pg.n2825_adj_1826 ));
  pg_SLICE_2498 \pg.SLICE_2498 ( .D1(\pg.n2632_adj_1973 ), 
    .C1(\pg.n2631_adj_1967 ), .B1(\pg.n2638_adj_1961 ), 
    .A1(\pg.n2634_adj_1949 ), .D0(\pg.n2828_adj_1847 ), 
    .C0(\pg.n2830_adj_1857 ), .B0(\pg.n2827_adj_1824 ), 
    .A0(\pg.n2834_adj_1817 ), .F0(\pg.n30_adj_2281 ), .F1(\pg.n27_adj_2244 ));
  pg_SLICE_2499 \pg.SLICE_2499 ( .D1(\pg.n2791_adj_3092[23] ), 
    .C1(\pg.n2734_adj_1911 ), .A1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[23] ), .C0(\pg.n2638_adj_1961 ), 
    .A0(\pg.n2663_adj_1944 ), .F0(\pg.n2734_adj_1911 ), 
    .F1(\pg.n2830_adj_1857 ));
  pg_SLICE_2501 \pg.SLICE_2501 ( .D1(\pg.n2791_adj_3092[25] ), 
    .C1(\pg.n2732_adj_1913 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[25] ), .C0(\pg.n2636_adj_1977 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2732_adj_1913 ), 
    .F1(\pg.n2828_adj_1847 ));
  pg_SLICE_2504 \pg.SLICE_2504 ( .D1(\pg.n2663_adj_1944 ), 
    .C1(\pg.n2642_adj_1942 ), .A1(\pg.n2695_adj_3093[19] ), 
    .D0(\pg.n2599_adj_3094[19] ), .C0(\pg.n2546_adj_2022 ), 
    .A0(\pg.n2567_adj_1989 ), .F0(\pg.n2642_adj_1942 ), 
    .F1(\pg.n2738_adj_1915 ));
  pg_SLICE_2505 \pg.SLICE_2505 ( .D1(\pg.n2791_adj_3092[11] ), 
    .C1(\pg.n2746_adj_1917 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[11] ), .C0(\pg.n2650_adj_1981 ), 
    .A0(\pg.n2663_adj_1944 ), .F0(\pg.n2746_adj_1917 ), 
    .F1(\pg.n2842_adj_1849 ));
  pg_SLICE_2508 \pg.SLICE_2508 ( .D1(\pg.n2695_adj_3093[12] ), 
    .C1(\pg.n2649_adj_1971 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[12] ), .C0(\pg.n2553_adj_2048 ), 
    .B0(\pg.n2567_adj_1989 ), .F0(\pg.n2649_adj_1971 ), 
    .F1(\pg.n2745_adj_1919 ));
  pg_SLICE_2509 \pg.SLICE_2509 ( .D1(\pg.n2791_adj_3092[7] ), 
    .C1(\pg.n2750_adj_1934 ), .A1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[7] ), .C0(\pg.n2654_adj_2232 ), 
    .B0(\pg.n2663_adj_1944 ), .F0(\pg.n2750_adj_1934 ), 
    .F1(\pg.n2846_adj_1864 ));
  pg_SLICE_2510 \pg.SLICE_2510 ( .D1(\pg.n2847_adj_2277 ), 
    .C1(\pg.n8_adj_2275 ), .B1(\pg.n2846_adj_1864 ), .A1(\pg.n2844_adj_1859 ), 
    .D0(\pg.n152[1] ), .C0(\pg.n2848_adj_2274 ), .B0(\pg.n2849_adj_2272 ), 
    .F0(\pg.n8_adj_2275 ), .F1(\pg.n5_adj_2278 ));
  pg_SLICE_2512 \pg.SLICE_2512 ( .D1(\pg.n2695_adj_3093[9] ), 
    .C1(\pg.n2652_adj_1985 ), .A1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[9] ), .C0(\pg.n2556_adj_2221 ), 
    .B0(\pg.n2567_adj_1989 ), .F0(\pg.n2652_adj_1985 ), 
    .F1(\pg.n2748_adj_1936 ));
  pg_SLICE_2513 \pg.SLICE_2513 ( .D1(\pg.n2791_adj_3092[10] ), 
    .C1(\pg.n2747_adj_1938 ), .B1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[10] ), .C0(\pg.n2651_adj_1983 ), 
    .A0(\pg.n2663_adj_1944 ), .F0(\pg.n2747_adj_1938 ), 
    .F1(\pg.n2843_adj_1845 ));
  pg_SLICE_2515 \pg.SLICE_2515 ( .D1(\pg.n2695_adj_3093[17] ), 
    .C1(\pg.n2644_adj_1947 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[17] ), .C0(\pg.n2548_adj_1992 ), 
    .B0(\pg.n2567_adj_1989 ), .F0(\pg.n2644_adj_1947 ), 
    .F1(\pg.n2740_adj_1869 ));
  pg_SLICE_2518 \pg.SLICE_2518 ( .D1(\pg.n27_adj_2244 ), 
    .C1(\pg.n30_adj_2241 ), .B1(\pg.n29_adj_2243 ), .A1(\pg.n28_adj_2242 ), 
    .D0(\pg.n2645_adj_1953 ), .C0(\pg.n18_adj_2239 ), .B0(\pg.n2637_adj_1963 ), 
    .A0(\pg.n2641_adj_1965 ), .F0(\pg.n30_adj_2241 ), .F1(\pg.n2663_adj_1944 ));
  pg_SLICE_2520 \pg.SLICE_2520 ( .D1(\pg.n2733_adj_1894 ), 
    .C1(\pg.n2737_adj_1886 ), .B1(\pg.n2731_adj_1909 ), 
    .A1(\pg.n2734_adj_1911 ), .D0(\pg.n2742_adj_1875 ), 
    .C0(\pg.n2735_adj_1898 ), .B0(\pg.n2741_adj_1890 ), 
    .A0(\pg.n2739_adj_1873 ), .F0(\pg.n31_adj_2265 ), .F1(\pg.n30_adj_2255 ));
  pg_SLICE_2521 \pg.SLICE_2521 ( .D1(\pg.n2695_adj_3093[18] ), 
    .C1(\pg.n2643_adj_1955 ), .A1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2567_adj_1989 ), .C0(\pg.n2599_adj_3094[18] ), 
    .B0(\pg.n2547_adj_1987 ), .F0(\pg.n2643_adj_1955 ), 
    .F1(\pg.n2739_adj_1873 ));
  pg_SLICE_2523 \pg.SLICE_2523 ( .D1(rgb_c_3), .C1(\pg.rgb_c_0_N_99 ), 
    .D0(\row[8] ), .C0(\pg.n6_adj_2646 ), .B0(\pg.n7_adj_2647 ), .A0(\row[9] ), 
    .F0(\pg.rgb_c_0_N_99 ), .F1(rgb_c_1));
  pg_SLICE_2524 \pg.SLICE_2524 ( .D1(\pg.rgb_c_0_N_99 ), .C1(rgb_c_3), 
    .A1(rgb_c_0_N_98), .D0(rgb_c_3_N_92), .C0(\pg.rgb_c_3_N_94 ), 
    .B0(\col[8] ), .A0(\pg.rgb_c_3_N_93 ), .F0(rgb_c_3), .F1(rgb_c_2));
  pg_SLICE_2525 \pg.SLICE_2525 ( .D0(rgb_c_3), .C0(rgb_c_0_N_98), 
    .B0(\pg.rgb_c_0_N_99 ), .F0(rgb_c_0));
  myvga_SLICE_2526 \myvga.SLICE_2526 ( .D1(\myvga.n30533 ), 
    .C1(\myvga.n19972 ), .B1(\row[9] ), .A1(\col[9] ), .C0(\col[7] ), 
    .A0(\col[8] ), .F0(\myvga.n19972 ), .F1(rgb_c_0_N_98));
  pg_SLICE_2527 \pg.SLICE_2527 ( .D1(\pg.n2695_adj_3093[26] ), 
    .C1(\pg.n2635_adj_1959 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[26] ), .C0(\pg.n2539_adj_1994 ), 
    .A0(\pg.n2567_adj_1989 ), .F0(\pg.n2635_adj_1959 ), 
    .F1(\pg.n2731_adj_1909 ));
  pg_SLICE_2529 \pg.SLICE_2529 ( .D1(\pg.n2695_adj_3093[30] ), 
    .C1(\pg.n2631_adj_1967 ), .A1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[30] ), .C0(\pg.n2535_adj_1996 ), 
    .B0(\pg.n2567_adj_1989 ), .F0(\pg.n2631_adj_1967 ), 
    .F1(\pg.n2727_adj_1884 ));
  pg_SLICE_2532 \pg.SLICE_2532 ( .D1(\pg.n2599_adj_3094[14] ), 
    .C1(\pg.n2551_adj_2046 ), .A1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[14] ), .C0(\pg.n2455_adj_2095 ), 
    .A0(\pg.n2471_adj_2056 ), .F0(\pg.n2551_adj_2046 ), 
    .F1(\pg.n2647_adj_1969 ));
  pg_SLICE_2534 \pg.SLICE_2534 ( .D1(\pg.n2745_adj_1919 ), .C1(\pg.n29227 ), 
    .B1(\pg.n2728_adj_1888 ), .A1(\pg.n2744_adj_1896 ), 
    .D0(\pg.n2746_adj_1917 ), .C0(\pg.n29072 ), .B0(\pg.n2748_adj_1936 ), 
    .A0(\pg.n2747_adj_1938 ), .F0(\pg.n29227 ), .F1(\pg.n19_adj_2253 ));
  pg_SLICE_2535 \pg.SLICE_2535 ( .D1(\pg.n2599_adj_3094[28] ), 
    .C1(\pg.n2537_adj_1990 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[28] ), .C0(\pg.n2441_adj_2063 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2537_adj_1990 ), 
    .F1(\pg.n2633_adj_1945 ));
  pg_SLICE_2536 \pg.SLICE_2536 ( .D0(\pg.n2633_adj_1945 ), 
    .C0(\pg.n2635_adj_1959 ), .B0(\pg.n2644_adj_1947 ), 
    .A0(\pg.n2643_adj_1955 ), .F0(\pg.n29_adj_2243 ));
  pg_SLICE_2538 \pg.SLICE_2538 ( .D1(\pg.n25_adj_2228 ), 
    .C1(\pg.n28_adj_2225 ), .B1(\pg.n27_adj_2227 ), .A1(\pg.n26_adj_2226 ), 
    .D0(\pg.n2543_adj_2016 ), .C0(\pg.n2547_adj_1987 ), 
    .B0(\pg.n2539_adj_1994 ), .A0(\pg.n2545_adj_2040 ), .F0(\pg.n28_adj_2225 ), 
    .F1(\pg.n2567_adj_1989 ));
  pg_SLICE_2540 \pg.SLICE_2540 ( .D1(\pg.n2503_adj_3098[26] ), 
    .C1(\pg.n2443_adj_2083 ), .B1(\pg.n2471_adj_2056 ), 
    .C0(\pg.n2347_adj_2134 ), .B0(\pg.n2375_adj_2108 ), 
    .A0(\pg.n2407_adj_3060[26] ), .F0(\pg.n2443_adj_2083 ), 
    .F1(\pg.n2539_adj_1994 ));
  pg_SLICE_2543 \pg.SLICE_2543 ( .D1(\pg.n2599_adj_3094[27] ), 
    .C1(\pg.n2538_adj_1998 ), .A1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[27] ), .C0(\pg.n2442_adj_2069 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2538_adj_1998 ), 
    .F1(\pg.n2634_adj_1949 ));
  pg_SLICE_2545 \pg.SLICE_2545 ( .D1(\pg.n2567_adj_1989 ), 
    .C1(\pg.n2536_adj_2000 ), .B1(\pg.n2599_adj_3094[29] ), 
    .D0(\pg.n2471_adj_2056 ), .C0(\pg.n2440_adj_2087 ), 
    .A0(\pg.n2503_adj_3098[29] ), .F0(\pg.n2536_adj_2000 ), 
    .F1(\pg.n2632_adj_1973 ));
  pg_SLICE_2547 \pg.SLICE_2547 ( .D1(\pg.n2567_adj_1989 ), 
    .C1(\pg.n2542_adj_2002 ), .A1(\pg.n2599_adj_3094[23] ), 
    .D0(\pg.n2503_adj_3098[23] ), .C0(\pg.n2446_adj_2075 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2542_adj_2002 ), 
    .F1(\pg.n2638_adj_1961 ));
  pg_SLICE_2550 \pg.SLICE_2550 ( .D0(\pg.n2640_adj_1979 ), 
    .C0(\pg.n2636_adj_1977 ), .B0(\pg.n2639_adj_1951 ), 
    .A0(\pg.n2642_adj_1942 ), .F0(\pg.n28_adj_2242 ));
  pg_SLICE_2554 \pg.SLICE_2554 ( .D1(\pg.n18_adj_2795 ), .C1(\pg.n20084 ), 
    .B1(\pg.n2058 ), .A1(\pg.n2057 ), .D0(\pg.n2070 ), .C0(\pg.n10_adj_2794 ), 
    .B0(\pg.n2065 ), .A0(\pg.n2066 ), .F0(\pg.n20084 ), .F1(\pg.n20_adj_2798 ));
  pg_SLICE_2555 \pg.SLICE_2555 ( .D1(\pg.n2599_adj_3094[21] ), 
    .C1(\pg.n2544_adj_2014 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2471_adj_2056 ), .C0(\pg.n2448_adj_2073 ), 
    .A0(\pg.n2503_adj_3098[21] ), .F0(\pg.n2544_adj_2014 ), 
    .F1(\pg.n2640_adj_1979 ));
  pg_SLICE_2557 \pg.SLICE_2557 ( .D1(\pg.n2599_adj_3094[22] ), 
    .C1(\pg.n2543_adj_2016 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[22] ), .C0(\pg.n2447_adj_2081 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2543_adj_2016 ), 
    .F1(\pg.n2639_adj_1951 ));
  pg_SLICE_2559 \pg.SLICE_2559 ( .D1(\pg.n1639_adj_3095[18] ), 
    .C1(\pg.n1607_adj_2020 ), .A1(\pg.n351_adj_2018 ), 
    .D0(\pg.n1579_adj_2209 ), .C0(\pg.n10_adj_2757 ), .B0(\pg.n1575_adj_2118 ), 
    .F0(\pg.n1607_adj_2020 ), .F1(\pg.n1683_adj_2021 ));
  pg_SLICE_2562 \pg.SLICE_2562 ( .D1(\pg.n2503_adj_3098[19] ), 
    .C1(\pg.n2450_adj_2060 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2354_adj_2106 ), 
    .B0(\pg.n2407_adj_3060[19] ), .F0(\pg.n2450_adj_2060 ), 
    .F1(\pg.n2546_adj_2022 ));
  pg_SLICE_2563 \pg.SLICE_2563 ( .D1(\pg.n1799_adj_2028 ), 
    .C1(\pg.n1779_adj_2026 ), .B1(\pg.n1831_adj_3097[18] ), 
    .D0(\pg.n1703_adj_2025 ), .C0(\pg.n1683_adj_2021 ), 
    .B0(\pg.n1735_adj_3096[18] ), .F0(\pg.n1779_adj_2026 ), 
    .F1(\pg.n1875_adj_1726 ));
  pg_SLICE_2564 \pg.SLICE_2564 ( .D0(\pg.n1774_adj_2444 ), 
    .C0(\pg.n10_adj_2771 ), .B0(\pg.n1779_adj_2026 ), .A0(\pg.n1775_adj_2490 ), 
    .F0(\pg.n20100 ));
  pg_SLICE_2566 \pg.SLICE_2566 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1971_adj_585 ), .B1(\pg.n2023_adj_3059[18] ), 
    .C0(\pg.n1875_adj_1726 ), .B0(\pg.n1895_adj_2012 ), 
    .A0(\pg.n1927_adj_3074[18] ), .F0(\pg.n1971_adj_585 ), 
    .F1(\pg.n2067_adj_148 ));
  pg_SLICE_2572 \pg.SLICE_2572 ( .D1(\pg.n2156 ), .C1(\pg.n20078 ), 
    .B1(\pg.n2160_adj_119 ), .A1(\pg.n2158 ), .D0(\pg.n2163_adj_834 ), 
    .C0(\pg.n10_adj_2062 ), .B0(\pg.n2162 ), .A0(\pg.n2167 ), .F0(\pg.n20078 ), 
    .F1(\pg.n19_adj_2066 ));
  pg_SLICE_2573 \pg.SLICE_2573 ( .D1(\pg.n1831_adj_3097[17] ), 
    .C1(\pg.n1780_adj_2032 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[17] ), .C0(\pg.n1703_adj_2025 ), 
    .A0(\pg.n352_adj_2030 ), .F0(\pg.n1780_adj_2032 ), 
    .F1(\pg.n1876_adj_1929 ));
  pg_SLICE_2576 \pg.SLICE_2576 ( .D1(\pg.n1870_adj_1352 ), .C1(\pg.n29177 ), 
    .B1(\pg.n1869_adj_1064 ), .A1(\pg.n1871_adj_1351 ), .D0(\pg.n7_adj_2779 ), 
    .C0(\pg.n8_adj_2777 ), .B0(\pg.n1876_adj_1929 ), .A0(\pg.n1872_adj_1711 ), 
    .F0(\pg.n29177 ), .F1(\pg.n14_adj_2783 ));
  pg_SLICE_2579 \pg.SLICE_2579 ( .D1(\pg.n2599_adj_3094[24] ), 
    .C1(\pg.n2541_adj_2034 ), .A1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[24] ), .C0(\pg.n2445_adj_2071 ), 
    .A0(\pg.n2471_adj_2056 ), .F0(\pg.n2541_adj_2034 ), 
    .F1(\pg.n2637_adj_1963 ));
  pg_SLICE_2582 \pg.SLICE_2582 ( .D1(\pg.n2503_adj_3098[16] ), 
    .C1(\pg.n2453_adj_2077 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2357_adj_288 ), 
    .B0(\pg.n2407_adj_3060[16] ), .F0(\pg.n2453_adj_2077 ), 
    .F1(\pg.n2549_adj_2036 ));
  pg_SLICE_2584 \pg.SLICE_2584 ( .D1(\pg.n1771_adj_2213 ), 
    .C1(\pg.n1769_adj_2165 ), .B1(\pg.n1770_adj_2157 ), 
    .A1(\pg.n1767_adj_2122 ), .D0(\pg.n354_adj_2010 ), 
    .C0(\pg.n1877_adj_1928 ), .B0(\pg.n1873_adj_1710 ), .F0(\pg.n7_adj_2779 ), 
    .F1(\pg.n14_adj_2773 ));
  pg_SLICE_2586 \pg.SLICE_2586 ( .D1(\pg.n1964 ), .C1(\pg.n20088 ), 
    .B1(\pg.n1962 ), .A1(\pg.n1960 ), .D0(\pg.n1973_adj_903 ), 
    .C0(\pg.n10_adj_2788 ), .B0(\pg.n1969_adj_564 ), .A0(\pg.n1968_adj_386 ), 
    .F0(\pg.n20088 ), .F1(\pg.n16_adj_2789 ));
  pg_SLICE_2587 \pg.SLICE_2587 ( .D1(\pg.n2599_adj_3094[20] ), 
    .C1(\pg.n2545_adj_2040 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[20] ), .C0(\pg.n2449_adj_2085 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2545_adj_2040 ), 
    .F1(\pg.n2641_adj_1965 ));
  pg_SLICE_2590 \pg.SLICE_2590 ( .D1(\pg.n2646_adj_1957 ), .C1(\pg.n29218 ), 
    .B1(\pg.n2647_adj_1969 ), .A1(\pg.n2648_adj_1975 ), 
    .D0(\pg.n2651_adj_1983 ), .C0(\pg.n29067 ), .B0(\pg.n2650_adj_1981 ), 
    .A0(\pg.n2649_adj_1971 ), .F0(\pg.n29218 ), .F1(\pg.n18_adj_2239 ));
  pg_SLICE_2591 \pg.SLICE_2591 ( .D1(\pg.n2567_adj_1989 ), 
    .C1(\pg.n2550_adj_2044 ), .B1(\pg.n2599_adj_3094[15] ), 
    .D0(\pg.n2503_adj_3098[15] ), .C0(\pg.n2454_adj_2057 ), 
    .A0(\pg.n2471_adj_2056 ), .F0(\pg.n2550_adj_2044 ), 
    .F1(\pg.n2646_adj_1957 ));
  pg_SLICE_2595 \pg.SLICE_2595 ( .D1(\pg.n2599_adj_3094[11] ), 
    .C1(\pg.n2554_adj_2050 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[11] ), .C0(\pg.n2458_adj_2093 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2554_adj_2050 ), 
    .F1(\pg.n2650_adj_1981 ));
  pg_SLICE_2597 \pg.SLICE_2597 ( .D1(\pg.n2599_adj_3094[10] ), 
    .C1(\pg.n2555_adj_2052 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[10] ), .C0(\pg.n2459_adj_2097 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2555_adj_2052 ), 
    .F1(\pg.n2651_adj_1983 ));
  pg_SLICE_2599 \pg.SLICE_2599 ( .C1(\pg.n2452_adj_2054 ), 
    .B1(\pg.n2503_adj_3098[17] ), .A1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2356_adj_282 ), 
    .B0(\pg.n2407_adj_3060[17] ), .F0(\pg.n2452_adj_2054 ), 
    .F1(\pg.n2548_adj_1992 ));
  pg_SLICE_2600 \pg.SLICE_2600 ( .D1(\pg.n18_adj_2224 ), .C1(\pg.n4_adj_2223 ), 
    .B1(\pg.n2550_adj_2044 ), .A1(\pg.n2548_adj_1992 ), 
    .D0(\pg.n2551_adj_2046 ), .C0(\pg.n5_adj_2222 ), .B0(\pg.n2552_adj_2042 ), 
    .A0(\pg.n2554_adj_2050 ), .F0(\pg.n4_adj_2223 ), .F1(\pg.n25_adj_2228 ));
  pg_SLICE_2604 \pg.SLICE_2604 ( .D0(\pg.n2546_adj_2022 ), 
    .C0(\pg.n2538_adj_1998 ), .B0(\pg.n2537_adj_1990 ), 
    .A0(\pg.n2535_adj_1996 ), .F0(\pg.n27_adj_2227 ));
  pg_SLICE_2608 \pg.SLICE_2608 ( .D1(\pg.n2119_adj_3052[23] ), .C1(\pg.n2062 ), 
    .A1(\pg.n2087_adj_2029 ), .D0(\pg.n1991_adj_2013 ), 
    .C0(\pg.n1966_adj_361 ), .B0(\pg.n2023_adj_3059[23] ), .F0(\pg.n2062 ), 
    .F1(\pg.n2158 ));
  pg_SLICE_2609 \pg.SLICE_2609 ( .D1(\pg.n2503_adj_3098[30] ), 
    .C1(\pg.n2439_adj_2067 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2407_adj_3060[30] ), .C0(\pg.n2343_adj_2132 ), 
    .B0(\pg.n2375_adj_2108 ), .F0(\pg.n2439_adj_2067 ), 
    .F1(\pg.n2535_adj_1996 ));
  pg_SLICE_2610 \pg.SLICE_2610 ( .D1(\pg.n25_adj_2206 ), 
    .C1(\pg.n26_adj_2202 ), .B1(\pg.n24_adj_2205 ), .A1(\pg.n23_adj_2207 ), 
    .D0(\pg.n2447_adj_2081 ), .C0(\pg.n2441_adj_2063 ), 
    .B0(\pg.n2445_adj_2071 ), .A0(\pg.n2448_adj_2073 ), .F0(\pg.n26_adj_2202 ), 
    .F1(\pg.n2471_adj_2056 ));
  pg_SLICE_2613 \pg.SLICE_2613 ( .D1(\pg.n2503_adj_3098[18] ), 
    .C1(\pg.n2451_adj_2079 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2355_adj_283 ), 
    .B0(\pg.n2407_adj_3060[18] ), .F0(\pg.n2451_adj_2079 ), 
    .F1(\pg.n2547_adj_1987 ));
  pg_SLICE_2615 \pg.SLICE_2615 ( .D1(\pg.n2503_adj_3098[13] ), 
    .C1(\pg.n2456_adj_2091 ), .A1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2360_adj_342 ), 
    .A0(\pg.n2407_adj_3060[13] ), .F0(\pg.n2456_adj_2091 ), 
    .F1(\pg.n2552_adj_2042 ));
  pg_SLICE_2618 \pg.SLICE_2618 ( .D1(\pg.n2375_adj_2108 ), 
    .C1(\pg.n2359_adj_343 ), .A1(\pg.n2407_adj_3060[14] ), 
    .D0(\pg.n2311_adj_3066[14] ), .C0(\pg.n2263_adj_2324 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2359_adj_343 ), 
    .F1(\pg.n2455_adj_2095 ));
  pg_SLICE_2619 \pg.SLICE_2619 ( .D1(\pg.n2503_adj_3098[12] ), 
    .C1(\pg.n2457_adj_2099 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2407_adj_3060[12] ), .C0(\pg.n2361_adj_348 ), 
    .B0(\pg.n2375_adj_2108 ), .F0(\pg.n2457_adj_2099 ), 
    .F1(\pg.n2553_adj_2048 ));
  pg_SLICE_2620 \pg.SLICE_2620 ( .D1(\pg.n2555_adj_2052 ), 
    .C1(\pg.n8_adj_2220 ), .B1(\pg.n2556_adj_2221 ), .A1(\pg.n2553_adj_2048 ), 
    .D0(\pg.n152[4] ), .C0(\pg.n2558_adj_2217 ), .B0(\pg.n2557_adj_2219 ), 
    .F0(\pg.n8_adj_2220 ), .F1(\pg.n5_adj_2222 ));
  pg_SLICE_2624 \pg.SLICE_2624 ( .D1(\pg.n2449_adj_2085 ), 
    .C1(\pg.n4_adj_2201 ), .B1(\pg.n2450_adj_2060 ), .A1(\pg.n2453_adj_2077 ), 
    .D0(\pg.n2454_adj_2057 ), .C0(\pg.n5_adj_2200 ), .B0(\pg.n2455_adj_2095 ), 
    .A0(\pg.n2457_adj_2099 ), .F0(\pg.n4_adj_2201 ), .F1(\pg.n23_adj_2207 ));
  pg_SLICE_2626 \pg.SLICE_2626 ( .D1(\pg.n2311_adj_3066[16] ), 
    .C1(\pg.n2261_adj_2256 ), .B1(\pg.n2279_adj_2167 ), 
    .D0(\pg.n2215_adj_3101[16] ), .C0(\pg.n2165_adj_2360 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2261_adj_2256 ), 
    .F1(\pg.n2357_adj_288 ));
  pg_SLICE_2628 \pg.SLICE_2628 ( .D0(\pg.n1672_adj_2110 ), 
    .C0(\pg.n1676_adj_2183 ), .B0(\pg.n1671_adj_2120 ), 
    .A0(\pg.n1675_adj_2211 ), .F0(\pg.n12_adj_2766 ));
  pg_SLICE_2629 \pg.SLICE_2629 ( .D1(\pg.n2375_adj_2108 ), 
    .C1(\pg.n2353_adj_2111 ), .A1(\pg.n2407_adj_3060[20] ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2257_adj_1901 ), 
    .B0(\pg.n2311_adj_3066[20] ), .F0(\pg.n2353_adj_2111 ), 
    .F1(\pg.n2449_adj_2085 ));
  pg_SLICE_2631 \pg.SLICE_2631 ( .D1(\pg.n1831_adj_3097[29] ), 
    .C1(\pg.n1768_adj_2114 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[29] ), .C0(\pg.n1672_adj_2110 ), 
    .B0(\pg.n1703_adj_2025 ), .F0(\pg.n1768_adj_2114 ), 
    .F1(\pg.n1864_adj_1029 ));
  pg_SLICE_2635 \pg.SLICE_2635 ( .D1(\pg.n1543_adj_3099[30] ), 
    .C1(\pg.n1479_adj_2116 ), .B1(\pg.n1511_adj_2104 ), 
    .D0(\pg.n1447_adj_3100[30] ), .C0(\pg.n1415_adj_2150 ), 
    .B0(\pg.n1351_adj_3079[30] ), .A0(\pg.n1319_adj_1056 ), 
    .F0(\pg.n1479_adj_2116 ), .F1(\pg.n1575_adj_2118 ));
  pg_SLICE_2636 \pg.SLICE_2636 ( .D1(\pg.n1703_adj_2025 ), 
    .C1(\pg.n1671_adj_2120 ), .A1(\pg.n1735_adj_3096[30] ), 
    .D0(\pg.n10_adj_2757 ), .C0(\pg.n1579_adj_2209 ), 
    .B0(\pg.n1639_adj_3095[30] ), .A0(\pg.n1575_adj_2118 ), 
    .F0(\pg.n1671_adj_2120 ), .F1(\pg.n1767_adj_2122 ));
  pg_SLICE_2639 \pg.SLICE_2639 ( .D1(\pg.n1895_adj_2012 ), 
    .C1(\pg.n1863_adj_918 ), .B1(\pg.n1927_adj_3074[30] ), 
    .D0(\pg.n1831_adj_3097[30] ), .C0(\pg.n1767_adj_2122 ), 
    .B0(\pg.n1799_adj_2028 ), .F0(\pg.n1863_adj_918 ), .F1(\pg.n1959 ));
  pg_SLICE_2640 \pg.SLICE_2640 ( .D0(\pg.n1868_adj_1065 ), 
    .C0(\pg.n1866_adj_1041 ), .B0(\pg.n1863_adj_918 ), 
    .A0(\pg.n1864_adj_1029 ), .F0(\pg.n15_adj_2784 ));
  pg_SLICE_2641 \pg.SLICE_2641 ( .D1(\pg.n2407_adj_3060[28] ), 
    .C1(\pg.n2345_adj_2124 ), .A1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2249_adj_522 ), 
    .B0(\pg.n2311_adj_3066[28] ), .F0(\pg.n2345_adj_2124 ), 
    .F1(\pg.n2441_adj_2063 ));
  pg_SLICE_2643 \pg.SLICE_2643 ( .D1(\pg.n2407_adj_3060[24] ), 
    .C1(\pg.n2349_adj_2128 ), .B1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2279_adj_2167 ), .C0(\pg.n2253_adj_1170 ), 
    .A0(\pg.n2311_adj_3066[24] ), .F0(\pg.n2349_adj_2128 ), 
    .F1(\pg.n2445_adj_2071 ));
  pg_SLICE_2645 \pg.SLICE_2645 ( .D1(\pg.n2375_adj_2108 ), 
    .C1(\pg.n2352_adj_2130 ), .A1(\pg.n2407_adj_3060[21] ), 
    .D0(\pg.n2311_adj_3066[21] ), .C0(\pg.n2256_adj_1902 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2352_adj_2130 ), 
    .F1(\pg.n2448_adj_2073 ));
  pg_SLICE_2648 \pg.SLICE_2648 ( .D1(\pg.n2311_adj_3066[12] ), 
    .C1(\pg.n2265_adj_2320 ), .B1(\pg.n2279_adj_2167 ), 
    .D0(\pg.n2215_adj_3101[12] ), .C0(\pg.n2169_adj_2370 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2265_adj_2320 ), 
    .F1(\pg.n2361_adj_348 ));
  pg_SLICE_2649 \pg.SLICE_2649 ( .D1(\pg.n2407_adj_3060[15] ), 
    .C1(\pg.n2358_adj_287 ), .A1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2311_adj_3066[15] ), .C0(\pg.n2262_adj_2328 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2358_adj_287 ), 
    .F1(\pg.n2454_adj_2057 ));
  pg_SLICE_2653 \pg.SLICE_2653 ( .D1(\pg.n2407_adj_3060[25] ), 
    .C1(\pg.n2348_adj_2138 ), .B1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2311_adj_3066[25] ), .C0(\pg.n2252_adj_1171 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2348_adj_2138 ), 
    .F1(\pg.n2444_adj_2089 ));
  pg_SLICE_2655 \pg.SLICE_2655 ( .D1(\pg.n2407_adj_3060[23] ), 
    .C1(\pg.n2350_adj_2140 ), .B1(\pg.n2375_adj_2108 ), 
    .D0(\pg.n2311_adj_3066[23] ), .C0(\pg.n2254_adj_1297 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2350_adj_2140 ), 
    .F1(\pg.n2446_adj_2075 ));
  pg_SLICE_2656 \pg.SLICE_2656 ( .D0(\pg.n2451_adj_2079 ), 
    .C0(\pg.n2446_adj_2075 ), .B0(\pg.n2452_adj_2054 ), 
    .A0(\pg.n2442_adj_2069 ), .F0(\pg.n24_adj_2205 ));
  pg_SLICE_2658 \pg.SLICE_2658 ( .D1(\pg.n2311_adj_3066[17] ), 
    .C1(\pg.n2260_adj_2257 ), .B1(\pg.n2279_adj_2167 ), 
    .D0(\pg.n2215_adj_3101[17] ), .C0(\pg.n2164_adj_2364 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2260_adj_2257 ), 
    .F1(\pg.n2356_adj_282 ));
  pg_SLICE_2660 \pg.SLICE_2660 ( .D1(\pg.n2311_adj_3066[18] ), 
    .C1(\pg.n2259_adj_1921 ), .B1(\pg.n2279_adj_2167 ), 
    .D0(\pg.n2215_adj_3101[18] ), .C0(\pg.n2163_adj_2393 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2259_adj_1921 ), 
    .F1(\pg.n2355_adj_283 ));
  pg_SLICE_2661 \pg.SLICE_2661 ( .D1(\pg.n2375_adj_2108 ), 
    .C1(\pg.n2362_adj_347 ), .B1(\pg.n2407_adj_3060[11] ), 
    .D0(\pg.n2311_adj_3066[11] ), .C0(\pg.n2266_adj_2322 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2362_adj_347 ), 
    .F1(\pg.n2458_adj_2093 ));
  pg_SLICE_2664 \pg.SLICE_2664 ( .C1(\pg.n2264_adj_2326 ), 
    .B1(\pg.n2279_adj_2167 ), .A1(\pg.n2311_adj_3066[13] ), 
    .D0(\pg.n2215_adj_3101[13] ), .C0(\pg.n2168_adj_2366 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2264_adj_2326 ), 
    .F1(\pg.n2360_adj_342 ));
  pg_SLICE_2665 \pg.SLICE_2665 ( .D1(\pg.n1255_adj_3078[27] ), 
    .C1(\pg.n1194_adj_2144 ), .A1(\pg.n1223_adj_1050 ), 
    .D0(\pg.n1159_adj_3077[27] ), .C0(\pg.n342_adj_2704 ), .B0(\pg.n19876 ), 
    .A0(\pg.n456 ), .F0(\pg.n1194_adj_2144 ), .F1(\pg.n1290_adj_2146 ));
  pg_SLICE_2667 \pg.SLICE_2667 ( .D1(\pg.n1415_adj_2150 ), 
    .C1(\pg.n1386_adj_2148 ), .B1(\pg.n1447_adj_3100[27] ), 
    .D0(\pg.n1351_adj_3079[27] ), .C0(\pg.n1290_adj_2146 ), 
    .B0(\pg.n1319_adj_1056 ), .F0(\pg.n1386_adj_2148 ), 
    .F1(\pg.n1482_adj_2151 ));
  pg_SLICE_2668 \pg.SLICE_2668 ( .D1(\pg.n1391_adj_2461 ), 
    .C1(\pg.n10_adj_2731 ), .B1(\pg.n1386_adj_2148 ), .A1(\pg.n1387_adj_2196 ), 
    .D0(\pg.n349_adj_2688 ), .C0(\pg.n8_adj_2730 ), .B0(\pg.n1392_adj_2494 ), 
    .A0(\pg.n1388_adj_2174 ), .F0(\pg.n10_adj_2731 ), .F1(\pg.n20120 ));
  pg_SLICE_2670 \pg.SLICE_2670 ( .D1(\pg.n9_adj_2745 ), .C1(\pg.n10_adj_2744 ), 
    .B1(\pg.n1483_adj_2204 ), .A1(\pg.n1482_adj_2151 ), 
    .D0(\pg.n350_adj_2743 ), .C0(\pg.n8_adj_2741 ), .B0(\pg.n1489_adj_2690 ), 
    .A0(\pg.n1485_adj_2268 ), .F0(\pg.n10_adj_2744 ), .F1(\pg.n6_adj_2747 ));
  pg_SLICE_2671 \pg.SLICE_2671 ( .D1(\pg.n1639_adj_3095[27] ), 
    .C1(\pg.n1578_adj_2153 ), .B1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1543_adj_3099[27] ), .C0(\pg.n1482_adj_2151 ), 
    .B0(\pg.n1511_adj_2104 ), .F0(\pg.n1578_adj_2153 ), 
    .F1(\pg.n1674_adj_2155 ));
  pg_SLICE_2672 \pg.SLICE_2672 ( .D1(\pg.n1577_adj_2161 ), .C1(\pg.n20112 ), 
    .B1(\pg.n1578_adj_2153 ), .A1(\pg.n1576_adj_2105 ), 
    .D0(\pg.n1585_adj_2692 ), .C0(\pg.n10_adj_2752 ), .B0(\pg.n1581_adj_2270 ), 
    .A0(\pg.n1580_adj_2181 ), .F0(\pg.n20112 ), .F1(\pg.n10_adj_2757 ));
  pg_SLICE_2676 \pg.SLICE_2676 ( .D1(\pg.n1991_adj_2013 ), .C1(\pg.n1962 ), 
    .B1(\pg.n2023_adj_3059[27] ), .D0(\pg.n1927_adj_3074[27] ), 
    .C0(\pg.n1866_adj_1041 ), .B0(\pg.n1895_adj_2012 ), .F0(\pg.n1962 ), 
    .F1(\pg.n2058 ));
  pg_SLICE_2677 \pg.SLICE_2677 ( .D1(\pg.n1639_adj_3095[28] ), 
    .C1(\pg.n1577_adj_2161 ), .B1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1543_adj_3099[28] ), .C0(\pg.n1481_adj_2159 ), 
    .A0(\pg.n1511_adj_2104 ), .F0(\pg.n1577_adj_2161 ), 
    .F1(\pg.n1673_adj_2163 ));
  pg_SLICE_2680 \pg.SLICE_2680 ( .D1(\pg.n1831_adj_3097[28] ), 
    .C1(\pg.n1769_adj_2165 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[28] ), .C0(\pg.n1673_adj_2163 ), 
    .A0(\pg.n1703_adj_2025 ), .F0(\pg.n1769_adj_2165 ), 
    .F1(\pg.n1865_adj_1028 ));
  pg_SLICE_2683 \pg.SLICE_2683 ( .D1(\pg.n2375_adj_2108 ), 
    .C1(\pg.n2363_adj_467 ), .B1(\pg.n2407_adj_3060[10] ), 
    .D0(\pg.n2311_adj_3066[10] ), .C0(\pg.n2267_adj_2317 ), 
    .B0(\pg.n2279_adj_2167 ), .F0(\pg.n2363_adj_467 ), 
    .F1(\pg.n2459_adj_2097 ));
  pg_SLICE_2685 \pg.SLICE_2685 ( .D1(\pg.n2279_adj_2167 ), 
    .C1(\pg.n2247_adj_513 ), .B1(\pg.n2311_adj_3066[30] ), 
    .D0(\pg.n2151_adj_2348 ), .C0(\pg.n2215_adj_3101[30] ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2247_adj_513 ), 
    .F1(\pg.n2343_adj_2132 ));
  pg_SLICE_2688 \pg.SLICE_2688 ( .D1(\pg.n2215_adj_3101[23] ), 
    .C1(\pg.n2158_adj_2339 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2087_adj_2374 ), .C0(\pg.n2062_adj_2381 ), 
    .A0(\pg.n2119_adj_3102[23] ), .F0(\pg.n2158_adj_2339 ), 
    .F1(\pg.n2254_adj_1297 ));
  pg_SLICE_2690 \pg.SLICE_2690 ( .D1(\pg.n1447_adj_3100[25] ), 
    .C1(\pg.n1388_adj_2174 ), .B1(\pg.n1415_adj_2150 ), 
    .D0(\pg.n1351_adj_3079[25] ), .C0(\pg.n1292_adj_2170 ), 
    .B0(\pg.n1319_adj_1056 ), .F0(\pg.n1388_adj_2174 ), 
    .F1(\pg.n1484_adj_2179 ));
  pg_SLICE_2691 \pg.SLICE_2691 ( .D1(\pg.n2279_adj_2167 ), 
    .C1(\pg.n2258_adj_1922 ), .B1(\pg.n2311_adj_3066[19] ), 
    .D0(\pg.n2215_adj_3101[19] ), .C0(\pg.n2162_adj_2337 ), 
    .B0(\pg.n2183_adj_2332 ), .F0(\pg.n2258_adj_1922 ), 
    .F1(\pg.n2354_adj_2106 ));
  pg_SLICE_2693 \pg.SLICE_2693 ( .D1(\pg.n2362_adj_347 ), 
    .C1(\pg.n8_adj_2171 ), .B1(\pg.n2359_adj_343 ), .A1(\pg.n2361_adj_348 ), 
    .D0(\pg.n152[6] ), .C0(\pg.n2364_adj_466 ), .B0(\pg.n2363_adj_467 ), 
    .F0(\pg.n8_adj_2171 ), .F1(\pg.n5_adj_2172 ));
  pg_SLICE_2697 \pg.SLICE_2697 ( .D1(\pg.n16_adj_2176 ), .C1(\pg.n4_adj_2175 ), 
    .B1(\pg.n2352_adj_2130 ), .A1(\pg.n2356_adj_282 ), .D0(\pg.n2357_adj_288 ), 
    .C0(\pg.n5_adj_2172 ), .B0(\pg.n2358_adj_287 ), .A0(\pg.n2360_adj_342 ), 
    .F0(\pg.n4_adj_2175 ), .F1(\pg.n22_adj_2190 ));
  pg_SLICE_2700 \pg.SLICE_2700 ( .D1(\pg.n1639_adj_3095[25] ), 
    .C1(\pg.n1580_adj_2181 ), .A1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1511_adj_2104 ), .C0(\pg.n1484_adj_2179 ), 
    .A0(\pg.n1543_adj_3099[25] ), .F0(\pg.n1580_adj_2181 ), 
    .F1(\pg.n1676_adj_2183 ));
  pg_SLICE_2703 \pg.SLICE_2703 ( .D1(\pg.n1991_adj_2013 ), .C1(\pg.n1964 ), 
    .B1(\pg.n2023_adj_3059[25] ), .D0(\pg.n1895_adj_2012 ), 
    .C0(\pg.n1868_adj_1065 ), .B0(\pg.n1927_adj_3074[25] ), .F0(\pg.n1964 ), 
    .F1(\pg.n2060 ));
  pg_SLICE_2705 \pg.SLICE_2705 ( .D0(\pg.n2350_adj_2140 ), 
    .C0(\pg.n2347_adj_2134 ), .B0(\pg.n2349_adj_2128 ), 
    .A0(\pg.n2355_adj_283 ), .F0(\pg.n24_adj_2189 ));
  pg_SLICE_2707 \pg.SLICE_2707 ( .D1(\pg.n1351_adj_3079[26] ), 
    .C1(\pg.n1291_adj_2194 ), .B1(\pg.n1319_adj_1056 ), 
    .D0(\pg.n1255_adj_3078[26] ), .C0(\pg.n1195_adj_2192 ), 
    .B0(\pg.n1223_adj_1050 ), .F0(\pg.n1291_adj_2194 ), 
    .F1(\pg.n1387_adj_2196 ));
  pg_SLICE_2708 \pg.SLICE_2708 ( .D1(\pg.n1196_adj_2168 ), 
    .C1(\pg.n1195_adj_2192 ), .D0(\pg.n343_adj_2703 ), 
    .C0(\pg.n1159_adj_3077[26] ), .B0(\pg.n19876 ), .A0(\pg.n456 ), 
    .F0(\pg.n1195_adj_2192 ), .F1(\pg.n8_adj_2712 ));
  pg_SLICE_2710 \pg.SLICE_2710 ( .D1(\pg.n1543_adj_3099[26] ), 
    .C1(\pg.n1483_adj_2204 ), .A1(\pg.n1511_adj_2104 ), 
    .D0(\pg.n1415_adj_2150 ), .C0(\pg.n1387_adj_2196 ), 
    .A0(\pg.n1447_adj_3100[26] ), .F0(\pg.n1483_adj_2204 ), 
    .F1(\pg.n1579_adj_2209 ));
  pg_SLICE_2712 \pg.SLICE_2712 ( .D1(\pg.n2599_adj_3094[8] ), 
    .C1(\pg.n2557_adj_2219 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[8] ), .C0(\pg.n2461_adj_2197 ), 
    .B0(\pg.n2471_adj_2056 ), .F0(\pg.n2557_adj_2219 ), 
    .F1(\pg.n2653_adj_2236 ));
  pg_SLICE_2713 \pg.SLICE_2713 ( .D1(\pg.n2503_adj_3098[9] ), 
    .C1(\pg.n2460_adj_2198 ), .B1(\pg.n2471_adj_2056 ), 
    .D0(\pg.n2375_adj_2108 ), .C0(\pg.n2407_adj_3060[9] ), 
    .B0(\pg.n2364_adj_466 ), .F0(\pg.n2460_adj_2198 ), 
    .F1(\pg.n2556_adj_2221 ));
  pg_SLICE_2715 \pg.SLICE_2715 ( .D1(\pg.n2459_adj_2097 ), 
    .C1(\pg.n8_adj_2199 ), .B1(\pg.n2458_adj_2093 ), .A1(\pg.n2456_adj_2091 ), 
    .C0(\pg.n2460_adj_2198 ), .B0(\pg.n2461_adj_2197 ), .A0(\pg.n152[5] ), 
    .F0(\pg.n8_adj_2199 ), .F1(\pg.n5_adj_2200 ));
  pg_SLICE_2718 \pg.SLICE_2718 ( .D1(\pg.n1735_adj_3096[26] ), 
    .C1(\pg.n1675_adj_2211 ), .B1(\pg.n1703_adj_2025 ), 
    .D0(\pg.n1639_adj_3095[26] ), .C0(\pg.n1579_adj_2209 ), 
    .B0(\pg.n1575_adj_2118 ), .A0(\pg.n10_adj_2757 ), .F0(\pg.n1675_adj_2211 ), 
    .F1(\pg.n1771_adj_2213 ));
  pg_SLICE_2720 \pg.SLICE_2720 ( .C1(\pg.n1867_adj_1040 ), 
    .B1(\pg.n1927_adj_3074[26] ), .A1(\pg.n1895_adj_2012 ), 
    .D0(\pg.n1831_adj_3097[26] ), .C0(\pg.n1771_adj_2213 ), 
    .B0(\pg.n1799_adj_2028 ), .F0(\pg.n1867_adj_1040 ), .F1(\pg.n1963 ));
  pg_SLICE_2722 \pg.SLICE_2722 ( .D0(\pg.n1965_adj_362 ), 
    .C0(\pg.n1966_adj_361 ), .B0(\pg.n1963 ), .A0(\pg.n1961 ), 
    .F0(\pg.n17_adj_2790 ));
  pg_SLICE_2723 \pg.SLICE_2723 ( .D1(\pg.n2599_adj_3094[7] ), 
    .C1(\pg.n2558_adj_2217 ), .B1(\pg.n2567_adj_1989 ), 
    .D0(\pg.n2503_adj_3098[7] ), .C0(\pg.n2471_adj_2056 ), .A0(\pg.n152[5] ), 
    .F0(\pg.n2558_adj_2217 ), .F1(\pg.n2654_adj_2232 ));
  pg_SLICE_2726 \pg.SLICE_2726 ( .D1(\pg.n2653_adj_2236 ), 
    .C1(\pg.n6_adj_2235 ), .B1(\pg.n2654_adj_2232 ), .A1(\pg.n2652_adj_1985 ), 
    .D0(\pg.n152[3] ), .C0(\pg.n2567_adj_1989 ), .B0(\pg.n152[4] ), 
    .A0(\pg.n2599_adj_3094[6] ), .F0(\pg.n6_adj_2235 ), .F1(\pg.n29067 ));
  pg_SLICE_2727 \pg.SLICE_2727 ( .D1(\pg.n2695_adj_3093[6] ), 
    .C1(\pg.n2655_adj_2234 ), .B1(\pg.n2663_adj_1944 ), 
    .D0(\pg.n2599_adj_3094[6] ), .C0(\pg.n152[4] ), .B0(\pg.n2567_adj_1989 ), 
    .F0(\pg.n2655_adj_2234 ), .F1(\pg.n2751_adj_2248 ));
  pg_SLICE_2732 \pg.SLICE_2732 ( .D1(\pg.n2751_adj_2248 ), 
    .C1(\pg.n6_adj_2251 ), .B1(\pg.n2749_adj_1940 ), .A1(\pg.n2750_adj_1934 ), 
    .D0(\pg.n152[2] ), .C0(\pg.n2695_adj_3093[5] ), .B0(\pg.n152[3] ), 
    .A0(\pg.n2663_adj_1944 ), .F0(\pg.n6_adj_2251 ), .F1(\pg.n29072 ));
  pg_SLICE_2733 \pg.SLICE_2733 ( .D1(\pg.n2791_adj_3092[5] ), 
    .C1(\pg.n2752_adj_2250 ), .A1(\pg.n2759_adj_1868 ), 
    .D0(\pg.n2695_adj_3093[5] ), .C0(\pg.n2663_adj_1944 ), .B0(\pg.n152[3] ), 
    .F0(\pg.n2752_adj_2250 ), .F1(\pg.n2848_adj_2274 ));
  pg_SLICE_2736 \pg.SLICE_2736 ( .D0(\pg.n2064 ), .C0(\pg.n2062 ), 
    .B0(\pg.n2060 ), .A0(\pg.n2059 ), .F0(\pg.n18_adj_2795 ));
  pg_SLICE_2737 \pg.SLICE_2737 ( .D1(\pg.n1447_adj_3100[24] ), 
    .C1(\pg.n1389_adj_2264 ), .A1(\pg.n1415_adj_2150 ), 
    .D0(\pg.n1293_adj_2262 ), .C0(\pg.n1351_adj_3079[24] ), 
    .B0(\pg.n1319_adj_1056 ), .F0(\pg.n1389_adj_2264 ), 
    .F1(\pg.n1485_adj_2268 ));
  pg_SLICE_2739 \pg.SLICE_2739 ( .D1(\pg.n1639_adj_3095[24] ), 
    .C1(\pg.n1581_adj_2270 ), .B1(\pg.n1607_adj_2020 ), 
    .D0(\pg.n1543_adj_3099[24] ), .C0(\pg.n1485_adj_2268 ), 
    .B0(\pg.n1511_adj_2104 ), .F0(\pg.n1581_adj_2270 ), 
    .F1(\pg.n1677_adj_2280 ));
  pg_SLICE_2745 \pg.SLICE_2745 ( .C1(\pg.n1869_adj_1064 ), 
    .B1(\pg.n1927_adj_3074[24] ), .A1(\pg.n1895_adj_2012 ), 
    .D0(\pg.n1831_adj_3097[24] ), .C0(\pg.n1773_adj_2283 ), 
    .B0(\pg.n1799_adj_2028 ), .F0(\pg.n1869_adj_1064 ), 
    .F1(\pg.n1965_adj_362 ));
  pg_SLICE_2750 \pg.SLICE_2750 ( .D1(\pg.n2945_adj_1805 ), 
    .C1(\pg.n6_adj_2295 ), .B1(\pg.n2944_adj_1801 ), .A1(\pg.n2943_adj_1799 ), 
    .D0(\pg.n2887_adj_3091[3] ), .C0(\pg.n152[1] ), .B0(\pg.n2855_adj_1819 ), 
    .A0(\pg.n152[0] ), .F0(\pg.n6_adj_2295 ), .F1(\pg.n28988 ));
  pg_SLICE_2752 \pg.SLICE_2752 ( .D1(\pg.n2119_adj_3102[26] ), 
    .C1(\pg.n2059_adj_2385 ), .A1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[26] ), .C0(\pg.n1963_adj_2427 ), 
    .B0(\pg.n1991_adj_2414 ), .F0(\pg.n2059_adj_2385 ), 
    .F1(\pg.n2155_adj_2333 ));
  pg_SLICE_2753 \pg.SLICE_2753 ( .D1(\pg.n2215_adj_3101[21] ), 
    .C1(\pg.n2160_adj_2335 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[21] ), .C0(\pg.n2064_adj_2383 ), 
    .B0(\pg.n2087_adj_2374 ), .F0(\pg.n2160_adj_2335 ), 
    .F1(\pg.n2256_adj_1902 ));
  pg_SLICE_2755 \pg.SLICE_2755 ( .D1(\pg.n2215_adj_3101[24] ), 
    .C1(\pg.n2157_adj_2341 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[24] ), .C0(\pg.n2061_adj_2404 ), 
    .B0(\pg.n2087_adj_2374 ), .F0(\pg.n2157_adj_2341 ), 
    .F1(\pg.n2253_adj_1170 ));
  pg_SLICE_2756 \pg.SLICE_2756 ( .D1(\pg.n2259_adj_1921 ), 
    .C1(\pg.n4_adj_2851 ), .B1(\pg.n2254_adj_1297 ), .A1(\pg.n2253_adj_1170 ), 
    .D0(\pg.n2263_adj_2324 ), .C0(\pg.n5_adj_2850 ), .B0(\pg.n2260_adj_2257 ), 
    .A0(\pg.n2261_adj_2256 ), .F0(\pg.n4_adj_2851 ), .F1(\pg.n20_adj_2854 ));
  pg_SLICE_2757 \pg.SLICE_2757 ( .D1(\pg.n2215_adj_3101[25] ), 
    .C1(\pg.n2156_adj_2343 ), .B1(\pg.n2183_adj_2332 ), 
    .C0(\pg.n2060_adj_2394 ), .B0(\pg.n2087_adj_2374 ), 
    .A0(\pg.n2119_adj_3102[25] ), .F0(\pg.n2156_adj_2343 ), 
    .F1(\pg.n2252_adj_1171 ));
  pg_SLICE_2758 \pg.SLICE_2758 ( .D0(\pg.n2248_adj_523 ), 
    .C0(\pg.n2257_adj_1901 ), .B0(\pg.n2247_adj_513 ), 
    .A0(\pg.n2252_adj_1171 ), .F0(\pg.n22_adj_2853 ));
  pg_SLICE_2759 \pg.SLICE_2759 ( .D1(\pg.n1255_adj_3078[23] ), 
    .C1(\pg.n1198_adj_2345 ), .B1(\pg.n1223_adj_1050 ), .D0(\pg.n456 ), 
    .C0(\pg.n346_adj_2706 ), .B0(\pg.n19876 ), .A0(\pg.n1159_adj_3077[23] ), 
    .F0(\pg.n1198_adj_2345 ), .F1(\pg.n1294_adj_2347 ));
  pg_SLICE_2761 \pg.SLICE_2761 ( .D1(\pg.n2215_adj_3101[20] ), 
    .C1(\pg.n2161_adj_2350 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[20] ), .C0(\pg.n2065_adj_2402 ), 
    .A0(\pg.n2087_adj_2374 ), .F0(\pg.n2161_adj_2350 ), 
    .F1(\pg.n2257_adj_1901 ));
  pg_SLICE_2763 \pg.SLICE_2763 ( .D1(\pg.n2215_adj_3101[29] ), 
    .C1(\pg.n2152_adj_2352 ), .A1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2087_adj_2374 ), .C0(\pg.n2056_adj_2400 ), 
    .B0(\pg.n2119_adj_3102[29] ), .F0(\pg.n2152_adj_2352 ), 
    .F1(\pg.n2248_adj_523 ));
  pg_SLICE_2765 \pg.SLICE_2765 ( .D1(\pg.n2215_adj_3101[27] ), 
    .C1(\pg.n2154_adj_2356 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[27] ), .C0(\pg.n2058_adj_2377 ), 
    .B0(\pg.n2087_adj_2374 ), .F0(\pg.n2154_adj_2356 ), 
    .F1(\pg.n2250_adj_1126 ));
  pg_SLICE_2769 \pg.SLICE_2769 ( .D1(\pg.n2215_adj_3101[14] ), 
    .C1(\pg.n2167_adj_2362 ), .A1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[14] ), .C0(\pg.n2071_adj_2833 ), 
    .B0(\pg.n2087_adj_2374 ), .F0(\pg.n2167_adj_2362 ), 
    .F1(\pg.n2263_adj_2324 ));
  pg_SLICE_2772 \pg.SLICE_2772 ( .D1(\pg.n2119_adj_3102[17] ), 
    .C1(\pg.n2068_adj_2406 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[17] ), .C0(\pg.n1972_adj_2439 ), 
    .B0(\pg.n1991_adj_2414 ), .F0(\pg.n2068_adj_2406 ), 
    .F1(\pg.n2164_adj_2364 ));
  pg_SLICE_2774 \pg.SLICE_2774 ( .D1(\pg.n2264_adj_2326 ), 
    .C1(\pg.n8_adj_2849 ), .B1(\pg.n2265_adj_2320 ), .A1(\pg.n2262_adj_2328 ), 
    .D0(\pg.n2266_adj_2322 ), .C0(\pg.n2267_adj_2317 ), .B0(\pg.n152[7] ), 
    .F0(\pg.n8_adj_2849 ), .F1(\pg.n5_adj_2850 ));
  pg_SLICE_2775 \pg.SLICE_2775 ( .D1(\pg.n2215_adj_3101[15] ), 
    .C1(\pg.n2166_adj_2368 ), .B1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2087_adj_2374 ), .C0(\pg.n2070_adj_2410 ), 
    .A0(\pg.n2119_adj_3102[15] ), .F0(\pg.n2166_adj_2368 ), 
    .F1(\pg.n2262_adj_2328 ));
  pg_SLICE_2778 \pg.SLICE_2778 ( .D1(\pg.n2119_adj_3102[12] ), 
    .C1(\pg.n2073_adj_2831 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[12] ), .C0(\pg.n152[10] ), .A0(\pg.n1991_adj_2414 ), 
    .F0(\pg.n2073_adj_2831 ), .F1(\pg.n2169_adj_2370 ));
  pg_SLICE_2779 \pg.SLICE_2779 ( .D1(\pg.n1543_adj_3099[23] ), 
    .C1(\pg.n1486_adj_2376 ), .B1(\pg.n1511_adj_2104 ), 
    .D0(\pg.n1447_adj_3100[23] ), .C0(\pg.n1390_adj_2355 ), 
    .B0(\pg.n1415_adj_2150 ), .F0(\pg.n1486_adj_2376 ), 
    .F1(\pg.n1582_adj_2380 ));
  pg_SLICE_2782 \pg.SLICE_2782 ( .D1(\pg.n13_adj_2844 ), 
    .C1(\pg.n20_adj_2843 ), .B1(\pg.n2158_adj_2339 ), .A1(\pg.n2160_adj_2335 ), 
    .D0(\pg.n2159_adj_2358 ), .C0(\pg.n2152_adj_2352 ), 
    .B0(\pg.n2161_adj_2350 ), .A0(\pg.n2157_adj_2341 ), .F0(\pg.n20_adj_2843 ), 
    .F1(\pg.n22_adj_2846 ));
  pg_SLICE_2784 \pg.SLICE_2784 ( .D1(\pg.n2023_adj_3103[21] ), 
    .C1(\pg.n1968_adj_2423 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[21] ), .C0(\pg.n1872_adj_2472 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1968_adj_2423 ), 
    .F1(\pg.n2064_adj_2383 ));
  pg_SLICE_2785 \pg.SLICE_2785 ( .D1(\pg.n1703_adj_2025 ), 
    .C1(\pg.n1678_adj_2390 ), .B1(\pg.n1735_adj_3096[23] ), 
    .C0(\pg.n1582_adj_2380 ), .B0(\pg.n1639_adj_3095[23] ), 
    .A0(\pg.n1607_adj_2020 ), .F0(\pg.n1678_adj_2390 ), 
    .F1(\pg.n1774_adj_2444 ));
  pg_SLICE_2787 \pg.SLICE_2787 ( .D1(\pg.n2119_adj_3102[18] ), 
    .C1(\pg.n2067_adj_2391 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[18] ), .C0(\pg.n1971_adj_2437 ), 
    .B0(\pg.n1991_adj_2414 ), .F0(\pg.n2067_adj_2391 ), 
    .F1(\pg.n2163_adj_2393 ));
  pg_SLICE_2790 \pg.SLICE_2790 ( .D1(\pg.n2163_adj_2393 ), .C1(\pg.n29142 ), 
    .B1(\pg.n2156_adj_2343 ), .A1(\pg.n2162_adj_2337 ), 
    .D0(\pg.n2165_adj_2360 ), .C0(\pg.n29017 ), .B0(\pg.n2164_adj_2364 ), 
    .A0(\pg.n2166_adj_2368 ), .F0(\pg.n29142 ), .F1(\pg.n13_adj_2844 ));
  pg_SLICE_2791 \pg.SLICE_2791 ( .D1(\pg.n2119_adj_3102[19] ), 
    .C1(\pg.n2066_adj_2396 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[19] ), .C0(\pg.n1970_adj_2431 ), 
    .B0(\pg.n1991_adj_2414 ), .F0(\pg.n2066_adj_2396 ), 
    .F1(\pg.n2162_adj_2337 ));
  pg_SLICE_2796 \pg.SLICE_2796 ( .D1(\pg.n2023_adj_3103[24] ), 
    .C1(\pg.n1965_adj_2417 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[24] ), .C0(\pg.n1869_adj_2462 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1965_adj_2417 ), 
    .F1(\pg.n2061_adj_2404 ));
  pg_SLICE_2797 \pg.SLICE_2797 ( .D1(\pg.n2119_adj_3102[16] ), 
    .C1(\pg.n2069_adj_2408 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n1991_adj_2414 ), .C0(\pg.n1973_adj_2441 ), 
    .B0(\pg.n2023_adj_3103[16] ), .F0(\pg.n2069_adj_2408 ), 
    .F1(\pg.n2165_adj_2360 ));
  pg_SLICE_2799 \pg.SLICE_2799 ( .D1(\pg.n2023_adj_3103[28] ), 
    .C1(\pg.n1961_adj_2412 ), .A1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[28] ), .C0(\pg.n1865_adj_2468 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1961_adj_2412 ), 
    .F1(\pg.n2057_adj_2372 ));
  pg_SLICE_2801 \pg.SLICE_2801 ( .D1(\pg.n2023_adj_3103[29] ), 
    .C1(\pg.n1960_adj_2419 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[29] ), .C0(\pg.n1864_adj_2470 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1960_adj_2419 ), 
    .F1(\pg.n2056_adj_2400 ));
  pg_SLICE_2802 \pg.SLICE_2802 ( .D0(\pg.n2061_adj_2404 ), 
    .C0(\pg.n2056_adj_2400 ), .B0(\pg.n2063_adj_2398 ), 
    .A0(\pg.n2055_adj_2387 ), .F0(\pg.n19_adj_2836 ));
  pg_SLICE_2803 \pg.SLICE_2803 ( .D1(\pg.n2023_adj_3103[22] ), 
    .C1(\pg.n1967_adj_2421 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[22] ), .C0(\pg.n1871_adj_2449 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1967_adj_2421 ), 
    .F1(\pg.n2063_adj_2398 ));
  pg_SLICE_2806 \pg.SLICE_2806 ( .D0(\pg.n2060_adj_2394 ), 
    .C0(\pg.n2059_adj_2385 ), .B0(\pg.n2062_adj_2381 ), 
    .A0(\pg.n2064_adj_2383 ), .F0(\pg.n18_adj_2835 ));
  pg_SLICE_2807 \pg.SLICE_2807 ( .D1(\pg.n2023_adj_3103[23] ), 
    .C1(\pg.n1966_adj_2429 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[23] ), .C0(\pg.n1870_adj_2458 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1966_adj_2429 ), 
    .F1(\pg.n2062_adj_2381 ));
  pg_SLICE_2809 \pg.SLICE_2809 ( .D1(\pg.n1991_adj_2414 ), 
    .C1(\pg.n1962_adj_2433 ), .B1(\pg.n2023_adj_3103[27] ), 
    .C0(\pg.n1866_adj_2474 ), .B0(\pg.n1895_adj_2448 ), 
    .A0(\pg.n1927_adj_3104[27] ), .F0(\pg.n1962_adj_2433 ), 
    .F1(\pg.n2058_adj_2377 ));
  pg_SLICE_2811 \pg.SLICE_2811 ( .D1(\pg.n2023_adj_3103[20] ), 
    .C1(\pg.n1969_adj_2435 ), .A1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[20] ), .C0(\pg.n1873_adj_2519 ), 
    .A0(\pg.n1895_adj_2448 ), .F0(\pg.n1969_adj_2435 ), 
    .F1(\pg.n2065_adj_2402 ));
  pg_SLICE_2814 \pg.SLICE_2814 ( .D1(\pg.n2068_adj_2406 ), .C1(\pg.n29074 ), 
    .B1(\pg.n2067_adj_2391 ), .A1(\pg.n2069_adj_2408 ), 
    .D0(\pg.n2071_adj_2833 ), .C0(\pg.n6_adj_2832 ), .B0(\pg.n2072_adj_2829 ), 
    .A0(\pg.n2070_adj_2410 ), .F0(\pg.n29074 ), .F1(\pg.n29243 ));
  pg_SLICE_2816 \pg.SLICE_2816 ( .D1(\pg.n1927_adj_3104[17] ), 
    .C1(\pg.n1876_adj_2527 ), .B1(\pg.n1895_adj_2448 ), 
    .D0(\pg.n1831_adj_3106[17] ), .C0(\pg.n1780_adj_2525 ), 
    .B0(\pg.n1799_adj_2486 ), .F0(\pg.n1876_adj_2527 ), 
    .F1(\pg.n1972_adj_2439 ));
  pg_SLICE_2818 \pg.SLICE_2818 ( .D1(\pg.n1927_adj_3104[16] ), 
    .C1(\pg.n1877_adj_2532 ), .A1(\pg.n1895_adj_2448 ), 
    .D0(\pg.n1831_adj_3106[16] ), .C0(\pg.n1781_adj_2530 ), 
    .A0(\pg.n1799_adj_2486 ), .F0(\pg.n1877_adj_2532 ), 
    .F1(\pg.n1973_adj_2441 ));
  pg_SLICE_2819 \pg.SLICE_2819 ( .D1(\pg.n1895_adj_2012 ), 
    .C1(\pg.n1870_adj_1352 ), .B1(\pg.n1927_adj_3074[23] ), 
    .D0(\pg.n1831_adj_3097[23] ), .C0(\pg.n1774_adj_2444 ), 
    .B0(\pg.n1799_adj_2028 ), .F0(\pg.n1870_adj_1352 ), 
    .F1(\pg.n1966_adj_361 ));
  pg_SLICE_2822 \pg.SLICE_2822 ( .D1(\pg.n1831_adj_3106[30] ), 
    .C1(\pg.n1767_adj_2507 ), .A1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[30] ), .C0(\pg.n1671_adj_2558 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1767_adj_2507 ), 
    .F1(\pg.n1863_adj_2446 ));
  pg_SLICE_2823 \pg.SLICE_2823 ( .D1(\pg.n1351_adj_3079[22] ), 
    .C1(\pg.n1295_adj_2453 ), .A1(\pg.n1319_adj_1056 ), 
    .D0(\pg.n1255_adj_3078[22] ), .C0(\pg.n1223_adj_1050 ), 
    .B0(\pg.n347_adj_2451 ), .F0(\pg.n1295_adj_2453 ), 
    .F1(\pg.n1391_adj_2461 ));
  pg_SLICE_2824 \pg.SLICE_2824 ( .D0(\pg.n1295_adj_2453 ), 
    .C0(\pg.n348_adj_2492 ), .A0(\pg.n1291_adj_2194 ), .F0(\pg.n7_adj_2722 ));
  pg_SLICE_2826 \pg.SLICE_2826 ( .D0(\pg.n1966_adj_2429 ), 
    .C0(\pg.n1963_adj_2427 ), .B0(\pg.n1965_adj_2417 ), 
    .A0(\pg.n1961_adj_2412 ), .F0(\pg.n17_adj_2825 ));
  pg_SLICE_2827 \pg.SLICE_2827 ( .C1(\pg.n1583_adj_2467 ), 
    .B1(\pg.n1607_adj_2020 ), .A1(\pg.n1639_adj_3095[22] ), 
    .D0(\pg.n1543_adj_3099[22] ), .C0(\pg.n1511_adj_2104 ), 
    .A0(\pg.n1487_adj_2465 ), .F0(\pg.n1583_adj_2467 ), 
    .F1(\pg.n1679_adj_2481 ));
  pg_SLICE_2830 \pg.SLICE_2830 ( .D1(\pg.n12_adj_2823 ), .C1(\pg.n4_adj_2822 ), 
    .B1(\pg.n1960_adj_2419 ), .A1(\pg.n1968_adj_2423 ), 
    .D0(\pg.n1972_adj_2439 ), .C0(\pg.n5_adj_2821 ), .B0(\pg.n1969_adj_2435 ), 
    .A0(\pg.n1970_adj_2431 ), .F0(\pg.n4_adj_2822 ), .F1(\pg.n16_adj_2824 ));
  pg_SLICE_2832 \pg.SLICE_2832 ( .D1(\pg.n1831_adj_3106[21] ), 
    .C1(\pg.n1776_adj_2523 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[21] ), .C0(\pg.n1680_adj_2547 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1776_adj_2523 ), 
    .F1(\pg.n1872_adj_2472 ));
  pg_SLICE_2834 \pg.SLICE_2834 ( .D1(\pg.n1831_adj_3106[27] ), 
    .C1(\pg.n1770_adj_2509 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[27] ), .C0(\pg.n1674_adj_2560 ), 
    .A0(\pg.n1703_adj_2538 ), .F0(\pg.n1770_adj_2509 ), 
    .F1(\pg.n1866_adj_2474 ));
  pg_SLICE_2836 \pg.SLICE_2836 ( .D1(\pg.n2119_adj_3102[13] ), 
    .C1(\pg.n2072_adj_2829 ), .B1(\pg.n2087_adj_2374 ), 
    .D0(\pg.n2023_adj_3103[13] ), .C0(\pg.n1976_adj_2479 ), 
    .B0(\pg.n1991_adj_2414 ), .F0(\pg.n2072_adj_2829 ), 
    .F1(\pg.n2168_adj_2366 ));
  pg_SLICE_2837 \pg.SLICE_2837 ( .D1(\pg.n2023_adj_3103[14] ), 
    .C1(\pg.n1975_adj_2483 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1895_adj_2448 ), .C0(\pg.n1879_adj_2482 ), 
    .A0(\pg.n1927_adj_3104[14] ), .F0(\pg.n1975_adj_2483 ), 
    .F1(\pg.n2071_adj_2833 ));
  pg_SLICE_2840 \pg.SLICE_2840 ( .D1(\pg.n1770_adj_2509 ), 
    .C1(\pg.n1771_adj_2487 ), .B1(\pg.n1769_adj_2484 ), 
    .A1(\pg.n1767_adj_2507 ), .D0(\pg.n1735_adj_3107[26] ), 
    .C0(\pg.n1675_adj_2554 ), .B0(\pg.n1703_adj_2538 ), 
    .F0(\pg.n1771_adj_2487 ), .F1(\pg.n14_adj_2802 ));
  pg_SLICE_2841 \pg.SLICE_2841 ( .D1(\pg.n1831_adj_3097[22] ), 
    .C1(\pg.n1775_adj_2490 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1735_adj_3096[22] ), .C0(\pg.n1679_adj_2481 ), 
    .B0(\pg.n1703_adj_2025 ), .F0(\pg.n1775_adj_2490 ), 
    .F1(\pg.n1871_adj_1351 ));
  pg_SLICE_2843 \pg.SLICE_2843 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1967_adj_387 ), .B1(\pg.n2023_adj_3059[22] ), 
    .D0(\pg.n1927_adj_3074[22] ), .C0(\pg.n1871_adj_1351 ), 
    .A0(\pg.n1895_adj_2012 ), .F0(\pg.n1967_adj_387 ), .F1(\pg.n2063 ));
  pg_SLICE_2847 \pg.SLICE_2847 ( .D1(\pg.n1831_adj_3106[25] ), 
    .C1(\pg.n1772_adj_2497 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[25] ), .C0(\pg.n1676_adj_2539 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1772_adj_2497 ), 
    .F1(\pg.n1868_adj_2476 ));
  pg_SLICE_2849 \pg.SLICE_2849 ( .D1(\pg.n1831_adj_3106[23] ), 
    .C1(\pg.n1774_adj_2511 ), .A1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[23] ), .C0(\pg.n1678_adj_2541 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1774_adj_2511 ), 
    .F1(\pg.n1870_adj_2458 ));
  pg_SLICE_2850 \pg.SLICE_2850 ( .D1(\pg.n1869_adj_2462 ), 
    .C1(\pg.n4_adj_2810 ), .B1(\pg.n1871_adj_2449 ), .A1(\pg.n1870_adj_2458 ), 
    .D0(\pg.n1875_adj_2522 ), .C0(\pg.n5_adj_2809 ), .B0(\pg.n1873_adj_2519 ), 
    .A0(\pg.n1872_adj_2472 ), .F0(\pg.n4_adj_2810 ), .F1(\pg.n14_adj_2811 ));
  pg_SLICE_2851 \pg.SLICE_2851 ( .D1(\pg.n1831_adj_3106[22] ), 
    .C1(\pg.n1775_adj_2513 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1703_adj_2538 ), .C0(\pg.n1679_adj_2536 ), 
    .B0(\pg.n1735_adj_3107[22] ), .F0(\pg.n1775_adj_2513 ), 
    .F1(\pg.n1871_adj_2449 ));
  pg_SLICE_2853 \pg.SLICE_2853 ( .D1(\pg.n1831_adj_3106[24] ), 
    .C1(\pg.n1773_adj_2515 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1703_adj_2538 ), .C0(\pg.n1677_adj_2543 ), 
    .B0(\pg.n1735_adj_3107[24] ), .F0(\pg.n1773_adj_2515 ), 
    .F1(\pg.n1869_adj_2462 ));
  pg_SLICE_2855 \pg.SLICE_2855 ( .D1(\pg.n1831_adj_3106[20] ), 
    .C1(\pg.n1777_adj_2517 ), .B1(\pg.n1799_adj_2486 ), 
    .D0(\pg.n1735_adj_3107[20] ), .C0(\pg.n1681_adj_2549 ), 
    .B0(\pg.n1703_adj_2538 ), .F0(\pg.n1777_adj_2517 ), 
    .F1(\pg.n1873_adj_2519 ));
  pg_SLICE_2857 \pg.SLICE_2857 ( .D1(\pg.n1895_adj_2448 ), 
    .C1(\pg.n1875_adj_2522 ), .A1(\pg.n1927_adj_3104[18] ), 
    .D0(\pg.n1831_adj_3106[18] ), .C0(\pg.n1779_adj_2520 ), 
    .A0(\pg.n1799_adj_2486 ), .F0(\pg.n1875_adj_2522 ), 
    .F1(\pg.n1971_adj_2437 ));
  pg_SLICE_2860 \pg.SLICE_2860 ( .D1(\pg.n1874_adj_2808 ), 
    .C1(\pg.n8_adj_2806 ), .B1(\pg.n1876_adj_2527 ), .A1(\pg.n1877_adj_2532 ), 
    .D0(\pg.n1878_adj_2805 ), .C0(\pg.n1879_adj_2482 ), .B0(\pg.n152[11] ), 
    .F0(\pg.n8_adj_2806 ), .F1(\pg.n5_adj_2809 ));
  pg_SLICE_2861 \pg.SLICE_2861 ( .D1(\pg.n1735_adj_3096[21] ), 
    .C1(\pg.n1680_adj_2529 ), .B1(\pg.n1703_adj_2025 ), 
    .D0(\pg.n1584_adj_2506 ), .C0(\pg.n1639_adj_3095[21] ), 
    .B0(\pg.n1607_adj_2020 ), .F0(\pg.n1680_adj_2529 ), 
    .F1(\pg.n1776_adj_2534 ));
  pg_SLICE_2864 \pg.SLICE_2864 ( .D1(\pg.n1735_adj_3107[16] ), 
    .C1(\pg.n1685_adj_2761 ), .B1(\pg.n1703_adj_2538 ), 
    .C0(\pg.n1607_adj_2564 ), .B0(\pg.n1639_adj_3108[16] ), .A0(\pg.n152[14] ), 
    .F0(\pg.n1685_adj_2761 ), .F1(\pg.n1781_adj_2530 ));
  pg_SLICE_2865 \pg.SLICE_2865 ( .D1(\pg.n1895_adj_2012 ), 
    .C1(\pg.n1872_adj_1711 ), .B1(\pg.n1927_adj_3074[21] ), 
    .D0(\pg.n1831_adj_3097[21] ), .C0(\pg.n1776_adj_2534 ), 
    .A0(\pg.n1799_adj_2028 ), .F0(\pg.n1872_adj_1711 ), 
    .F1(\pg.n1968_adj_386 ));
  pg_SLICE_2868 \pg.SLICE_2868 ( .D1(\pg.n1775_adj_2513 ), .C1(\pg.n29148 ), 
    .B1(\pg.n1774_adj_2511 ), .A1(\pg.n1772_adj_2497 ), 
    .D0(\pg.n1776_adj_2523 ), .C0(\pg.n29009 ), .B0(\pg.n1777_adj_2517 ), 
    .A0(\pg.n1778_adj_2553 ), .F0(\pg.n29148 ), .F1(\pg.n9_adj_2803 ));
  pg_SLICE_2870 \pg.SLICE_2870 ( .D1(\pg.n1607_adj_2564 ), 
    .C1(\pg.n1582_adj_2575 ), .B1(\pg.n1639_adj_3108[23] ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1486_adj_292 ), 
    .A0(\pg.n1543_adj_3061[23] ), .F0(\pg.n1582_adj_2575 ), 
    .F1(\pg.n1678_adj_2541 ));
  pg_SLICE_2872 \pg.SLICE_2872 ( .D1(\pg.n1607_adj_2564 ), 
    .C1(\pg.n1576_adj_2571 ), .A1(\pg.n1639_adj_3108[29] ), 
    .D0(\pg.n1543_adj_3061[29] ), .C0(\pg.n1480_adj_2602 ), 
    .B0(\pg.n1511_adj_2588 ), .F0(\pg.n1576_adj_2571 ), 
    .F1(\pg.n1672_adj_2545 ));
  pg_SLICE_2875 \pg.SLICE_2875 ( .D1(\pg.n1735_adj_3107[19] ), 
    .C1(\pg.n1682_adj_2551 ), .B1(\pg.n1703_adj_2538 ), 
    .D0(\pg.n1639_adj_3108[19] ), .C0(\pg.n1586_adj_2582 ), 
    .A0(\pg.n1607_adj_2564 ), .F0(\pg.n1682_adj_2551 ), 
    .F1(\pg.n1778_adj_2553 ));
  pg_SLICE_2876 \pg.SLICE_2876 ( .C1(\pg.n1874_adj_2808 ), 
    .B1(\pg.n1895_adj_2448 ), .A1(\pg.n1927_adj_3104[19] ), 
    .D0(\pg.n1831_adj_3106[19] ), .C0(\pg.n1778_adj_2553 ), 
    .A0(\pg.n1799_adj_2486 ), .F0(\pg.n1874_adj_2808 ), 
    .F1(\pg.n1970_adj_2431 ));
  pg_SLICE_2881 \pg.SLICE_2881 ( .D1(\pg.n1607_adj_2564 ), 
    .C1(\pg.n1579_adj_2569 ), .B1(\pg.n1639_adj_3108[26] ), 
    .D0(\pg.n1543_adj_3061[26] ), .C0(\pg.n1483_adj_2598 ), 
    .B0(\pg.n1511_adj_2588 ), .F0(\pg.n1579_adj_2569 ), 
    .F1(\pg.n1675_adj_2554 ));
  pg_SLICE_2882 \pg.SLICE_2882 ( .D0(\pg.n1672_adj_2545 ), 
    .C0(\pg.n1671_adj_2558 ), .B0(\pg.n1675_adj_2554 ), 
    .A0(\pg.n1676_adj_2539 ), .F0(\pg.n12_adj_2785 ));
  pg_SLICE_2883 \pg.SLICE_2883 ( .D1(\pg.n1607_adj_2564 ), 
    .C1(\pg.n1580_adj_2573 ), .A1(\pg.n1639_adj_3108[25] ), 
    .D0(\pg.n1543_adj_3061[25] ), .C0(\pg.n1484_adj_2604 ), 
    .B0(\pg.n1511_adj_2588 ), .F0(\pg.n1580_adj_2573 ), 
    .F1(\pg.n1676_adj_2539 ));
  pg_SLICE_2885 \pg.SLICE_2885 ( .D1(\row[8] ), .C1(n19062), .B1(\row[5] ), 
    .A1(\row[1] ), .D0(\row[6] ), .B0(\row[7] ), .F0(n19062), 
    .F1(int60clk_N_112));
  pg_SLICE_2887 \pg.SLICE_2887 ( .D1(\pg.n1639_adj_3108[24] ), 
    .C1(\pg.n1581_adj_2577 ), .B1(\pg.n1607_adj_2564 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1485_adj_2600 ), 
    .A0(\pg.n1543_adj_3061[24] ), .F0(\pg.n1581_adj_2577 ), 
    .F1(\pg.n1677_adj_2543 ));
  pg_SLICE_2889 \pg.SLICE_2889 ( .D1(\col[0] ), .C1(\pg.n111_2[1] ), .B1(n14), 
    .A1(\col[1] ), .D0(\pg.n838[1] ), .C0(n3143), .B0(\pg.n3140 ), 
    .F0(\pg.n111_2[1] ), .F1(\pg.n4_adj_2590 ));
  pg_SLICE_2892 \pg.SLICE_2892 ( .D1(\pg.n1683_adj_2780 ), 
    .C1(\pg.n8_adj_2763 ), .B1(\pg.n1682_adj_2551 ), .A1(\pg.n1680_adj_2547 ), 
    .D0(\pg.n152[13] ), .C0(\pg.n1684_adj_2762 ), .B0(\pg.n1685_adj_2761 ), 
    .F0(\pg.n8_adj_2763 ), .F1(\pg.n5_adj_2781 ));
  pg_SLICE_2893 \pg.SLICE_2893 ( .D1(\pg.n1639_adj_3108[21] ), 
    .C1(\pg.n1584_adj_2584 ), .B1(\pg.n1607_adj_2564 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1488_adj_352 ), 
    .B0(\pg.n1543_adj_3061[21] ), .F0(\pg.n1584_adj_2584 ), 
    .F1(\pg.n1680_adj_2547 ));
  pg_SLICE_2896 \pg.SLICE_2896 ( .D0(\col[3] ), .C0(\pg.n111_2[3] ), 
    .A0(\pg.n6_adj_2595 ), .F0(\pg.n8_adj_2611 ));
  pg_SLICE_2900 \pg.SLICE_2900 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1387_adj_1252 ), .A1(\pg.n1447_adj_3067[26] ), 
    .D0(\pg.n1351_adj_3105[26] ), .C0(n1291), .A0(\pg.n1319_adj_2607 ), 
    .F0(\pg.n1387_adj_1252 ), .F1(\pg.n1483_adj_2598 ));
  pg_SLICE_2902 \pg.SLICE_2902 ( .D1(\pg.n1581_adj_2577 ), .C1(\pg.n29083 ), 
    .B1(\pg.n1580_adj_2573 ), .A1(\pg.n1576_adj_2571 ), 
    .D0(\pg.n1582_adj_2575 ), .C0(\pg.n29071 ), .B0(\pg.n1584_adj_2584 ), 
    .A0(\pg.n1583_adj_2746 ), .F0(\pg.n29083 ), .F1(\pg.n7_adj_2753 ));
  pg_SLICE_2905 \pg.SLICE_2905 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1388_adj_1251 ), .B1(\pg.n1447_adj_3067[25] ), 
    .D0(\pg.n1351_adj_3105[25] ), .C0(\pg.n1292_adj_2676 ), 
    .B0(\pg.n1319_adj_2607 ), .F0(\pg.n1388_adj_1251 ), 
    .F1(\pg.n1484_adj_2604 ));
  pg_SLICE_2906 \pg.SLICE_2906 ( .D1(\pg.n1484_adj_2604 ), .C1(\pg.n29230 ), 
    .B1(\pg.n1483_adj_2598 ), .A1(\pg.n1482_adj_2592 ), 
    .D0(\pg.n1486_adj_292 ), .C0(\pg.n29060 ), .B0(\pg.n1487_adj_291 ), 
    .A0(\pg.n1485_adj_2600 ), .F0(\pg.n29230 ), .F1(\pg.n6_adj_2728 ));
  pg_SLICE_2907 \pg.SLICE_2907 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1386_adj_1205 ), .B1(\pg.n1447_adj_3067[27] ), 
    .D0(\pg.n1351_adj_3105[27] ), .C0(\pg.n1290_adj_2628 ), 
    .B0(\pg.n1319_adj_2607 ), .F0(\pg.n1386_adj_1205 ), 
    .F1(\pg.n1482_adj_2592 ));
  pg_SLICE_2909 \pg.SLICE_2909 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1389_adj_1307 ), .A1(\pg.n1447_adj_3067[24] ), 
    .D0(\pg.n1351_adj_3105[24] ), .C0(n1293), .B0(\pg.n1319_adj_2607 ), 
    .F0(\pg.n1389_adj_1307 ), .F1(\pg.n1485_adj_2600 ));
  pg_SLICE_2911 \pg.SLICE_2911 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1390_adj_1306 ), .B1(\pg.n1447_adj_3067[23] ), 
    .D0(\pg.n1351_adj_3105[23] ), .C0(n1294), .B0(\pg.n1319_adj_2607 ), 
    .F0(\pg.n1390_adj_1306 ), .F1(\pg.n1486_adj_292 ));
  pg_SLICE_2913 \pg.SLICE_2913 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1391_adj_1319 ), .B1(\pg.n1447_adj_3067[22] ), 
    .D0(\pg.n1319_adj_2607 ), .C0(n1295), .A0(\pg.n1351_adj_3105[22] ), 
    .F0(\pg.n1391_adj_1319 ), .F1(\pg.n1487_adj_291 ));
  pg_SLICE_2914 \pg.SLICE_2914 ( .D1(\pg.n1639_adj_3108[22] ), 
    .C1(\pg.n1583_adj_2746 ), .B1(\pg.n1607_adj_2564 ), 
    .D0(\pg.n1511_adj_2588 ), .C0(\pg.n1487_adj_291 ), 
    .B0(\pg.n1543_adj_3061[22] ), .F0(\pg.n1583_adj_2746 ), 
    .F1(\pg.n1679_adj_2536 ));
  SLICE_2916 SLICE_2916( .D1(n1264), .C1(n1199), .B1(n1223), 
    .D0(\pg.n152[20] ), .C0(\pg.n1159_adj_3109[22] ), .B0(\pg.n4_adj_2632 ), 
    .A0(\pg.n219_adj_2633 ), .F0(n1199), .F1(n1295));
  pg_SLICE_2917 \pg.SLICE_2917 ( .D0(\col[4] ), .C0(\pg.n111_2[4] ), 
    .A0(\pg.n8_adj_2611 ), .F0(\pg.n10_adj_2613 ));
  pg_SLICE_2918 \pg.SLICE_2918 ( .C0(\pg.n111_2[5] ), .B0(\pg.n10_adj_2613 ), 
    .A0(\col[5] ), .F0(\pg.n12_adj_2616 ));
  SLICE_2920 SLICE_2920( .D1(n1262), .C1(n1197), .B1(n1223), 
    .D0(\pg.n1159_adj_3109[24] ), .C0(\pg.n152[22] ), .B0(\pg.n219_adj_2633 ), 
    .A0(\pg.n4_adj_2632 ), .F0(n1197), .F1(n1293));
  pg_SLICE_2922 \pg.SLICE_2922 ( .C0(\pg.n111_2[7] ), .B0(\pg.n14_adj_2618 ), 
    .A0(\col[7] ), .F0(\pg.n16_adj_2620 ));
  pg_SLICE_2923 \pg.SLICE_2923 ( .C1(n11), .B1(\pg.n12_adj_2616 ), 
    .A1(\col[6] ), .D0(n842), .C0(n3135), .B0(n3143), .F0(n11), 
    .F1(\pg.n14_adj_2618 ));
  pg_SLICE_2925 \pg.SLICE_2925 ( .D1(\col[9] ), .C1(\pg.n111_2[9] ), 
    .B1(\pg.n18_adj_2624 ), .A1(\pg.n11771 ), .D0(\pg.n838[9] ), 
    .C0(\pg.n3132 ), .B0(n3143), .F0(\pg.n111_2[9] ), .F1(\pg.n6_adj_2646 ));
  pg_SLICE_2927 \pg.SLICE_2927 ( .D1(\pg.n152[16] ), .C1(\pg.n1394_adj_1925 ), 
    .A1(\pg.n1393_adj_1926 ), .D0(\pg.n1351_adj_3105[19] ), .B0(\pg.n152[17] ), 
    .A0(\pg.n1319_adj_2607 ), .F0(\pg.n1394_adj_1925 ), .F1(\pg.n8_adj_2697 ));
  pg_SLICE_2928 \pg.SLICE_2928 ( .D1(\pg.n1543_adj_3061[19] ), 
    .C1(\pg.n1490_adj_470 ), .A1(\pg.n1511_adj_2588 ), 
    .D0(\pg.n1415_adj_2606 ), .C0(\pg.n1447_adj_3067[19] ), 
    .B0(\pg.n1394_adj_1925 ), .F0(\pg.n1490_adj_470 ), 
    .F1(\pg.n1586_adj_2582 ));
  pg_SLICE_2929 \pg.SLICE_2929 ( .D1(\pg.n1351_adj_3105[20] ), .C1(n1297), 
    .A1(\pg.n1319_adj_2607 ), .D0(n1266), .C0(n1223), .A0(n133), .F0(n1297), 
    .F1(\pg.n1393_adj_1926 ));
  pg_SLICE_2931 \pg.SLICE_2931 ( .C1(\pg.n1193_adj_2638 ), 
    .B1(\pg.n1255_adj_3110[28] ), .A1(n1223), .D0(\pg.n1159_adj_3109[28] ), 
    .C0(\pg.n152[26] ), .B0(\pg.n4_adj_2632 ), .A0(\pg.n219_adj_2633 ), 
    .F0(\pg.n1193_adj_2638 ), .F1(\pg.n1289_adj_2499 ));
  pg_SLICE_2932 \pg.SLICE_2932 ( .D1(\pg.n1351_adj_3105[30] ), 
    .C1(\pg.n1319_adj_2607 ), .D0(\pg.n1319_adj_2607 ), 
    .C0(\pg.n1351_adj_3105[28] ), .B0(\pg.n1289_adj_2499 ), 
    .A0(\pg.n1351_adj_3105[30] ), .F0(\pg.n6_adj_2715 ), 
    .F1(\pg.n1383_adj_535 ));
  pg_SLICE_2933 \pg.SLICE_2933 ( .D1(\row[2] ), .C1(\pg.n45353 ), 
    .B1(\row[1] ), .A1(int60clk_N_113), .D0(\row[5] ), .C0(\row[6] ), 
    .B0(\row[7] ), .F0(\pg.n45353 ), .F1(\pg.n20212 ));
  SLICE_2934 SLICE_2934( .D1(\row[6] ), .C1(int60clk_N_113), .B1(\row[7] ), 
    .A1(\row[5] ), .D0(\row[4] ), .B0(\row[3] ), .F0(int60clk_N_113), 
    .F1(\pg.n11771 ));
  pg_SLICE_2935 \pg.SLICE_2935 ( .D1(n1223), .C1(n1194), 
    .A1(\pg.n1255_adj_3110[27] ), .D0(\pg.n1159_adj_3109[27] ), 
    .C0(\pg.n152[25] ), .B0(\pg.n219_adj_2633 ), .A0(\pg.n4_adj_2632 ), 
    .F0(n1194), .F1(\pg.n1290_adj_2628 ));
  pg_SLICE_2939 \pg.SLICE_2939 ( .D1(\col[7] ), .C1(\pg.n19964 ), 
    .B1(\col[6] ), .A1(\col[5] ), .D0(\col[4] ), .C0(\col[3] ), .B0(\col[2] ), 
    .A0(\col[1] ), .F0(\pg.n19964 ), .F1(\pg.rgb_c_3_N_94 ));
  pg_SLICE_2942 \pg.SLICE_2942 ( .D1(\pg.n211[2] ), .C1(\pg.n4_adj_2651 ), 
    .B1(\row[2] ), .D0(\counter[0] ), .C0(\row[1] ), .B0(\pg.counter[1]_2 ), 
    .A0(\row[0] ), .F0(\pg.n4_adj_2651 ), .F1(\pg.n6_adj_2652 ));
  pg_SLICE_2943 \pg.SLICE_2943 ( .D1(\pg.n152[25] ), .C1(\pg.n8_adj_2653 ), 
    .B1(\pg.n152[22] ), .A1(\pg.n152[23] ), .D0(\pg.n152[20] ), 
    .C0(\pg.n152[19] ), .B0(\pg.n152[21] ), .F0(\pg.n8_adj_2653 ), 
    .F1(\pg.n5_adj_2656 ));
  pg_SLICE_2946 \pg.SLICE_2946 ( .D0(\row[4] ), .C0(\pg.n211[4] ), 
    .B0(\pg.n8_adj_2654 ), .F0(\pg.n10_adj_2657 ));
  pg_SLICE_2947 \pg.SLICE_2947 ( .D1(\row[5] ), .C1(\pg.n211[5] ), 
    .B1(\pg.n10_adj_2657 ), .D0(\pg.n1686[5] ), .C0(\pg.n3143_adj_789 ), 
    .B0(\pg.n3136_adj_709 ), .F0(\pg.n211[5] ), .F1(\pg.n12_adj_2661 ));
  pg_SLICE_2950 \pg.SLICE_2950 ( .D0(\pg.n14_adj_2663 ), .C0(\pg.n211[7] ), 
    .B0(\row[7] ), .F0(\pg.n16_adj_2665 ));
  pg_SLICE_2951 \pg.SLICE_2951 ( .D0(\pg.n1686[9] ), .C0(\pg.n3132_adj_716 ), 
    .A0(\pg.n3143_adj_789 ), .F0(\pg.n211[9] ));
  pg_SLICE_2952 \pg.SLICE_2952 ( .D1(\pg.n267 ), .C1(\pg.n222 ), .B1(\col[9] ), 
    .A1(\col[7] ), .D0(\pg.n18_adj_2674 ), .C0(\pg.n211[9] ), .B0(\row[9] ), 
    .F0(\pg.n222 ), .F1(\pg.rgb_c_3_N_93 ));
  pg_SLICE_2953 \pg.SLICE_2953 ( .D1(\col[6] ), .C1(n8), .B1(\col[4] ), 
    .A1(\col[5] ), .D0(\col[2] ), .C0(\col[3] ), .A0(\col[1] ), .F0(n8), 
    .F1(rgb_c_3_N_92));
  pg_SLICE_2955 \pg.SLICE_2955 ( .D1(n36468), .C1(n102_adj_3132), .B1(n1223), 
    .A1(\pg.n152[17] ), .D0(n1200), .C0(n133), .B0(n1199), .A0(n1198), 
    .F0(n102_adj_3132), .F1(\pg.n99_adj_2680 ));
  SLICE_2956 SLICE_2956( .D0(n1266), .C0(n1264), .B0(n1265), .A0(n1263), 
    .F0(n36468));
  pg_SLICE_2957 \pg.SLICE_2957 ( .D1(\pg.n1255_adj_3110[25] ), .C1(n1196), 
    .A1(n1223), .D0(\pg.n4_adj_2632 ), .C0(\pg.n152[23] ), 
    .B0(\pg.n219_adj_2633 ), .A0(\pg.n1159_adj_3109[25] ), .F0(n1196), 
    .F1(\pg.n1292_adj_2676 ));
  pg_SLICE_2960 \pg.SLICE_2960 ( .D1(\pg.n1388_adj_1251 ), 
    .C1(\pg.n5_adj_2698 ), .B1(\pg.n1387_adj_1252 ), .A1(\pg.n1390_adj_1306 ), 
    .D0(\pg.n1389_adj_1307 ), .C0(\pg.n8_adj_2697 ), .B0(\pg.n1392_adj_1318 ), 
    .A0(\pg.n1391_adj_1319 ), .F0(\pg.n5_adj_2698 ), .F1(\pg.n4_adj_2699 ));
  pg_SLICE_2965 \pg.SLICE_2965 ( .D1(\pg.n1831_adj_3097[20] ), 
    .C1(\pg.n1777_adj_2701 ), .B1(\pg.n1799_adj_2028 ), 
    .D0(\pg.n1681_adj_2696 ), .C0(\pg.n1735_adj_3096[20] ), 
    .B0(\pg.n1703_adj_2025 ), .F0(\pg.n1777_adj_2701 ), 
    .F1(\pg.n1873_adj_1710 ));
  pg_SLICE_2967 \pg.SLICE_2967 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1969_adj_564 ), .B1(\pg.n2023_adj_3059[20] ), 
    .D0(\pg.n1895_adj_2012 ), .C0(\pg.n1873_adj_1710 ), 
    .B0(\pg.n1927_adj_3074[20] ), .F0(\pg.n1969_adj_564 ), .F1(\pg.n2065 ));
  pg_SLICE_2971 \pg.SLICE_2971 ( .D1(\pg.n1159_adj_3077[30] ), 
    .C1(\pg.n19876 ), .B1(\pg.n456 ), .D0(\pg.n1193_adj_1052 ), 
    .C0(\pg.n1197_adj_2260 ), .F0(\pg.n9_adj_2714 ), .F1(\pg.n1191_adj_1049 ));
  pg_SLICE_2973 \pg.SLICE_2973 ( .D1(\pg.n1415_adj_2606 ), 
    .C1(\pg.n1392_adj_1318 ), .B1(\pg.n1447_adj_3067[21] ), 
    .D0(\pg.n1351_adj_3105[21] ), .C0(n1296), .B0(\pg.n1319_adj_2607 ), 
    .F0(\pg.n1392_adj_1318 ), .F1(\pg.n1488_adj_352 ));
  SLICE_2974 SLICE_2974( .D1(n1265), .C1(n1200), .B1(n1223), 
    .D0(\pg.n1159_adj_3109[21] ), .C0(\pg.n152[19] ), .B0(\pg.n219_adj_2633 ), 
    .A0(\pg.n4_adj_2632 ), .F0(n1200), .F1(n1296));
  pg_SLICE_2976 \pg.SLICE_2976 ( .D1(\pg.n1490_adj_470 ), 
    .C1(\pg.n6_adj_2723 ), .B1(\pg.n1489_adj_351 ), .A1(\pg.n1488_adj_352 ), 
    .D0(\pg.n1415_adj_2606 ), .C0(\pg.n1447_adj_3067[18] ), .B0(\pg.n152[16] ), 
    .A0(\pg.n152[15] ), .F0(\pg.n6_adj_2723 ), .F1(\pg.n29060 ));
  pg_SLICE_2977 \pg.SLICE_2977 ( .D1(\pg.n1511_adj_2588 ), 
    .C1(\pg.n1489_adj_351 ), .B1(\pg.n1543_adj_3061[20] ), 
    .D0(\pg.n1447_adj_3067[20] ), .C0(\pg.n1393_adj_1926 ), 
    .A0(\pg.n1415_adj_2606 ), .F0(\pg.n1489_adj_351 ), 
    .F1(\pg.n1585_adj_2736 ));
  pg_SLICE_2979 \pg.SLICE_2979 ( .D1(\pg.n1511_adj_2588 ), 
    .C1(\pg.n1491_adj_469 ), .B1(\pg.n1543_adj_3061[18] ), .D0(\pg.n152[16] ), 
    .C0(\pg.n1447_adj_3067[18] ), .A0(\pg.n1415_adj_2606 ), 
    .F0(\pg.n1491_adj_469 ), .F1(\pg.n1587_adj_2739 ));
  pg_SLICE_2982 \pg.SLICE_2982 ( .D1(\pg.n1587_adj_2739 ), 
    .C1(\pg.n6_adj_2742 ), .B1(\pg.n1586_adj_2582 ), .A1(\pg.n1585_adj_2736 ), 
    .D0(\pg.n152[14] ), .C0(\pg.n1511_adj_2588 ), .B0(\pg.n1543_adj_3061[17] ), 
    .A0(\pg.n152[15] ), .F0(\pg.n6_adj_2742 ), .F1(\pg.n29071 ));
  pg_SLICE_2984 \pg.SLICE_2984 ( .D1(\pg.n1735_adj_3107[17] ), 
    .C1(\pg.n1684_adj_2762 ), .B1(\pg.n1703_adj_2538 ), 
    .D0(\pg.n1639_adj_3108[17] ), .C0(\pg.n1588_adj_2740 ), 
    .A0(\pg.n1607_adj_2564 ), .F0(\pg.n1684_adj_2762 ), 
    .F1(\pg.n1780_adj_2525 ));
  pg_SLICE_2989 \pg.SLICE_2989 ( .D1(\pg.n1991_adj_2013 ), 
    .C1(\pg.n1970_adj_563 ), .A1(\pg.n2023_adj_3059[19] ), 
    .D0(\pg.n1895_adj_2012 ), .C0(\pg.n1927_adj_3074[19] ), 
    .A0(\pg.n1874_adj_1727 ), .F0(\pg.n1970_adj_563 ), .F1(\pg.n2066 ));
  pg_SLICE_2991 \pg.SLICE_2991 ( .D1(\pg.n1735_adj_3107[18] ), 
    .C1(\pg.n1683_adj_2780 ), .B1(\pg.n1703_adj_2538 ), 
    .D0(\pg.n1607_adj_2564 ), .C0(\pg.n1587_adj_2739 ), 
    .A0(\pg.n1639_adj_3108[18] ), .F0(\pg.n1683_adj_2780 ), 
    .F1(\pg.n1779_adj_2520 ));
  pg_SLICE_2994 \pg.SLICE_2994 ( .D1(\pg.n1781_adj_2530 ), 
    .C1(\pg.n6_adj_2801 ), .B1(\pg.n1779_adj_2520 ), .A1(\pg.n1780_adj_2525 ), 
    .D0(\pg.n152[12] ), .C0(\pg.n1735_adj_3107[15] ), .B0(\pg.n152[13] ), 
    .A0(\pg.n1703_adj_2538 ), .F0(\pg.n6_adj_2801 ), .F1(\pg.n29009 ));
  pg_SLICE_2995 \pg.SLICE_2995 ( .C1(\pg.n1782_adj_2800 ), 
    .B1(\pg.n1799_adj_2486 ), .A1(\pg.n1831_adj_3106[15] ), 
    .D0(\pg.n1735_adj_3107[15] ), .C0(\pg.n1703_adj_2538 ), .B0(\pg.n152[13] ), 
    .F0(\pg.n1782_adj_2800 ), .F1(\pg.n1878_adj_2805 ));
  pg_SLICE_3001 \pg.SLICE_3001 ( .D1(\pg.n1974_adj_2820 ), 
    .C1(\pg.n8_adj_2819 ), .B1(\pg.n1971_adj_2437 ), .A1(\pg.n1973_adj_2441 ), 
    .D0(\pg.n152[10] ), .C0(\pg.n1976_adj_2479 ), .B0(\pg.n1975_adj_2483 ), 
    .F0(\pg.n8_adj_2819 ), .F1(\pg.n5_adj_2821 ));
  pg_SLICE_3003 \pg.SLICE_3003 ( .D1(\pg.n2023_adj_3103[15] ), 
    .C1(\pg.n1974_adj_2820 ), .B1(\pg.n1991_adj_2414 ), 
    .D0(\pg.n1927_adj_3104[15] ), .C0(\pg.n1878_adj_2805 ), 
    .B0(\pg.n1895_adj_2448 ), .F0(\pg.n1974_adj_2820 ), 
    .F1(\pg.n2070_adj_2410 ));
  pg_SLICE_3008 \pg.SLICE_3008 ( .D1(\pg.n2169_adj_2370 ), 
    .C1(\pg.n6_adj_2842 ), .B1(\pg.n2168_adj_2366 ), .A1(\pg.n2167_adj_2362 ), 
    .D0(\pg.n152[8] ), .C0(\pg.n2119_adj_3102[11] ), .B0(\pg.n152[9] ), 
    .A0(\pg.n2087_adj_2374 ), .F0(\pg.n6_adj_2842 ), .F1(\pg.n29017 ));
  pg_SLICE_3009 \pg.SLICE_3009 ( .D1(\pg.n2215_adj_3101[11] ), 
    .C1(\pg.n2170_adj_2841 ), .A1(\pg.n2183_adj_2332 ), 
    .D0(\pg.n2119_adj_3102[11] ), .C0(\pg.n2087_adj_2374 ), .B0(\pg.n152[9] ), 
    .F0(\pg.n2170_adj_2841 ), .F1(\pg.n2266_adj_2322 ));
  pg_SLICE_3014 \pg.SLICE_3014 ( .D1(\pg.n2695[18] ), .C1(\pg.n2643 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[18] ), .C0(\pg.n2547_adj_494 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2643 ), .F1(\pg.n2739 ));
  pg_SLICE_3016 \pg.SLICE_3016 ( .D1(\pg.n2695[30] ), .C1(\pg.n2631 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[30] ), .C0(\pg.n2535 ), 
    .B0(\pg.n2567 ), .F0(\pg.n2631 ), .F1(\pg.n2727_adj_642 ));
  pg_SLICE_3017 \pg.SLICE_3017 ( .D1(\pg.n2791_adj_3069[24] ), 
    .C1(\pg.n2733_adj_645 ), .B1(\pg.n2759 ), .D0(\pg.n2695[24] ), 
    .C0(\pg.n2637 ), .B0(\pg.n2663 ), .F0(\pg.n2733_adj_645 ), .F1(\pg.n2829 ));
  pg_SLICE_3021 \pg.SLICE_3021 ( .D1(\pg.n2695[12] ), .C1(\pg.n2649 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[12] ), .C0(\pg.n2553_adj_478 ), 
    .A0(\pg.n2567 ), .F0(\pg.n2649 ), .F1(\pg.n2745 ));
  pg_SLICE_3026 \pg.SLICE_3026 ( .D1(\pg.n2599_adj_3065[28] ), .C1(\pg.n2537 ), 
    .B1(\pg.n2567 ), .D0(\pg.n2503_adj_3064[28] ), .C0(\pg.n2471 ), 
    .B0(\pg.n2441_adj_450 ), .F0(\pg.n2537 ), .F1(\pg.n2633 ));
  pg_SLICE_3027 \pg.SLICE_3027 ( .D1(\pg.n2695[17] ), .C1(\pg.n2644 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2567 ), .C0(\pg.n2548_adj_506 ), 
    .A0(\pg.n2599_adj_3065[17] ), .F0(\pg.n2644 ), .F1(\pg.n2740 ));
  pg_SLICE_3030 \pg.SLICE_3030 ( .D1(\pg.n2599_adj_3065[22] ), 
    .C1(\pg.n2543_adj_493 ), .B1(\pg.n2567 ), .D0(\pg.n2503_adj_3064[22] ), 
    .C0(\pg.n2447_adj_449 ), .B0(\pg.n2471 ), .F0(\pg.n2543_adj_493 ), 
    .F1(\pg.n2639 ));
  pg_SLICE_3031 \pg.SLICE_3031 ( .D1(\pg.n2695[16] ), .C1(\pg.n2645 ), 
    .B1(\pg.n2663 ), .D0(\pg.n2599_adj_3065[16] ), .C0(\pg.n2549_adj_498 ), 
    .A0(\pg.n2567 ), .F0(\pg.n2645 ), .F1(\pg.n2741 ));
  pg_SLICE_3034 \pg.SLICE_3034 ( .D1(\pg.n2503_adj_3064[30] ), 
    .C1(\pg.n2439_adj_460 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[30] ), 
    .C0(\pg.n2343_adj_428 ), .B0(\pg.n2375 ), .F0(\pg.n2439_adj_460 ), 
    .F1(\pg.n2535 ));
  pg_SLICE_3039 \pg.SLICE_3039 ( .D1(\pg.n2567 ), .C1(\pg.n2541_adj_501 ), 
    .A1(\pg.n2599_adj_3065[24] ), .D0(\pg.n2503_adj_3064[24] ), 
    .C0(\pg.n2445_adj_448 ), .B0(\pg.n2471 ), .F0(\pg.n2541_adj_501 ), 
    .F1(\pg.n2637 ));
  pg_SLICE_3041 \pg.SLICE_3041 ( .D1(\pg.n2567 ), .C1(\pg.n2544_adj_500 ), 
    .B1(\pg.n2599_adj_3065[21] ), .D0(\pg.n2503_adj_3064[21] ), 
    .C0(\pg.n2448_adj_447 ), .B0(\pg.n2471 ), .F0(\pg.n2544_adj_500 ), 
    .F1(\pg.n2640 ));
  pg_SLICE_3043 \pg.SLICE_3043 ( .D1(\pg.n2503_adj_3064[23] ), 
    .C1(\pg.n2446_adj_455 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[23] ), 
    .C0(\pg.n2350_adj_415 ), .A0(\pg.n2375 ), .F0(\pg.n2446_adj_455 ), 
    .F1(\pg.n2542_adj_499 ));
  pg_SLICE_3045 \pg.SLICE_3045 ( .D1(\pg.n2503_adj_3064[17] ), 
    .C1(\pg.n2452_adj_454 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[17] ), 
    .C0(\pg.n2356_adj_422 ), .B0(\pg.n2375 ), .F0(\pg.n2452_adj_454 ), 
    .F1(\pg.n2548_adj_506 ));
  pg_SLICE_3047 \pg.SLICE_3047 ( .D1(\pg.n2503_adj_3064[19] ), 
    .C1(\pg.n2450_adj_465 ), .B1(\pg.n2471 ), .D0(\pg.n2407_adj_3055[19] ), 
    .C0(\pg.n2354_adj_404 ), .B0(\pg.n2375 ), .F0(\pg.n2450_adj_465 ), 
    .F1(\pg.n2546_adj_503 ));
  pg_SLICE_3050 \pg.SLICE_3050 ( .D1(\pg.n2407_adj_3055[28] ), 
    .C1(\pg.n2345_adj_407 ), .A1(\pg.n2375 ), .C0(\pg.n2249_adj_243 ), 
    .B0(\pg.n2311_adj_3056[28] ), .A0(\pg.n2279 ), .F0(\pg.n2345_adj_407 ), 
    .F1(\pg.n2441_adj_450 ));
  pg_SLICE_3051 \pg.SLICE_3051 ( .D1(\pg.n2471 ), .C1(\pg.n2443_adj_459 ), 
    .A1(\pg.n2503_adj_3064[26] ), .D0(\pg.n2407_adj_3055[26] ), 
    .C0(\pg.n2347_adj_416 ), .B0(\pg.n2375 ), .F0(\pg.n2443_adj_459 ), 
    .F1(\pg.n2539 ));
  pg_SLICE_3054 \pg.SLICE_3054 ( .D1(\pg.n2279 ), .C1(\pg.n2247_adj_162 ), 
    .A1(\pg.n2311_adj_3056[30] ), .D0(\pg.n2215[30] ), .C0(\pg.n2183 ), 
    .B0(\pg.n2151_adj_355 ), .F0(\pg.n2247_adj_162 ), .F1(\pg.n2343_adj_428 ));
  pg_SLICE_3055 \pg.SLICE_3055 ( .D1(\pg.n2407_adj_3055[14] ), 
    .C1(\pg.n2359_adj_396 ), .B1(\pg.n2375 ), .D0(\pg.n2279 ), 
    .C0(\pg.n2263_adj_372 ), .A0(\pg.n2311_adj_3056[14] ), 
    .F0(\pg.n2359_adj_396 ), .F1(\pg.n2455_adj_445 ));
  pg_SLICE_3057 \pg.SLICE_3057 ( .D1(\pg.n2311_adj_3056[25] ), 
    .C1(\pg.n2252_adj_278 ), .A1(\pg.n2279 ), .D0(\pg.n2215[25] ), 
    .C0(\pg.n2156_adj_346 ), .A0(\pg.n2183 ), .F0(\pg.n2252_adj_278 ), 
    .F1(\pg.n2348_adj_426 ));
  pg_SLICE_3062 \pg.SLICE_3062 ( .D1(\pg.n1543[26] ), .C1(\pg.n1483_adj_253 ), 
    .B1(\pg.n1511 ), .D0(\pg.n1447[26] ), .C0(\pg.n1387 ), .A0(\pg.n1415 ), 
    .F0(\pg.n1483_adj_253 ), .F1(\pg.n1579 ));
  pg_SLICE_3064 \pg.SLICE_3064 ( .D1(\pg.n1735[26] ), .C1(\pg.n1675 ), 
    .B1(\pg.n1703 ), .D0(\pg.n1639[26] ), .C0(\pg.n1579 ), .B0(\pg.n1607 ), 
    .F0(\pg.n1675 ), .F1(\pg.n1771 ));
  pg_SLICE_3067 \pg.SLICE_3067 ( .D1(\pg.n2119[26] ), .C1(\pg.n2059_adj_327 ), 
    .B1(\pg.n2087 ), .D0(\pg.n2023[26] ), .C0(\pg.n1963_adj_317 ), 
    .A0(\pg.n1991 ), .F0(\pg.n2059_adj_327 ), .F1(\pg.n2155_adj_356 ));
  pg_SLICE_3069 \pg.SLICE_3069 ( .D1(\pg.n1351[25] ), .C1(\pg.n1292 ), 
    .B1(\pg.n1319 ), .D0(\pg.n1255[25] ), .C0(n1223_adj_3118), 
    .B0(n1196_adj_3113), .F0(\pg.n1292 ), .F1(\pg.n1388 ));
  pg_SLICE_3073 \pg.SLICE_3073 ( .D1(\pg.n2119[25] ), .C1(\pg.n2060_adj_328 ), 
    .B1(\pg.n2087 ), .D0(\pg.n2023[25] ), .C0(\pg.n1964_adj_312 ), 
    .B0(\pg.n1991 ), .F0(\pg.n2060_adj_328 ), .F1(\pg.n2156_adj_346 ));
  pg_SLICE_3075 \pg.SLICE_3075 ( .D1(\pg.n1447[20] ), .C1(\pg.n1393 ), 
    .B1(\pg.n1415 ), .D0(\pg.n1351[20] ), .C0(n1297_adj_3130), .A0(\pg.n1319 ), 
    .F0(\pg.n1393 ), .F1(\pg.n1489_adj_248 ));
  pg_SLICE_3079 \pg.SLICE_3079 ( .C1(\pg.n1777 ), .B1(\pg.n1799 ), 
    .A1(\pg.n1831[20] ), .D0(\pg.n1735[20] ), .B0(\pg.n1703 ), .A0(\pg.n1681 ), 
    .F0(\pg.n1777 ), .F1(\pg.n1873 ));
  pg_SLICE_3081 \pg.SLICE_3081 ( .D1(\pg.n2023[20] ), .C1(\pg.n1969 ), 
    .B1(\pg.n1991 ), .C0(\pg.n1873 ), .B0(\pg.n1895 ), .A0(\pg.n1927[20] ), 
    .F0(\pg.n1969 ), .F1(\pg.n2065_adj_323 ));
  pg_SLICE_3083 \pg.SLICE_3083 ( .D1(\pg.n2215[20] ), .C1(\pg.n2161_adj_340 ), 
    .B1(\pg.n2183 ), .D0(\pg.n2119[20] ), .C0(\pg.n2065_adj_323 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2161_adj_340 ), .F1(\pg.n2257_adj_358 ));
  pg_SLICE_3085 \pg.SLICE_3085 ( .D1(\pg.n1511 ), .C1(\pg.n1479_adj_259 ), 
    .A1(\pg.n1543[30] ), .D0(\pg.n1447[30] ), .C0(\pg.n1351[30] ), 
    .B0(\pg.n1415 ), .A0(\pg.n1319 ), .F0(\pg.n1479_adj_259 ), .F1(\pg.n1575 ));
  pg_SLICE_3087 \pg.SLICE_3087 ( .D1(\pg.n1927[30] ), .C1(\pg.n1863 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1799 ), .C0(\pg.n1767 ), .A0(\pg.n1831[30] ), 
    .F0(\pg.n1863 ), .F1(\pg.n1959_adj_318 ));
  pg_SLICE_3091 \pg.SLICE_3091 ( .D1(\pg.n1703 ), .C1(\pg.n1685 ), 
    .B1(\pg.n1735[16] ), .D0(\pg.n1639[16] ), .C0(\pg.n1607 ), .B0(\pg.n110 ), 
    .F0(\pg.n1685 ), .F1(\pg.n1781 ));
  pg_SLICE_3093 \pg.SLICE_3093 ( .D1(\pg.n1927[16] ), .C1(\pg.n1877 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1831[16] ), .C0(\pg.n1781 ), .B0(\pg.n1799 ), 
    .F0(\pg.n1877 ), .F1(\pg.n1973 ));
  pg_SLICE_3095 \pg.SLICE_3095 ( .D1(\pg.n2119[16] ), .C1(\pg.n2069_adj_321 ), 
    .A1(\pg.n2087 ), .D0(\pg.n2023[16] ), .C0(\pg.n1973 ), .B0(\pg.n1991 ), 
    .F0(\pg.n2069_adj_321 ), .F1(\pg.n2165_adj_338 ));
  pg_SLICE_3098 \pg.SLICE_3098 ( .D1(\pg.n1927[17] ), .C1(\pg.n1876 ), 
    .B1(\pg.n1895 ), .D0(\pg.n1831[17] ), .C0(\pg.n1780 ), .B0(\pg.n1799 ), 
    .F0(\pg.n1876 ), .F1(\pg.n1972 ));
  pg_SLICE_3100 \pg.SLICE_3100 ( .D1(\pg.n2119[17] ), .C1(\pg.n2068_adj_322 ), 
    .A1(\pg.n2087 ), .D0(\pg.n2023[17] ), .C0(\pg.n1972 ), .A0(\pg.n1991 ), 
    .F0(\pg.n2068_adj_322 ), .F1(\pg.n2164_adj_339 ));
  pg_SLICE_3102 \pg.SLICE_3102 ( .D1(\pg.n2183 ), .C1(\pg.n2167_adj_337 ), 
    .A1(\pg.n2215[14] ), .D0(\pg.n2119[14] ), .C0(\pg.n2071_adj_320 ), 
    .B0(\pg.n2087 ), .F0(\pg.n2167_adj_337 ), .F1(\pg.n2263_adj_372 ));
  pg_SLICE_3103 \pg.SLICE_3103 ( .D1(\pg.n1543[19] ), .C1(\pg.n1490 ), 
    .B1(\pg.n1511 ), .D0(\pg.n1415 ), .C0(\pg.n1447[19] ), .B0(\pg.n1394 ), 
    .F0(\pg.n1490 ), .F1(\pg.n1586_adj_266 ));
  pg_SLICE_3107 \pg.SLICE_3107 ( .D1(n1263), .C1(n1198), .B1(n1223), 
    .D0(\pg.n4_adj_2632 ), .C0(\pg.n152[21] ), .B0(\pg.n219_adj_2633 ), 
    .A0(\pg.n1159_adj_3109[23] ), .F0(n1198), .F1(n1294));
  SLICE_3110 SLICE_3110( .D1(n1195), .C1(n103_adj_3131), .B1(n1194), 
    .A1(n1196), .D0(n1197), .C0(n102_adj_3132), .F0(n103_adj_3131), 
    .F1(n29107));
  SLICE_3112 SLICE_3112( .D1(n1196_adj_3113), .C1(n103), .B1(n1194_adj_3111), 
    .A1(n1195_adj_3112), .D0(n1197_adj_3114), .C0(n102), .F0(n103), 
    .F1(n29180));
  SLICE_3115 SLICE_3115( .D1(int60clk_N_113), .C1(int60clk_N_114), 
    .B1(\row[2] ), .A1(int60clk_N_112), .D0(\row[0] ), .C0(\row[9] ), 
    .F0(int60clk_N_114), .F1(int60clk));
  SLICE_3117 SLICE_3117( .D0(col_0__N_50), .C0(row_0__N_30), .F0(row_0__N_29));
  myvga_SLICE_3118 \myvga.SLICE_3118 ( .D1(\myvga.n14_adj_118 ), 
    .C1(\myvga.n13 ), .B1(\row[3] ), .A1(\row[9] ), .D0(\row[8] ), 
    .C0(\row[1] ), .B0(\row[2] ), .A0(\row[7] ), .F0(\myvga.n13 ), 
    .F1(row_0__N_30));
  myvga_SLICE_3119 \myvga.SLICE_3119 ( .D1(\col[9] ), .C1(\myvga.n10 ), 
    .B1(\col[4] ), .A1(\col[1] ), .D0(\col[8] ), .C0(\col[3] ), 
    .F0(\myvga.n10 ), .F1(\myvga.n16 ));
  myvga_SLICE_3121 \myvga.SLICE_3121 ( .D1(\myvga.n16 ), .C1(\myvga.n11_c ), 
    .B1(\col[6] ), .A1(\col[2] ), .D0(\col[7] ), .C0(\col[5] ), .B0(\col[0] ), 
    .F0(\myvga.n11_c ), .F1(col_0__N_50));
  myvga_SLICE_3123 \myvga.SLICE_3123 ( .D1(\row[2] ), 
    .C1(\myvga.VSYNC_c_N_101 ), .B1(\row[4] ), .D0(\myvga.n30533 ), 
    .C0(\row[9] ), .B0(\row[3] ), .A0(\row[1] ), .F0(\myvga.VSYNC_c_N_101 ), 
    .F1(VSYNC_c));
  myvga_SLICE_3124 \myvga.SLICE_3124 ( .D1(\row[4] ), .C1(\row[0] ), 
    .B1(\row[5] ), .A1(\row[6] ), .D0(\row[8] ), .C0(\row[5] ), .B0(\row[6] ), 
    .A0(\row[7] ), .F0(\myvga.n30533 ), .F1(\myvga.n14_adj_118 ));
  myvga_SLICE_3125 \myvga.SLICE_3125 ( .D1(\col[9] ), 
    .C1(\myvga.HSYNC_c_N_100 ), .B1(\col[8] ), .A1(\col[7] ), .D0(\col[5] ), 
    .C0(\col[6] ), .B0(\col[4] ), .F0(\myvga.HSYNC_c_N_100 ), .F1(HSYNC_c));
  nes_control_SLICE_3127 \nes_control.SLICE_3127 ( 
    .D1(\nes_control.NEScount[3] ), .C1(\nes_control.NEScount[5] ), 
    .B1(\nes_control.NEScount[6] ), .D0(\nes_control.NEScount[4] ), 
    .C0(\nes_control.NEScount[3] ), .B0(\nes_control.NEScount[2] ), 
    .F0(\nes_control.n14_adj_115 ), .F1(\nes_control.nes_latch_c_N_103 ));
  nes_control_SLICE_3128 \nes_control.SLICE_3128 ( 
    .D1(\nes_control.n14_adj_115 ), .C1(\nes_control.n15_adj_116 ), 
    .B1(\nes_control.NEScount[0] ), .A1(\nes_control.NEScount[5] ), 
    .D0(\nes_control.NEScount[1] ), .C0(\nes_control.NEScount[6] ), 
    .B0(\nes_control.NEScount[7] ), .A0(\nes_control.NEScount[8] ), 
    .F0(\nes_control.n15_adj_116 ), .F1(\nes_control.nes_clock_c_enable_8 ));
  nes_control_SLICE_3130 \nes_control.SLICE_3130 ( 
    .D1(\nes_control.nes_latch_c_N_103 ), .C1(\nes_control.nes_latch_c_N_102 ), 
    .B1(\nes_control.NEScount[2] ), .A1(\nes_control.NEScount[7] ), 
    .D0(\nes_control.NEScount[1] ), .C0(\nes_control.NEScount[0] ), 
    .B0(\nes_control.NEScount[4] ), .A0(\nes_control.NEScount[8] ), 
    .F0(\nes_control.nes_latch_c_N_102 ), .F1(nes_latch_c));
  pg_SLICE_3137 \pg.SLICE_3137 ( .C0(\pg.n1351_adj_3079[30] ), 
    .A0(\pg.n1319_adj_1056 ), .F0(\pg.n1383_adj_1059 ));
  pg_SLICE_3139 \pg.SLICE_3139 ( .D0(\pg.n1159[30] ), .C0(\pg.n4 ), 
    .B0(\pg.n219 ), .F0(\pg.n1191 ));
  pg_SLICE_3213 \pg.SLICE_3213 ( .D0(\col[8] ), .C0(\pg.n111_2[8] ), 
    .A0(\pg.n16_adj_2620 ), .F0(\pg.n18_adj_2624 ));
  pg_SLICE_3215 \pg.SLICE_3215 ( .D0(\pg.n12_adj_2661 ), .C0(\pg.n211[6] ), 
    .B0(\row[6] ), .F0(\pg.n14_adj_2663 ));
  pg_SLICE_3217 \pg.SLICE_3217 ( .D0(\pg.n16_adj_2665 ), .C0(\pg.n211[8] ), 
    .B0(\row[8] ), .F0(\pg.n18_adj_2674 ));
  pg_SLICE_3248 \pg.SLICE_3248 ( .D0(\pg.n1255_adj_3078[30] ), 
    .C0(\pg.n1223_adj_1050 ), .F0(\pg.n1287_adj_1051 ));
  pg_SLICE_3250 \pg.SLICE_3250 ( .D0(n1223), .C0(\pg.n1255_adj_3110[30] ), 
    .F0(\pg.n1287_adj_2454 ));
  pg_SLICE_3256 \pg.SLICE_3256 ( .D1(\pg.n2742_adj_783 ), 
    .C1(\pg.n2739_adj_781 ), .B1(\pg.n2741_adj_779 ), .A1(\pg.n2735 ), 
    .D0(\pg.n2740_adj_763 ), .C0(\pg.n2738 ), .B0(\pg.n2730 ), .A0(\pg.n2729 ), 
    .F0(\pg.n29_adj_944 ), .F1(\pg.n31_adj_943 ));
  pg_SLICE_3268 \pg.SLICE_3268 ( .D0(\pg.n354 ), .C0(\pg.n1873_adj_1485 ), 
    .A0(\pg.n1877_adj_1483 ), .F0(\pg.n7_adj_1591 ));
  pg_SLICE_3275 \pg.SLICE_3275 ( .D0(\pg.n2840 ), .C0(\pg.n2829_adj_945 ), 
    .B0(\pg.n2831 ), .A0(\pg.n2839 ), .F0(\pg.n32_adj_972 ));
  pg_SLICE_3281 \pg.SLICE_3281 ( .D0(\pg.n342_adj_2704 ), 
    .C0(\pg.n343_adj_2703 ), .F0(\pg.n8_adj_2705 ));
  pg_SLICE_3287 \pg.SLICE_3287 ( .D0(\pg.n1159_adj_3089[30] ), 
    .C0(\pg.n456_adj_1692 ), .B0(\pg.n19744 ), .F0(\pg.n1191_adj_1387 ));
  SLICE_3303 SLICE_3303( .F0(VCC_net));
  pg_SLICE_3305 \pg.SLICE_3305 ( .D0(\pg.n360_adj_895 ), 
    .C0(\pg.n2459_adj_890 ), .B0(\pg.n2455_adj_597 ), .F0(\pg.n7_adj_1247 ));
  pll_lscc_pll_inst_u_PLL_B \pll.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(ext12clk_c), .FEEDBACK(\pll.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll.lscc_pll_inst.feedback_w ), 
    .OUTCORE(test_out_c), .OUTGLOBAL(int25clk));
  nes_control_osc \nes_control.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_control.clk ));
  nes_control_nes_data_c_I_0 \nes_control.nes_data_c_I_0 ( .PADDI(nes_data_c), 
    .INCLK(nes_clock_c), .DI0(\nes_control.shift_reg[0] ));
  nes_control_shift_reg_0__I_0 \nes_control.shift_reg_0__I_0 ( 
    .DO0(\nes_control.shift_reg[0] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_0));
  nes_control_shift_reg_1__I_0 \nes_control.shift_reg_1__I_0 ( 
    .DO0(\nes_control.shift_reg[1] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_1));
  nes_control_shift_reg_2__I_0 \nes_control.shift_reg_2__I_0 ( 
    .DO0(\nes_control.shift_reg[2] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_2));
  nes_control_shift_reg_3__I_0 \nes_control.shift_reg_3__I_0 ( 
    .DO0(\nes_control.shift_reg[3] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_3));
  nes_control_shift_reg_4__I_0 \nes_control.shift_reg_4__I_0 ( 
    .DO0(\nes_control.shift_reg[4] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_4));
  nes_control_shift_reg_5__I_0 \nes_control.shift_reg_5__I_0 ( 
    .DO0(\nes_control.shift_reg[5] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_5));
  nes_control_shift_reg_6__I_0 \nes_control.shift_reg_6__I_0 ( 
    .DO0(\nes_control.shift_reg[6] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_6));
  nes_control_shift_reg_7__I_0 \nes_control.shift_reg_7__I_0 ( 
    .DO0(\nes_control.shift_reg[7] ), .CE(\nes_control.nes_clock_c_enable_8 ), 
    .OUTCLK(nes_clock_c), .PADDO(nes_outs_c_7));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_0), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_1), .rgb5(rgb[5]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  test_out test_out_I( .PADDO(test_out_c), .test_out(test_out));
  nes_clock nes_clock_I( .PADDO(nes_clock_c), .nes_clock(nes_clock));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  nes_outs_7_ \nes_outs[7]_I ( .PADDO(nes_outs_c_7), .nesouts7(nes_outs[7]));
  nes_outs_6_ \nes_outs[6]_I ( .PADDO(nes_outs_c_6), .nesouts6(nes_outs[6]));
  nes_outs_5_ \nes_outs[5]_I ( .PADDO(nes_outs_c_5), .nesouts5(nes_outs[5]));
  nes_outs_4_ \nes_outs[4]_I ( .PADDO(nes_outs_c_4), .nesouts4(nes_outs[4]));
  nes_outs_3_ \nes_outs[3]_I ( .PADDO(nes_outs_c_3), .nesouts3(nes_outs[3]));
  nes_outs_2_ \nes_outs[2]_I ( .PADDO(nes_outs_c_2), .nesouts2(nes_outs[2]));
  nes_outs_1_ \nes_outs[1]_I ( .PADDO(nes_outs_c_1), .nesouts1(nes_outs[1]));
  nes_outs_0_ \nes_outs[0]_I ( .PADDO(nes_outs_c_0), .nesouts0(nes_outs[0]));
  ext12clk ext12clk_I( .PADDI(ext12clk_c), .ext12clk(ext12clk));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
endmodule

module pg_SLICE_0 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module pg_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_5 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_6 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1575_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module pg_SLICE_7 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_10 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_14 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_15 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_16 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1575_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_17 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1640_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_18 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_21 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_25 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1640_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_28 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1705_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_29 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_32 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_34 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_35 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_36 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1120_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_37 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_40 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_45 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1510_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_47 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_51 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_54 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_55 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_56 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_57 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_59 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_60 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_61 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_62 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1510_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_66 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_2030_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_69 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_70 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_71 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1640_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_73 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_74 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_75 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_76 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1445_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_79 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_81 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1055_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_83 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1055_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_85 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_86 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_87 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_88 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_89 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1770_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_90 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_91 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_92 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_990_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_94 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_95 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_96 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_97 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_98 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1965_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_99 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_100 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_101 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_102 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_103 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_104 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_990_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_990_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_106 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_107 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_108 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_109 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_860_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_110 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_111 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_112 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_113 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1445_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_114 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_115 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_116 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_117 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_990_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_118 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_119 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_120 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_795_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_121 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_122 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_123 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_124 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_126 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_795_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_127 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_128 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_129 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_130 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_131 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_132 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_133 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_134 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_135 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_136 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_990_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_137 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_138 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_139 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_140 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_141 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_990_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_142 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_143 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_925_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_144 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_145 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_146 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_795_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_147 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_148 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_149 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1640_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_150 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_151 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_795_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_152 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_153 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_154 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_795_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_155 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_156 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1055_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_157 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_158 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_159 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_52 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_51 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pg_SLICE_160 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_161 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_162 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_163 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_164 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_165 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_925_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_166 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_167 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_168 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_169 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_170 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_171 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_925_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_172 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_173 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1575_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_174 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_795_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_175 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_176 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_925_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_177 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_925_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_178 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1965_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_179 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1575_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_180 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_181 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_182 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_925_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_183 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1705_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_184 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1380_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_185 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1380_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_186 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_187 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_188 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_189 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_190 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/add_186_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_191 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_192 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_193 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_186_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_194 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1965_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_195 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_196 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_186_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_197 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_198 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_199 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_54 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_200 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_201 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_202 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_186_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_203 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_204 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_205 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_56 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_55 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_206 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_207 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_186_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_208 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_209 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_210 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1705_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_211 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1380_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_212 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_860_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_213 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_214 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_215 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_186_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_216 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_217 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_32 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_218 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_219 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_220 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_221 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_222 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_860_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_223 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_224 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_860_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_225 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_226 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_860_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_227 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_228 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_229 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_30 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_230 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_231 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_990_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_232 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_28 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_233 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1315_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_234 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_235 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_236 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1380_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_237 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_860_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_238 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_795_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_239 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_240 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_241 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_26 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_242 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_243 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_244 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_24 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_245 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_246 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_990_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_247 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pg/counter_47_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pg_SLICE_248 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_22 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_249 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_250 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_251 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_252 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_253 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_254 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1315_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_255 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_256 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_257 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1900_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_258 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_259 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_260 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_795_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_261 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_262 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_263 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_264 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_10_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_265 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_266 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1900_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_267 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_268 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_269 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_270 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_795_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_271 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_272 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_795_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_273 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_274 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_275 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1510_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_276 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_277 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_278 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_279 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_280 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_795_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_281 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_282 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_283 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/add_218_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_284 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_285 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1510_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_286 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_20 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_287 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1575_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_288 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_289 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_290 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_291 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_18 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_292 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1575_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_293 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_294 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_295 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_296 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_297 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_298 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_299 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_925_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_300 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_301 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_925_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_302 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_303 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_304 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_305 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_306 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_307 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_308 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_309 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_218_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_310 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_311 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_312 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_218_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_313 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1900_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_314 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_315 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_12 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_316 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_317 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_860_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_318 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_860_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_319 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_320 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_321 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_322 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_323 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_860_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_324 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_325 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_860_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_326 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_327 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_328 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_329 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_330 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1315_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_331 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_218_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_332 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1900_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_333 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_334 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_335 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_336 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_860_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_337 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2095_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_338 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_339 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_860_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_340 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_341 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_342 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_343 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_344 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_345 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1640_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_346 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1315_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_347 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_218_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_348 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_349 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_218_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_350 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_351 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_352 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_2095_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_353 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_354 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_355 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_356 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_357 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_358 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_359 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1510_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_360 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_361 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_362 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1510_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_363 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_364 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_365 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1640_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_366 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_367 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_368 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_32 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_369 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_370 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1445_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_371 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_372 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_30 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_373 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_374 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_375 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_376 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_377 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_378 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_795_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_379 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_380 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_381 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_382 ( input D1, C1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_383 ( input D1, C1, B1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_384 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_385 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_386 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_387 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_388 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_795_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_389 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_390 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_23_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_391 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_392 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_393 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_394 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_395 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_396 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_397 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_398 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_399 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_400 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_13_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_401 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_402 ( input D1, C1, B1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_403 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_404 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_795_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_405 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_20_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_406 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_407 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_408 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_409 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_410 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_795_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_411 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_412 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_413 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_414 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_415 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_416 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_417 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_418 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1250_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_419 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_420 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_421 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_422 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_28 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_423 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_424 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_425 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_426 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_427 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_428 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_429 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_430 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_431 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_432 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1250_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_433 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_434 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_435 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_436 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_26 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_437 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_438 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_439 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_440 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_441 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_442 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_443 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_444 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_445 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1250_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_446 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_24 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_447 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_448 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_449 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_450 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_451 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_452 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_22 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_453 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_454 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_455 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_456 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_457 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1250_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_458 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_20 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_459 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_460 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_461 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_18 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_462 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1835_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_463 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_464 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_465 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1835_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_466 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/add_282_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_467 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_468 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_282_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_469 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_470 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_471 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1835_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_472 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_282_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_473 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_474 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_475 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_282_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_476 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_477 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_478 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_479 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_480 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_282_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_481 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_482 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_483 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1380_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_484 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1380_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_485 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_486 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_487 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_488 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_489 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_490 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_491 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_12 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_492 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_493 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_494 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_495 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_496 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_497 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_498 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_499 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_500 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_501 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_2030_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_502 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1445_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_503 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_2030_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_504 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_505 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1445_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_506 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_507 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_508 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_509 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_510 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_511 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_512 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_513 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_514 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_515 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_516 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_517 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_518 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_519 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_520 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_521 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_522 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_523 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_524 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_525 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_526 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_527 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_528 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_529 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_530 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1315_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_531 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_532 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1315_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_533 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_534 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2095_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_535 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_536 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_537 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_2095_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_538 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_539 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_13_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_540 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_541 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_542 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_543 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_544 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_545 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_546 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_547 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_548 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_549 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_550 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_551 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_552 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_553 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_554 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_555 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_556 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_557 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_558 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_559 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1965_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_560 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_561 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_562 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_563 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_564 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_565 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1965_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_566 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_567 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_568 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_569 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_570 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_571 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_572 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_573 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_574 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_575 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1250_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_576 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_577 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_578 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_579 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_580 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_581 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_582 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_583 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_584 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2095_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_585 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1770_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_586 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_2030_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_587 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1250_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_588 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_589 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_590 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_591 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_2030_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_592 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1380_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_593 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_594 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_595 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1770_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_596 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_597 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_598 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_599 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_600 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_601 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_602 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1380_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_603 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_795_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_604 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_605 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_606 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_607 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_608 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_795_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_609 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_610 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_611 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_612 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_613 ( input D1, B1, C0, B0, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_2095_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_614 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_615 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_616 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_617 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_618 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_619 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_620 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1900_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_621 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_622 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1900_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_623 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_624 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_625 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_626 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_627 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_628 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_629 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_630 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_631 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_632 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_633 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1965_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_634 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_635 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_636 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_637 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1965_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_638 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1835_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_639 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_640 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_641 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_642 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_643 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_644 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_645 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1185_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_646 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_647 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_648 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_649 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_650 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_651 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_652 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1185_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_653 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_654 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_655 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_656 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_657 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_658 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_659 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_660 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_661 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_662 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_663 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_664 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_665 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_666 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_667 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1900_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_668 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_669 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_670 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_671 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1900_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_672 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_673 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_674 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_675 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_676 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_677 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_678 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_679 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_680 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_681 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_682 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1120_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_683 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_684 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_685 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1315_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_686 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_687 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_688 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1315_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_689 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1120_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_690 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_691 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_692 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_693 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_694 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_695 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_696 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_697 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_698 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_699 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_700 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_701 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_702 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_703 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_704 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1835_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_705 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1835_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_706 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_707 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_708 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1835_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_709 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_710 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_711 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_712 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_713 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_714 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_715 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1835_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_716 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_717 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_718 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_719 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_720 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_721 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_722 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1250_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_723 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_724 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1770_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_725 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_726 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1770_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_727 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_728 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1250_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_729 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_730 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_731 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_732 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_733 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_734 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1705_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_735 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1510_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_736 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_737 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_738 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_739 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_740 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_741 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_742 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1185_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_743 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1185_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_744 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_745 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_746 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_747 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_748 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_749 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_750 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_751 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_752 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1185_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_753 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_754 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_755 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_756 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_757 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_758 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_759 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_760 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1185_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_761 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_762 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_763 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_30 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_29 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_764 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1575_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_765 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_766 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1705_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_767 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_32 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_31 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_768 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_769 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_770 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_771 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_772 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_773 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_774 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_775 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_34 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_33 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_776 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1705_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_777 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1055_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_778 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_779 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_1575_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_780 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_781 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_1055_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_782 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_783 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_784 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_785 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_786 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_36 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_35 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_787 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_788 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_789 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_790 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_791 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1185_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_792 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_38 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_37 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_793 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_794 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_795 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_796 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_797 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_798 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_40 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_39 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_799 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_800 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1185_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_801 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_802 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_803 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_804 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_805 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_806 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_807 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_808 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_809 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_810 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_811 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_812 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_813 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_814 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_815 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_816 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_817 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_818 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_819 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_990_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_820 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1770_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_821 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1770_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_822 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_990_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_823 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1770_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_824 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1510_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_825 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_826 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_42 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_41 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_827 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_828 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_829 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_830 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_831 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_832 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_833 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_834 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_835 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_836 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_837 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_838 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_839 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_840 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_841 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_842 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_843 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_844 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_845 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1120_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_846 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_847 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_848 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_849 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_850 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_925_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_851 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_852 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1120_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_853 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_854 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_855 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_14_add_925_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_856 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_857 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_860_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_858 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1705_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_859 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1120_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_860 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_44 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_43 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_861 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_862 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_863 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_46 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_45 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_864 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_865 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_866 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_867 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_868 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_11_add_1705_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_869 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_2030_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_870 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_871 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_860_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_872 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_873 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_860_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_874 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_875 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_876 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_877 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_1640_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_878 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_860_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_879 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_880 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_14_add_860_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_881 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_882 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_883 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_48 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_47 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_884 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_885 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_23_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_886 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/add_10_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_887 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output 
    Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pg/counter_47_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pg/counter_30__I_50 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pg/counter_30__I_49 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_888 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1055_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_889 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_11_add_1640_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_890 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_891 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_892 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1120_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_893 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1120_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_894 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_895 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_896 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_897 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_898 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_899 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_1055_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_900 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_1055_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_901 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_990_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_902 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_990_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_903 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_990_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_904 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_990_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_905 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_990_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_906 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_990_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_907 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_925_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_908 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_925_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_909 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_925_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_910 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_925_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_911 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_925_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_912 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_925_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_913 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_860_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_914 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_860_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_915 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_860_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_916 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_860_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_917 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_860_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_918 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_795_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_919 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_795_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_920 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_795_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_921 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_24_add_795_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_922 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_24_add_795_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_923 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/add_250_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_924 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_250_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_925 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_250_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), 
    .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_926 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/add_250_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_927 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/add_250_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_928 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_29 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_929 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_930 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_931 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_932 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_933 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_934 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_935 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_936 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_937 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_938 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_939 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_940 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_941 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2095_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_942 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_2095_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_943 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_944 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_945 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_946 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_947 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_948 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_949 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_950 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_951 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_952 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_953 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_954 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_955 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_2030_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_956 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pg/mod_21_add_2030_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_957 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_27 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_958 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_25 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_959 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_23 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_960 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \pg/mod_21_add_1965_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module myvga_SLICE_961 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_962 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \myvga/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_963 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \myvga/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_964 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \myvga/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_965 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \myvga/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_966 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \myvga/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_967 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_968 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_969 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_970 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_971 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \myvga/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module myvga_SLICE_972 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \myvga/col_46_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \myvga/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nes_control_SLICE_973 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_16__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_974 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_21 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_16__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_975 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_16__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_976 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_25 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_16__I_24 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_977 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_27 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_16__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_978 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_45__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_45__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_979 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_45__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_45__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_980 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_control/clk_div_count_45_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_45__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_45__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_981 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_control/clk_div_count_45_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_45__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nes_control_SLICE_982 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \nes_control.SLICE_982_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_983 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40001 \nes_control.SLICE_983_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_983_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/clk_div_count_11__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_10__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_984 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \nes_control.SLICE_984_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/shift_reg_6__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_985 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_985_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_985_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/shift_reg_4__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/shift_reg_5__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_987 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_987_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_987_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/shift_reg_2__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/shift_reg_3__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_989 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_989_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_989_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/shift_reg_0__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/shift_reg_1__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_991 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \nes_control.SLICE_991_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_control/clk_div_count_16__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_992 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_992_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_992_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/clk_div_count_14__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_15__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_994 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_994_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_994_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/clk_div_count_12__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_13__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_control_SLICE_997 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_control.SLICE_997_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_control.SLICE_997_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_control/clk_div_count_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_control/clk_div_count_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pg_SLICE_999 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1258_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1193_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1000 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40005 \pg/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \pg/i6_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1001 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1390_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1325_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40009 \pg/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40010 \pg/i6_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1003 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1515_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \pg.i6_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1005 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1520_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1455_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1006 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i11_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i3_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1007 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40015 \pg/i10953_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pg/i1_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1009 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 i11002_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pg/i17157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1010 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i863_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \pg/mod_14_i798_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40020 \pg/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \pg/i1_4_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1012 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \pg/i25796_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pg.i2_2_lut_3_lut_adj_644 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1013 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_14_i1004_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \pg/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1014 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i993_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i928_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1015 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_14_i1070_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \pg/i4_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1016 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1123_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1058_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1017 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \pg.i2_2_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1018 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1187_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1122_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1019 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_14_i1202_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \pg/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1020 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1254_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1189_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1021 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \pg/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \pg/i5_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1022 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1321_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_14_i1256_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1023 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_14_i1466_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \pg/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1024 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1514_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1025 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_14_i1598_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \pg/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \pg/i12_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \pg.i4_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1027 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_14_i1664_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \pg/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1028 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1650_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \pg/mod_14_i1585_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1029 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1712_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1647_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40009 \pg/i10_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \pg.i2_2_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1031 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i2109_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2044_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i6_4_lut_adj_139 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1033 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i2101_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i2036_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1034 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pg/i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i10_4_lut_adj_143 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1035 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i8_4_lut_adj_144 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_11_i2117_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1037 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i9_4_lut_adj_145 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2104_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1039 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i2110_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2045_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1040 ( input D0, C0, B0, A0, output F0 );

  lut40042 \pg/i2_4_lut_adj_137 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1041 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i2112_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2047_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1042 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2106_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \pg/i5_4_lut_adj_141 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1043 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i3_4_lut_adj_142 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_11_i2107_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1045 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i4_4_lut_adj_140 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_11_i2116_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1047 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i11_4_lut_adj_149 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2105_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1049 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i7_4_lut_adj_147 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_11_i2100_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1051 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i2109_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i2044_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i18_4_lut_adj_177 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i6_4_lut_adj_163 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1053 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2101_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2036_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1054 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i19_4_lut_adj_180 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i10_4_lut_adj_168 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1055 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i2117_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2052_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1056 ( input D0, C0, B0, A0, output F0 );

  lut40042 \pg/i8_4_lut_adj_173 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1057 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2104_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i2039_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1058 ( input D0, C0, B0, A0, output F0 );

  lut40048 \pg/i9_4_lut_adj_174 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1059 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2110_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2045_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1060 ( input D0, C0, B0, A0, output F0 );

  lut40042 \pg/i2_4_lut_adj_160 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1061 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2112_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2047_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1062 ( input D0, C0, B0, A0, output F0 );

  lut40042 \pg/i5_4_lut_adj_165 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1063 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \pg/i3_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_14_i2107_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1065 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2116_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2051_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1066 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i2106_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \pg/i4_4_lut_adj_164 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1067 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i11_4_lut_adj_179 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_14_i2105_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1069 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i7_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_14_i2100_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1071 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1859_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \pg/i2_4_lut_adj_186 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_184 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1073 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i2109_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2044_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1074 ( input D0, C0, B0, A0, output F0 );

  lut40048 \pg/i6_4_lut_adj_195 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1075 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i4_4_lut_adj_196 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i2116_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1077 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \pg/i5_4_lut_adj_197 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i2112_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1079 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2110_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2045_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i20_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i2_4_lut_adj_199 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1081 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i8_4_lut_adj_203 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i2117_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1083 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \pg/mod_21_i2107_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i18_4_lut_adj_201 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \pg/i3_4_lut_adj_198 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1085 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i11_4_lut_adj_202 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_21_i2105_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1087 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i7_4_lut_adj_205 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_21_i2100_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1089 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2109_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2044_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1090 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i18_4_lut_adj_215 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \pg/i6_4_lut_adj_209 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1091 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i4_4_lut_adj_210 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i2116_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1093 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2112_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2047_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1094 ( input D0, C0, B0, A0, output F0 );

  lut40055 \pg/i5_4_lut_adj_211 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1095 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2110_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2045_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1096 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i20_4_lut_adj_219 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pg/i2_4_lut_adj_213 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i8_4_lut_adj_217 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i2117_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1099 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i3_4_lut_adj_212 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i2107_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1101 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \pg/i11_4_lut_adj_216 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i2105_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1103 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \pg/i7_4_lut_adj_220 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i2100_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1105 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1791_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1726_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \pg/i4_4_lut_adj_223 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 \pg.i2_2_lut_adj_222 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1107 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i2122_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2057_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \pg/i4_4_lut_adj_192 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \pg.i2_2_lut_adj_190 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1109 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2056_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1991_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \pg/i4_4_lut_adj_265 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_264 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1111 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1793_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1728_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \pg/i11_4_lut_adj_226 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \pg.i3_2_lut_adj_231 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1113 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pg.i2_2_lut_adj_229 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i1792_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1115 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_238 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_21_i1858_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1117 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1980_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1915_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i16_4_lut_adj_257 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \pg.i2_2_lut_adj_255 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1119 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1650_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1585_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i13_4_lut_adj_291 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \pg/i8_4_lut_adj_289 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1121 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2055_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1990_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \pg/i4_4_lut_adj_254 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \pg.i2_2_lut_adj_253 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1123 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1581_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1516_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i12_4_lut_adj_284 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \pg/i7_4_lut_adj_282 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1125 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2041_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1976_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i17_4_lut_adj_268 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i3_2_lut_adj_262 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1127 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1645_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1580_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i12_4_lut_adj_290 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i4_2_lut_adj_287 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1129 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2118_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2053_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1130 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2046_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \pg.i3_2_lut_adj_266 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1131 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i994_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i929_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1132 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i936_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \pg/i25803_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1133 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2122_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i2057_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \pg/i4_4_lut_adj_208 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_207 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1135 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i1520_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_21_i1455_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i11_4_lut_adj_283 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \pg.i3_2_lut_adj_280 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1137 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1518_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1453_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40009 \pg/i10_4_lut_adj_387 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i5_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1139 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i2056_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1991_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \pg/i4_4_lut_adj_364 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_363 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1141 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1528_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1463_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i5_4_lut_adj_279 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_278 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1143 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_285 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_21_i1594_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1145 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1660_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1595_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i5_4_lut_adj_294 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i2_2_lut_adj_292 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \pg.i2_2_lut_adj_345 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i1980_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1149 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1527_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1462_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_274 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \pg.i2_2_lut_adj_273 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1151 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1461_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1396_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_384 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \pg.i2_2_lut_adj_383 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1153 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i1447_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1382_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1154 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i1398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \pg/i9_4_lut_adj_382 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1155 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_21_i1383_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1318_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1157 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1321_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1256_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1158 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \pg/i8_4_lut_adj_377 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \pg/i5_4_lut_adj_375 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1159 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_24_i1793_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i1728_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1160 ( input D0, C0, B0, A0, output F0 );

  lut40080 \pg.i3_2_lut_adj_317 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1161 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1330_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1265_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \pg/i4_4_lut_adj_379 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \pg.i2_2_lut_adj_378 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1163 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1257_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1192_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \pg/i7_4_lut_adj_360 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i2_2_lut_adj_358 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1165 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1707_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1642_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i13_4_lut_adj_432 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \pg/i8_4_lut_adj_430 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1167 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_24_i1791_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1726_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \pg/i4_4_lut_adj_309 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \pg.i2_2_lut_adj_308 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1169 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1253_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1188_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1171 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1254_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1189_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1172 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_21_i1200_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \pg/i6_4_lut_adj_351 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1173 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_315 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i1792_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1175 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_324 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i1858_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1177 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1057_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \pg/mod_21_i992_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1178 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_21_i1068_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \pg/i4_4_lut_adj_417 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1179 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1066_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1001_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \pg/i4_4_lut_adj_340 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \pg.i2_2_lut_adj_338 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1181 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1924_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1859_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \pg/i4_4_lut_adj_333 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_332 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1183 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2055_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1990_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_344 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i2_2_lut_adj_343 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1185 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \pg.i2_2_lut_adj_346 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i1131_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1187 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1198_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1133_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \pg/i4_4_lut_adj_356 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \pg.i2_2_lut_adj_354 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1189 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_21_i1264_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1199_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \pg/i5_4_lut_adj_374 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \pg.i2_2_lut_adj_372 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1191 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \pg.i3_2_lut_adj_361 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i2041_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1193 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2118_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2053_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1194 ( input D0, C0, B0, A0, output F0 );

  lut40091 \pg.i3_2_lut_adj_365 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1195 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1124_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1059_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1198 ( input D0, C0, B0, A0, output F0 );

  lut40080 \pg.i3_2_lut_adj_415 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1199 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_413 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \pg/mod_21_i1000_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1201 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i993_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i928_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1202 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \pg/mod_21_i936_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \pg/i25801_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1203 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i863_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \pg/mod_21_i798_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \pg/i17163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_392 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1205 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \pg/i5_4_lut_adj_390 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \pg/i1_3_lut_adj_389 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1207 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i868_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \pg/mod_21_i803_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pg/i5_4_lut_adj_396 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_394 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1209 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \pg.i2_2_lut_adj_407 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_21_i934_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1211 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2041_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1976_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i17_4_lut_adj_421 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i3_2_lut_adj_409 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1213 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i1002_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \pg/i3_4_lut_adj_412 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1215 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1660_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1595_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i5_4_lut_adj_302 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \pg.i2_2_lut_adj_300 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1217 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1644_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1579_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i12_4_lut_adj_440 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \pg/i7_4_lut_adj_438 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1219 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1645_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1580_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i12_4_lut_adj_431 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \pg.i4_2_lut_adj_428 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1221 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \pg.i2_2_lut_adj_426 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i1594_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1223 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1520_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1455_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i11_4_lut_adj_439 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \pg.i3_2_lut_adj_436 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1225 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1924_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1859_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \pg/i2_4_lut_adj_495 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \pg.i2_2_lut_adj_493 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1227 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1911_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1846_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i14_4_lut_adj_487 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i2_2_lut_adj_485 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1229 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1528_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1463_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pg/i5_4_lut_adj_435 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \pg.i2_2_lut_adj_433 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1231 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1395_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1330_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_592 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \pg.i2_2_lut_adj_590 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1233 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1396_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1331_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_597 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \pg.i2_2_lut_adj_596 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1235 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1462_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_24_i1397_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_442 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \pg.i2_2_lut_adj_441 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1237 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1777_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1712_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40005 \pg/i10_4_lut_adj_461 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_467 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1239 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1123_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1058_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1240 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_24_i1068_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \pg/i4_4_lut_adj_563 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1241 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1447_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1382_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1242 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i1398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \pg/i9_4_lut_adj_595 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1243 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1383_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1318_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40009 \pg/i10_4_lut_adj_601 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i5_2_lut_adj_599 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1245 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1650_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1585_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1246 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \pg/mod_11_i1664_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \pg/i13_4_lut_adj_455 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1247 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1255_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1190_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i6_4_lut_adj_574 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \pg/i17261_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1249 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_24_i1384_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1319_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1250 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i1332_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \pg/i8_4_lut_adj_588 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1251 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1581_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1516_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1252 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_11_i1598_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \pg/i12_4_lut_adj_643 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1253 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1645_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1580_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i12_4_lut_adj_454 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \pg.i4_2_lut_adj_451 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1255 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1643_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1578_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \pg/i10_4_lut_adj_469 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \pg.i2_2_lut_adj_450 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1257 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1257_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1192_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1258 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_24_i1266_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \pg/i7_4_lut_adj_580 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1259 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i868_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \pg/mod_24_i803_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i5_4_lut_adj_549 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_544 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1261 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \pg.i2_2_lut_adj_578 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i1193_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1263 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i2041_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1976_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i17_4_lut_adj_518 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i3_2_lut_adj_512 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1265 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1514_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1449_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1266 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_11_i1532_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \pg/i11_4_lut_adj_635 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1267 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_551 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_24_i934_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1269 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1520_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1455_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i11_4_lut_adj_642 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \pg.i3_2_lut_adj_639 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i10_4_lut_adj_627 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \pg/i1_4_lut_adj_624 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1273 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \pg.i6_2_lut_adj_633 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_11_i1447_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1275 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1382_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1317_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \pg.i1_2_lut_adj_621 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \pg/i9_4_lut_adj_620 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1277 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1453_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1388_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1279 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1321_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1256_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1280 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_11_i1334_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 \pg/i8_4_lut_adj_613 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1281 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \pg.i2_2_lut_adj_555 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i1000_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1283 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1387_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1322_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \pg/i6_4_lut_adj_612 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_617 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1285 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1066_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1001_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1286 ( input D0, C0, B0, A0, output F0 );

  lut40087 \pg.i3_2_lut_adj_559 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1287 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i1253_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1188_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1288 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_11_i1268_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \pg/i7_4_lut_adj_607 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \pg/i4_4_lut_adj_565 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_564 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1291 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1254_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1189_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \pg/i6_4_lut_adj_591 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \pg/i2_4_lut_adj_587 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1293 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1122_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1057_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i5_4_lut_adj_567 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \pg.i2_2_lut_adj_562 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1295 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1124_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1059_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1296 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_11_i1070_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i4_4_lut_adj_553 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1297 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1299 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i993_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i928_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \pg/mod_11_i992_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \pg/i3_4_lut_adj_543 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1301 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i994_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i929_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \pg/i25790_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \pg/i1_4_lut_adj_533 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1303 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i863_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_11_i798_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1304 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \pg/i17155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \pg/i25789_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40015 \pg/i9809_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pg/i1_4_lut_adj_529 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1307 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1132_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1067_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_572 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_570 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1309 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \pg/i5_4_lut_adj_539 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \pg/i1_3_lut_adj_538 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1310 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i867_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \pg/mod_24_i802_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40125 \pg/i17387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_541 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1312 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i863_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \pg/mod_24_i798_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1313 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_24_i1002_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \pg/i3_4_lut_adj_554 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1314 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i993_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i928_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 \pg.i2_2_lut_adj_575 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i1132_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1317 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1198_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1133_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \pg/i4_4_lut_adj_577 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \pg.i2_2_lut_adj_576 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1319 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 \pg.i2_2_lut_adj_581 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i1263_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1321 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1859_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \pg/i4_4_lut_adj_246 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \pg.i2_2_lut_adj_245 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1323 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1911_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1846_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1324 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40128 \pg.i2_2_lut_adj_169 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_14_i1777_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1325 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1643_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1578_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1326 ( input D0, C0, B0, A0, output F0 );

  lut40014 \pg.i2_2_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1327 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1322_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1257_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \pg/i6_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1329 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1132_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1067_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \pg/i2_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40014 \pg.i2_2_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1331 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1447_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1382_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1333 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \pg.i2_2_lut_adj_530 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 i9810_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1335 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i931_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i10954_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 \pg.i2_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \pg/mod_14_i802_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1337 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1521_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1456_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1338 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1651_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1586_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1339 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1588_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1523_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1340 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1458_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1393_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1341 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i998_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i933_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1342 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i10998_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \pg/mod_14_i803_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1344 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \pg/i1_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \pg/i3_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1345 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1128_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1063_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \pg/i1_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pg/i3_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1349 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1388_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1323_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1350 ( input D0, C0, B0, A0, output F0 );

  lut40066 \pg/i7_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1352 ( input D0, C0, B0, A0, output F0 );

  lut40037 \pg/i8_4_lut_adj_100 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1353 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1518_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1453_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \pg/i10_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \pg/i8_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1356 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1134_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1069_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1358 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \pg/i1_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \pg/i3_3_lut_adj_74 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1359 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1264_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1199_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \pg/i4_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \pg.i1_2_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xD800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 \pg/i1_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \pg/i1_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1363 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1394_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1329_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \pg/i1_4_lut_adj_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \pg/i1_4_lut_adj_90 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \pg/i1_4_lut_adj_98 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \pg/i3_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1367 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1524_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1459_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \pg/i1_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \pg/i3_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1369 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1584_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1519_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1372 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1654_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1589_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1374 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1648_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1583_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1375 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1000_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i935_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1376 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i11003_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \pg/mod_14_i805_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1378 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1130_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1065_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1380 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1260_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1195_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1383 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1001_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i936_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1384 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 i11001_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \pg/mod_14_i806_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \pg.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1387 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1131_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1066_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1390 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1261_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1196_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1392 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1391_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1326_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1393 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i934_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i11000_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1395 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1064_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i999_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1397 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1194_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1129_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1399 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1324_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1259_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1401 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1454_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1389_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1402 ( input D0, C0, B0, A0, output F0 );

  lut40136 \pg/i7_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1407 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1465_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1400_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1410 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1332_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1267_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1412 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1462_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1397_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1415 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1594_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1529_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1417 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_14_i1592_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1527_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1419 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1595_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1530_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1421 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \pg/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \pg/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1423 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \pg/i17158_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \pg/i1_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x88C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 i3_4_lut_adj_645( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \pg/mod_14_i804_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1426 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i865_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \pg/mod_14_i800_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1427 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40150 \pg/i3_3_lut_adj_63 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \pg/mod_14_i938_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \pg/i1_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40152 \pg/i1_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1431 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i995_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i930_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1434 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1062_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i997_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \pg/i4_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 \pg.i1_2_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1437 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1125_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1060_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1440 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1200_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1135_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 i27783_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \pg/i5_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1443 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \pg/i1_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \pg/i3_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1444 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1198_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1133_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1448 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1192_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1127_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1449 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1255_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1190_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1451 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40155 \pg/i3_3_lut_adj_84 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \pg/mod_14_i1268_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1454 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1328_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i1263_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1456 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1253_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1188_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1457 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40156 \pg/i3_3_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1334_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1458 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1333_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1462 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1383_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1318_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1463 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1385_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1320_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1465 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \pg.i1_2_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xCA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 \pg/i4_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \pg.i1_2_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1471 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1597_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1532_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1473 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1596_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1531_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1475 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \pg/i1_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \pg/i3_3_lut_adj_107 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40161 \pg/i7_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \pg/i1_4_lut_adj_109 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1478 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1590_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1525_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1479 ( input D0, C0, B0, A0, output F0 );

  lut40103 \pg/i9_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1480 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1513_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1448_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1482 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1728_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1663_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1483 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \pg/i1_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \pg/i3_3_lut_adj_113 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \pg/i8_4_lut_adj_118 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \pg/i1_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1486 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1591_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1526_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1487 ( input D0, C0, B0, A0, output F0 );

  lut40028 \pg/i10_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1488 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1581_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1516_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1492 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1652_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1587_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1494 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1726_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1661_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1495 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_14_i1724_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1659_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1497 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1727_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1662_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1499 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \pg/i1_4_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \pg/i3_3_lut_adj_120 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40020 \pg/i8_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \pg/i1_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \pg/i11_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1505 ( input D0, C0, B0, A0, output F0 );

  lut40127 \pg/i9_4_lut_adj_124 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1506 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1645_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1580_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1513 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1794_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1729_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1515 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1773_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1708_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1517 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pg/i1_4_lut_adj_128 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \pg/i3_3_lut_adj_127 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1518 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1795_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_14_i1730_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1520 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1725_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1660_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1521 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \pg/i9_4_lut_adj_138 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \pg/i1_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1522 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1788_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1723_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1523 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40026 \pg/i12_4_lut_adj_131 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_14_i1719_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1524 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1782_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1717_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1525 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \pg/i1_4_lut_adj_133 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \pg/i3_3_lut_adj_132 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1526 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_11_i2126_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \pg/i20_4_lut_adj_522 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1528 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2121_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2056_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1529 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \pg/i12_4_lut_adj_148 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \pg/i1_4_lut_adj_134 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1530 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2185_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2120_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1531 ( input D0, C0, B0, A0, output F0 );

  lut40028 \pg/i10_4_lut_adj_135 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1532 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1721_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1656_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1533 ( input D0, C0, B0, A0, output F0 );

  lut40037 \pg/i11_4_lut_adj_136 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1534 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1710_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1538 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1722_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1657_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1539 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \pg.i1_2_lut_adj_146 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \pg/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1541 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1858_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1793_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1544 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1925_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1545 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1861_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1796_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1548 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2118_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2053_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1550 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \myvga/i15724_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 \pg/i3_4_lut_adj_151 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \pg/i4_4_lut_adj_150 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1553 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40172 \pg/LessThan_15_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \pg/mod_14_i2191_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF371") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1555 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 \pg/LessThan_15_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2190_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i13_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \pg/i1_4_lut_adj_152 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1561 ( input D0, C0, B0, A0, output F0 );

  lut40033 \pg/i11_4_lut_adj_154 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1562 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1848_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1783_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1563 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2124_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1564 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_15_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1565 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \pg/LessThan_15_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i2188_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1567 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i12_4_lut_adj_155 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1568 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1841_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1776_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1569 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 \pg/LessThan_15_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2187_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1571 ( input D0, C0, B0, A0, output F0 );

  lut40105 \pg/i10_4_lut_adj_156 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1572 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1844_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1779_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1573 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \pg/LessThan_15_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i2186_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1575 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2185_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i2120_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1576 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_15_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1577 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2184_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i2119_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1578 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_15_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1579 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_14_i1862_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \pg/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \pg/i4_4_lut_adj_162 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \pg.i1_2_lut_adj_161 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xE020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1581 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1856_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1791_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1584 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1986_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1921_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1585 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \pg/i1_4_lut_adj_158 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \pg/i3_3_lut_adj_157 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1586 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_14_i2126_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i20_4_lut_adj_425 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1588 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2121_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2056_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \pg/i12_4_lut_adj_176 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \pg/i1_4_lut_adj_159 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \pg/i1_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \pg/i3_4_lut_adj_166 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1596 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1857_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1792_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1598 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1854_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1789_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \pg/i14_4_lut_adj_171 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1600 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1918_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1853_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i12_4_lut_adj_193 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \pg/i12_4_lut_adj_172 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1602 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1912_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1847_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1604 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2118_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2053_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1606 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_14_i2192_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i21_4_lut_adj_181 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1607 ( input D0, C0, B0, A0, output F0 );

  lut40037 \pg/i13_4_lut_adj_178 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1608 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1852_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1787_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1609 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \pg/i2_4_lut_adj_525 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_14_i2183_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x2032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1611 ( input D0, C0, B0, A0, output F0 );

  lut40037 \pg/i11_4_lut_adj_182 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1612 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1905_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1840_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1613 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i2190_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i21_4_lut_adj_221 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1614 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \pg/LessThan_25_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \pg/LessThan_25_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1616 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1991_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1926_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1617 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i2124_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1618 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_25_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1619 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1987_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1922_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1621 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1992_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1927_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1623 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \pg/LessThan_25_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2188_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1625 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 \pg/i1_4_lut_adj_185 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \pg/i3_3_lut_adj_183 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1626 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1993_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \pg/mod_14_i1928_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1628 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1988_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1923_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1629 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \pg/LessThan_25_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i2187_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1631 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2186_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2121_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1632 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_25_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1634 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1985_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1920_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1635 ( input D0, C0, B0, A0, output F0 );

  lut40104 \pg/i11_4_lut_adj_187 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1636 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1978_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1913_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1637 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pg/i18_4_lut_adj_194 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \pg/i15_4_lut_adj_188 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1638 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1904_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1839_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1639 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \pg/i14_4_lut_adj_191 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \pg/i13_4_lut_adj_189 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1640 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1910_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1845_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1641 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i2185_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2120_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1642 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40188 \pg/LessThan_25_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1643 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2184_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i2119_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1644 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40174 \pg/LessThan_25_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1646 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1981_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1916_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1648 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2185_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2120_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1649 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40189 \pg/i1_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \pg/i17299_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1651 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2101_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i2036_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1652 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_21_i2124_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i20_4_lut_adj_272 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1653 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2104_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i2039_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1655 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40008 \pg/mod_21_i2103_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1656 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_21_i2038_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1973_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1657 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \pg/mod_21_i2113_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1658 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2048_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1983_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1660 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1982_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1917_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 \pg/i4_4_lut_adj_398 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \pg.i1_2_lut_adj_397 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1665 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i2059_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \pg/mod_14_i1994_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1667 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1911_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1846_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1668 ( input D0, C0, B0, A0, output F0 );

  lut40028 \pg/i12_4_lut_adj_251 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1669 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1912_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1847_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1670 ( input D0, C0, B0, A0, output F0 );

  lut40113 \pg/i14_4_lut_adj_250 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1671 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i1848_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1783_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1672 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1978_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1913_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1675 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1904_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1839_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1677 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1850_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1785_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1679 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1905_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1840_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1681 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1837_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1772_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1682 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1967_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1902_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1683 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1918_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1853_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1685 ( input D0, C0, B0, A0, output F0 );

  lut40115 \pg/i16_4_lut_adj_204 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1686 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i2190_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \pg/i21_4_lut_adj_206 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1687 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1910_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1845_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1689 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1851_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1786_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1690 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1981_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1916_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1691 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1784_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1692 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1979_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1914_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1693 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1917_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1852_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1695 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1925_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1697 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1921_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1856_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1699 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1841_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1776_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1700 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1971_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_21_i1906_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1701 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1908_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1843_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 \pg/i10_4_lut_adj_297 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \pg/i12_4_lut_adj_241 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 \pg/i1_4_lut_adj_214 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \pg/i17345_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1710 ( input D0, C0, B0, A0, output F0 );

  lut40100 \pg/i10_4_lut_adj_236 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1711 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1775_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1710_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1712 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i1794_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i15_4_lut_adj_228 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1713 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1844_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1779_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1714 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i1714_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1649_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1716 ( input D0, C0, B0, A0, output F0 );

  lut40033 \pg/i12_4_lut_adj_235 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1717 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1774_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_21_i1709_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1719 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2101_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2036_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i20_4_lut_adj_371 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \pg/i17_4_lut_adj_367 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1722 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1720_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1655_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1724 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1711_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1646_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1725 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i2104_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i2039_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1727 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2103_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2038_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1729 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1838_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1773_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1730 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1708_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1643_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1731 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1907_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1842_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1734 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1968_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1903_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1736 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 \pg/i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \pg/i10_4_lut_adj_240 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1737 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1920_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1855_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1739 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40004 \pg/mod_24_i2113_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1740 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2048_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1983_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1741 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1854_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1789_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1742 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1984_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1919_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1744 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40196 \pg/i17179_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \pg/i4_4_lut_adj_239 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1745 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1777_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1712_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \pg/i10_4_lut_adj_225 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \pg/i11_4_lut_adj_234 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1747 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1781_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1716_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1749 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1780_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1715_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1752 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1718_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1653_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1753 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1788_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1723_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \pg/i1_4_lut_adj_232 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \pg/i4_4_lut_adj_230 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1755 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1787_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1722_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1759 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1790_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1725_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i14_4_lut_adj_299 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \pg/i11_4_lut_adj_295 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1765 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i16_4_lut_adj_218 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1768 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1658_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_21_i1593_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1769 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1727_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1662_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1771 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1707_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1642_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1777 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1724_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_21_i1659_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1779 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \pg/LessThan_25_i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i2183_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1781 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1721_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1656_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1783 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40075 \pg/i12_4_lut_adj_224 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_21_i1719_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1784 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1654_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1589_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1785 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2188_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2123_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1788 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \pg/LessThan_22_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i2189_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1789 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2186_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i2121_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1791 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2184_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i2119_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1793 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \pg/i14_4_lut_adj_271 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \pg/mod_21_i2033_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1795 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2042_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1977_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1796 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \pg/mod_21_i2058_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i19_4_lut_adj_261 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1797 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2035_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1970_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1801 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2034_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1969_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i16_4_lut_adj_270 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \pg/i1_4_lut_adj_267 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1805 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1782_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1717_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1806 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1652_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1587_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1807 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2037_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1972_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1808 ( input D0, C0, B0, A0, output F0 );

  lut40033 \pg/i15_4_lut_adj_269 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1809 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i9_4_lut_adj_227 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17189_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1811 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2050_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1985_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1815 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \pg/i15_4_lut_adj_259 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_21_i2032_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1817 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \pg/i13_4_lut_adj_260 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 \pg/mod_21_i2043_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1819 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2047_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_21_i1982_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1821 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i2052_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1987_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1824 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1778_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1713_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1826 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_21_i1992_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \pg/i18_4_lut_adj_252 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i16_4_lut_adj_237 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \pg/i13_4_lut_adj_233 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1831 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2054_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1989_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1834 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40012 \pg/i13_4_lut_adj_263 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_21_i2049_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1837 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2051_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1986_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1848 ( input D0, C0, B0, A0, output F0 );

  lut40136 \pg/i14_4_lut_adj_258 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1852 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1922_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_21_i1857_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1854 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i1926_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i17_4_lut_adj_244 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1858 ( input D0, C0, B0, A0, output F0 );

  lut40100 \pg/i12_4_lut_adj_256 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1859 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1974_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1909_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1860 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i9_4_lut_adj_296 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \pg/i11_4_lut_adj_247 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1861 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1988_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_21_i1923_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1864 ( input D0, C0, B0, A0, output F0 );

  lut40071 \pg/i8_4_lut_adj_298 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1865 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1644_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1579_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1867 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1651_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1586_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1870 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i15_4_lut_adj_248 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \pg/i17367_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1871 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1657_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1592_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1873 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1661_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \pg/mod_21_i1596_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1878 ( input D0, C0, B0, A0, output F0 );

  lut40021 \pg/i17373_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1880 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1578_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1513_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1881 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1647_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1582_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1886 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1590_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1525_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1889 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1588_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1523_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1891 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1584_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1519_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1892 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40203 \pg/i2_2_lut_adj_388 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \pg/i10_4_lut_adj_288 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1893 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1648_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1583_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1896 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1524_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1459_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1898 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40204 \pg/i17197_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \pg/i4_4_lut_adj_286 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1899 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i2040_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1975_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1901 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1577_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1512_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1904 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1514_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1905 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1517_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1452_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1906 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \pg/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \pg/i9_4_lut_adj_281 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1907 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i864_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \pg/mod_24_i799_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1909 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i2123_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i2058_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1911 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1522_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1457_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1914 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \pg/mod_21_i1530_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \pg/i11_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1916 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2054_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \pg/mod_24_i1989_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1918 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1451_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1386_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1919 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1521_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1456_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1922 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1458_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1393_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1923 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pg/i14_4_lut_adj_370 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \pg/mod_24_i2033_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1925 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i2042_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1977_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i19_4_lut_adj_357 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \pg/i16_4_lut_adj_348 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1928 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_21_i1460_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_21_i1395_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1929 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1529_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1464_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1933 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2035_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1970_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1936 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1979_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1914_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1937 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2034_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1969_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i16_4_lut_adj_369 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \pg/i1_4_lut_adj_366 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_1939 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1454_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1389_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1942 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1387_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1322_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1943 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1515_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1450_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1947 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \pg/i8_4_lut_adj_275 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \pg/mod_21_i1448_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1950 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1971_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1906_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1952 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1384_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1319_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1953 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2037_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1972_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1954 ( input D0, C0, B0, A0, output F0 );

  lut40115 \pg/i15_4_lut_adj_368 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1956 ( input D0, C0, B0, A0, output F0 );

  lut40033 \pg/i9_4_lut_adj_277 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1957 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2050_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1985_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1959 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2046_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1981_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1963 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \pg/i15_4_lut_adj_353 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_24_i2032_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1964 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1967_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1902_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1967 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2043_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1978_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1970 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1982_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1917_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1971 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i2052_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1987_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \pg/i7_4_lut_adj_276 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17357_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1976 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_24_i1992_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i18_4_lut_adj_341 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1978 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \pg/i13_4_lut_adj_362 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_24_i2049_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1980 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1984_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1919_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1981 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2051_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1986_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1984 ( input D0, C0, B0, A0, output F0 );

  lut40066 \pg/i13_4_lut_adj_355 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1988 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1591_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1526_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1994 ( input D0, C0, B0, A0, output F0 );

  lut40082 \pg/i14_4_lut_adj_352 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_1995 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1968_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1903_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2000 ( input D0, C0, B0, A0, output F0 );

  lut40021 \pg/i17337_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2002 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i1926_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \pg/i17_4_lut_adj_331 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2003 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1973_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1908_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2004 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \pg/i1_3_lut_adj_301 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \pg/i12_4_lut_adj_347 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2005 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1974_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1909_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2007 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1976_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1911_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2009 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1988_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1923_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2011 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1915_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1850_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2012 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \pg/i12_4_lut_adj_328 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \pg/i12_4_lut_adj_339 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2016 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1852_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1787_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2018 ( input D0, C0, B0, A0, output F0 );

  lut40100 \pg/i14_4_lut_adj_337 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2019 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1912_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1847_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2021 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1916_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1851_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2023 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1918_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1853_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2024 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i11_4_lut_adj_334 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \pg/i13_4_lut_adj_336 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2026 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_24_i1843_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1778_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2028 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1854_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1789_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2029 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1910_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1845_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2030 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i2040_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1975_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2031 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1905_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1840_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2032 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i15_4_lut_adj_335 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17331_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2033 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1904_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1839_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2037 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1907_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1842_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2039 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1913_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1848_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2041 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1856_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2043 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1920_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1855_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2045 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1925_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i1860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2048 ( input D0, C0, B0, A0, output F0 );

  lut40182 \pg/i11_4_lut_adj_330 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2050 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i16_4_lut_adj_323 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \pg/i13_4_lut_adj_319 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2052 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i10_4_lut_adj_311 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pg/i13_4_lut_adj_329 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2053 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1784_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2055 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1841_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1776_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2057 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1844_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1779_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2059 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_24_i1837_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1772_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2060 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 \pg/i14_3_lut_adj_327 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \pg/i10_4_lut_adj_326 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2062 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1788_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1723_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2063 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1388_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1323_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2065 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1385_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1320_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40065 \pg/i9_4_lut_adj_386 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17355_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2067 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1838_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1773_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2069 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1846_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1781_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2072 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \pg/i17325_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_325 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2076 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i10_4_lut_adj_322 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2077 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1391_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1326_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2078 ( input D0, C0, B0, A0, output F0 );

  lut40135 \pg/i7_4_lut_adj_385 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2079 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1710_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2080 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_24_i1794_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i15_4_lut_adj_314 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2082 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1708_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1643_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2083 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1774_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1709_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \pg/i11_4_lut_adj_320 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \pg/i12_4_lut_adj_321 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2085 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1785_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_24_i1720_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2088 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1711_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1646_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2089 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1777_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1712_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2091 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1780_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1715_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2093 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1783_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1718_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2095 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1317_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1252_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2099 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1786_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1721_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2101 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1782_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1717_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2103 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1390_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1325_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2105 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1324_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1259_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \pg/i6_4_lut_adj_359 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \pg/i7_4_lut_adj_381 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \pg/i1_4_lut_adj_318 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \pg/i4_4_lut_adj_316 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2112 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i6_4_lut_adj_380 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17353_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2114 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1724_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i1659_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \pg/i9_4_lut_adj_313 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \pg/i17315_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \pg/i10_4_lut_adj_305 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \pg/i11_4_lut_adj_312 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i14_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \pg/i11_4_lut_adj_303 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2123 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1713_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1648_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2125 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1716_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1651_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2127 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1714_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1649_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2129 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \pg/i12_4_lut_adj_310 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \pg/mod_24_i1719_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2130 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1654_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1589_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2132 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1658_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1593_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2135 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1722_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_24_i1657_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2137 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1727_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_24_i1662_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2139 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1394_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1329_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2144 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1191_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \pg.mod_21_i1126_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2145 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1652_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1587_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2148 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1581_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1516_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2150 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1578_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1513_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2151 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1647_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1582_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2155 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1650_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1585_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2158 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1583_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1518_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2159 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1255_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1190_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2160 ( input D0, C0, B0, A0, output F0 );

  lut40135 \pg/i6_4_lut_adj_376 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2163 ( input D0, C0, B0, A0, output F0 );

  lut40135 \pg/i9_4_lut_adj_304 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2164 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1655_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1590_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2165 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1260_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1195_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2167 ( input D0, C0, B0, A0, output F0 );

  lut40079 \pg/i8_4_lut_adj_306 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2168 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1656_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1591_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2169 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1790_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1725_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2172 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1194_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1129_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2175 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1258_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1193_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2177 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1331_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \pg/mod_21_i1266_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2179 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1262_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1197_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2180 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1392_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1327_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2184 ( input D0, C0, B0, A0, output F0 );

  lut40106 \pg/i17349_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2186 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_21_i1134_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \pg/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2188 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1127_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1062_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2189 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i1187_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \pg.mod_21_i1122_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2193 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i1060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2195 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1124_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_21_i1059_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2197 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1922_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_24_i1857_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2199 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i1123_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1058_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2200 ( input D0, C0, B0, A0, output F0 );

  lut40182 \pg/i5_4_lut_adj_350 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2201 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1132_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1067_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2203 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_21_i1061_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i996_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \pg/i4_4_lut_adj_342 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \pg/i17343_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2208 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i995_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i930_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2209 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1128_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i1063_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2210 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i998_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_21_i933_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2212 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i997_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i932_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2213 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1130_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \pg/mod_21_i1065_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2217 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i1064_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_21_i999_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \pg/i17347_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_349 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2223 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_21_i1261_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_21_i1196_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2225 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1328_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i1263_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2229 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i1397_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i1332_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2231 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_14_i2060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2233 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i2123_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i2058_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2235 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2122_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i2057_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2238 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2054_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_14_i1989_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2239 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i864_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \pg/mod_14_i799_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2241 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i994_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i929_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2246 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1384_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1319_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2247 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i2033_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_14_i1968_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2248 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i14_4_lut_adj_424 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2249 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2042_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1977_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40111 \pg.i1_2_lut_adj_411 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \pg/i19_4_lut_adj_406 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2251 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2035_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1970_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2254 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1979_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1914_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2255 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2034_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1969_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i16_4_lut_adj_423 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \pg/i1_4_lut_adj_420 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2257 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2038_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1973_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2260 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1971_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1906_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \pg/i1_4_lut_adj_416 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40197 \pg/i4_4_lut_adj_414 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2263 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2037_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1972_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2264 ( input D0, C0, B0, A0, output F0 );

  lut40115 \pg/i15_4_lut_adj_422 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2265 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40012 \pg/i14_4_lut_adj_403 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_14_i2050_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2267 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \pg/mod_14_i2046_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2269 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \pg/i15_4_lut_adj_404 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_14_i2032_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2270 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1967_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1902_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2271 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i994_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_21_i929_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2273 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \pg/i13_4_lut_adj_405 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_14_i2043_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2279 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i931_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_21_i866_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \pg/i17031_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \pg/i4_4_lut_adj_408 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2282 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i865_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \pg/mod_21_i800_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2283 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i2055_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1990_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 \pg/i3_4_lut_adj_419 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \pg/i4_4_lut_adj_418 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2285 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_21_i935_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i870_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2287 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_21_i864_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \pg/mod_21_i799_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2294 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_21_i867_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \pg/mod_21_i802_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2296 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \pg/i13_4_lut_adj_410 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \pg/mod_14_i2049_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2298 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1984_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1919_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2299 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_21_i869_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_21_i804_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2302 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \pg/i2_2_lut_adj_391 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \pg/mod_21_i801_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2303 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i2048_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1983_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2314 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1903_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1838_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2317 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1980_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1915_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2320 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1907_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \pg/mod_14_i1842_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2325 ( input D1, C1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \pg/i25802_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \pg/i3_2_lut_adj_393 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2327 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40222 \pg/i17164_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \pg/i1_3_lut_adj_395 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2329 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1974_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1909_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \pg/i1_4_lut_adj_401 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pg/i3_4_lut_adj_399 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \pg/i16_4_lut_adj_402 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \pg/i12_4_lut_adj_400 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2339 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i2040_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_14_i1975_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2346 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1464_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1399_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2347 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module myvga_SLICE_2348 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40200 \pg/LessThan_12_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \myvga/i15719_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2349 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2188_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2123_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2351 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i2124_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2353 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2187_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i2122_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2355 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i2184_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i2119_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2357 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i2033_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1968_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2358 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i14_4_lut_adj_521 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2359 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2042_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1977_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i19_4_lut_adj_511 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \pg/i16_4_lut_adj_507 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2361 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_24_i1653_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1588_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2363 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2035_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1970_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2366 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1979_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1914_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2367 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2034_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1969_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2368 ( input D0, C0, B0, A0, output F0 );

  lut40084 \pg/i16_4_lut_adj_520 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2369 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2038_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1973_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40196 \pg/i17305_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \pg/i4_4_lut_adj_427 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2372 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1661_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_24_i1596_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \pg/i9_4_lut_adj_445 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \pg/i10_4_lut_adj_429 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2378 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1586_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1521_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2380 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i1971_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1906_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2381 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2037_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1972_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2382 ( input D0, C0, B0, A0, output F0 );

  lut40033 \pg/i15_4_lut_adj_519 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2383 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40097 \pg/i14_4_lut_adj_508 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2050_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2384 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1985_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1920_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2385 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \pg/mod_11_i2046_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2386 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1981_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1916_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2387 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40044 \pg/i15_4_lut_adj_509 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2032_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2388 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1967_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1902_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2389 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \pg/i13_4_lut_adj_510 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \pg/mod_11_i2043_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2392 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pg/i12_4_lut_adj_505 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i1982_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2393 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2039_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1974_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \pg/i1_4_lut_adj_517 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \pg/i3_4_lut_adj_516 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2395 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i2052_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1987_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2397 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2054_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_11_i1989_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2399 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2055_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1990_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2402 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1991_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1926_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2403 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i2057_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1992_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2404 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \pg/i4_4_lut_adj_515 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \pg.i1_2_lut_adj_514 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2405 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i2059_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_11_i1994_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2407 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2058_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1993_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2409 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1577_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1512_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2411 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1584_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_24_i1519_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2414 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40012 \pg/i13_4_lut_adj_513 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2049_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2416 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1984_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1919_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2417 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2048_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1983_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2419 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i2051_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1986_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2421 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1978_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1913_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \pg/i18_4_lut_adj_501 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \pg/i15_4_lut_adj_497 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2426 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1525_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1460_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2428 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1526_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1461_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2431 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1592_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1527_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2437 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1980_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1915_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \pg/i1_4_lut_adj_506 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pg/i3_4_lut_adj_504 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2443 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1988_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1923_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2448 ( input D0, C0, B0, A0, output F0 );

  lut40104 \pg/i12_4_lut_adj_500 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2450 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 \pg/mod_11_i1928_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \pg/i17_4_lut_adj_491 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2451 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1917_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1852_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2453 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \pg/i1_3_lut_adj_434 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2454 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \pg/mod_24_i1530_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \pg/i11_3_lut_adj_446 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2456 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1529_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \pg/mod_24_i1464_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2457 ( input D0, C0, B0, A0, output F0 );

  lut40134 \pg/i9_4_lut_adj_437 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2458 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1522_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1457_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2460 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1524_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1459_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2462 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1523_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1458_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2464 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \pg/i8_4_lut_adj_443 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 \pg/mod_24_i1448_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2465 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1514_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1449_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2467 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1515_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2470 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1451_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1386_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2471 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1517_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1452_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2476 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i14_4_lut_adj_499 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2477 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1912_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1847_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2479 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1903_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1838_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2482 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1851_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1786_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2483 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1918_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1853_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40009 \pg/i11_4_lut_adj_490 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \pg/i13_4_lut_adj_498 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2485 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1908_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1843_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2488 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1854_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1789_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2489 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1910_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1845_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2490 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i2040_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1975_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2492 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1456_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1391_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2493 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1905_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1840_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2495 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1904_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1839_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \pg/i10_4_lut_adj_480 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \pg/i11_4_lut_adj_496 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2499 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1909_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1844_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2501 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1907_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1842_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2504 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1848_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1783_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2505 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1921_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1856_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2508 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1855_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1790_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2509 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1925_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2510 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \pg/i1_4_lut_adj_494 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \pg/i3_3_lut_adj_492 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2512 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1858_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1793_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2513 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1922_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1857_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2515 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1850_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1785_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i16_4_lut_adj_481 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \pg/i13_4_lut_adj_477 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i12_4_lut_adj_488 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \pg/i13_4_lut_adj_489 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2521 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1849_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_11_i1784_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2523 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \pg/rgb_c_1_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \pg/i1_4_lut_adj_526 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2524 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \pg/rgb_c_2_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \pg/rgb_c_3_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2525 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40235 \pg/rgb_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x00CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module myvga_SLICE_2526 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40236 \myvga/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \myvga/i17129_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2527 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1841_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1776_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2529 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1837_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1772_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2532 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1788_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1723_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \pg/i1_4_lut_adj_486 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \pg/i3_4_lut_adj_484 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2535 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1774_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1709_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2536 ( input D0, C0, B0, A0, output F0 );

  lut40127 \pg/i12_4_lut_adj_479 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40026 \pg/i15_4_lut_adj_472 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \pg/i12_4_lut_adj_468 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2540 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1711_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_11_i1646_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2543 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1710_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2545 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1773_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1708_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2547 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1779_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1714_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2550 ( input D0, C0, B0, A0, output F0 );

  lut40084 \pg/i11_4_lut_adj_478 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40012 \pg/i9_4_lut_adj_600 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 \pg/i17241_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2555 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1781_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1716_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2557 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1780_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1715_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2559 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \pg/mod_24_i1134_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \pg/i5_3_lut_adj_569 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2562 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1718_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1653_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2563 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1264_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1199_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2564 ( input D0, C0, B0, A0, output F0 );

  lut40021 \pg/i17257_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2566 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1394_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_24_i1329_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2572 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \pg/i7_4_lut_adj_444 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \pg/i17235_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2573 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1265_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_24_i1200_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 \pg/i5_4_lut_adj_585 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \pg/i5_4_lut_adj_584 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2579 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1778_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1713_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2582 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1721_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1656_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2584 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40009 \pg/i6_4_lut_adj_579 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \pg/i1_3_lut_adj_582 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \pg/i6_4_lut_adj_593 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17245_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2587 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1782_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1717_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \pg/i1_4_lut_adj_476 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \pg/i3_4_lut_adj_475 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2591 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1787_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1722_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2595 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1791_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1726_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2597 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1792_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1727_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2599 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_11_i1720_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1655_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40239 \pg/i9_4_lut_adj_471 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \pg/i1_4_lut_adj_466 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2604 ( input D0, C0, B0, A0, output F0 );

  lut40135 \pg/i11_4_lut_adj_470 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2608 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1454_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1389_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2609 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1707_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1642_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \pg/i14_4_lut_adj_463 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \pg/i11_4_lut_adj_459 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2613 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1719_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1654_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2615 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1724_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1659_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2618 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1658_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1593_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2619 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1725_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1660_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2620 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pg/i1_4_lut_adj_465 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \pg/i3_3_lut_adj_464 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2624 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \pg/i8_4_lut_adj_462 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \pg/i1_4_lut_adj_458 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2626 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1591_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1526_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2628 ( input D0, C0, B0, A0, output F0 );

  lut40100 \pg/i5_4_lut_adj_573 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2629 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1652_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1587_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2631 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1253_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1188_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2635 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1057_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40241 \pg/mod_24_i992_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2636 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1187_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \pg.mod_24_i1122_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2639 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1317_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1252_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2640 ( input D0, C0, B0, A0, output F0 );

  lut40144 \pg/i6_4_lut_adj_586 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2641 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1644_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1579_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2643 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1648_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1583_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2645 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1651_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1586_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2648 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1595_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1530_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2649 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1657_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1592_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2653 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1647_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1582_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2655 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1649_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1584_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2656 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i9_4_lut_adj_460 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2658 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1590_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1525_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2660 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1589_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1524_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2661 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1661_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1596_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2664 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i1594_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1529_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2665 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i865_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_24_i800_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2667 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i995_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i930_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \pg/i17277_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_552 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 \pg/i1_4_lut_adj_561 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \pg/i4_4_lut_adj_558 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2671 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1125_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1060_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 \pg/i4_4_lut_adj_568 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pg/i17269_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2676 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1385_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1320_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2677 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1124_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1059_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2680 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1254_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1189_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2683 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1662_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1597_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2685 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1577_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_11_i1512_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2688 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1519_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1454_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2690 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i997_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i932_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2691 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1588_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1523_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2693 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40159 \pg/i1_4_lut_adj_448 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \pg/i3_3_lut_adj_447 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2697 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \pg/i8_4_lut_adj_453 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \pg/i1_4_lut_adj_449 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2700 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1127_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i1062_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2703 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1387_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1322_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2705 ( input D0, C0, B0, A0, output F0 );

  lut40084 \pg/i10_4_lut_adj_452 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2707 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i931_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i866_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2708 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \pg/i2_2_lut_adj_540 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \pg/mod_24_i801_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2710 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i1061_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_24_i996_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2712 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1794_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1729_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2713 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1728_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_11_i1663_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2715 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \pg/i1_4_lut_adj_457 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \pg/i3_3_lut_adj_456 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2718 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1191_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \pg.mod_24_i1126_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2720 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_24_i1321_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1256_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2722 ( input D0, C0, B0, A0, output F0 );

  lut40082 \pg/i7_4_lut_adj_594 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2723 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1795_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_11_i1730_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2726 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \pg/i4_4_lut_adj_474 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \pg.i1_2_lut_adj_473 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xAC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2727 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1861_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1796_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \pg/i4_4_lut_adj_483 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \pg.i1_2_lut_adj_482 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2733 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1927_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_11_i1862_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2736 ( input D0, C0, B0, A0, output F0 );

  lut40135 \pg/i7_4_lut_adj_598 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2737 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i998_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_24_i933_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2739 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1128_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1063_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2745 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_24_i1323_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1258_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2750 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut_adj_503 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 \pg.i1_2_lut_adj_502 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2752 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1451_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1386_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2753 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1521_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1456_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2755 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1518_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1453_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40249 \pg/i7_4_lut_adj_641 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pg/i1_4_lut_adj_638 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2757 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1517_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_11_i1452_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2758 ( input D0, C0, B0, A0, output F0 );

  lut40230 \pg/i9_4_lut_adj_640 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2759 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i869_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \pg/mod_24_i804_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2761 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1522_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1457_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2763 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1513_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1448_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2765 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1515_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1450_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2769 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1528_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1463_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2772 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1460_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1395_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2774 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pg/i1_4_lut_adj_637 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \pg/i3_3_lut_adj_636 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2775 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1527_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1462_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2778 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1465_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1400_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2779 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1064_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i999_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2782 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \pg/i10_4_lut_adj_634 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \pg/i8_4_lut_adj_631 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2784 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1391_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1326_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2785 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1194_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_24_i1129_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2787 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1459_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1394_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \pg/i1_4_lut_adj_632 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \pg/i3_4_lut_adj_630 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2791 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1458_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1393_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2796 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1388_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1323_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2797 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1461_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1396_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2799 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1384_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1319_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2801 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1383_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1318_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2802 ( input D0, C0, B0, A0, output F0 );

  lut40034 \pg/i8_4_lut_adj_626 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2803 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1390_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1325_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2806 ( input D0, C0, B0, A0, output F0 );

  lut40034 \pg/i7_4_lut_adj_625 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2807 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1389_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1324_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2809 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1385_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_11_i1320_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2811 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1392_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1327_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \pg/i3_4_lut_adj_623 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40252 \pg/i4_4_lut_adj_622 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2816 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1330_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1265_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2818 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1331_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1266_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2819 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1324_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1259_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2822 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1187_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2823 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_24_i935_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_24_i870_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2824 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40253 \pg/i1_3_lut_adj_545 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2826 ( input D0, C0, B0, A0, output F0 );

  lut40084 \pg/i7_4_lut_adj_619 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2827 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_24_i1130_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \pg/mod_24_i1065_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2830 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \pg/i6_4_lut_adj_618 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 \pg/i1_4_lut_adj_616 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2832 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1261_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1196_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2834 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1255_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1190_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2836 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1464_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1399_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2837 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1398_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1333_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2840 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40041 \pg/i6_4_lut_adj_605 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i1191_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2841 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1260_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_24_i1195_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2843 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1390_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1325_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2847 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1257_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1192_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2849 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1194_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \pg/i5_4_lut_adj_611 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \pg/i1_4_lut_adj_610 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2851 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1260_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1195_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2853 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1258_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1193_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2855 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1262_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1197_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2857 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1329_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1264_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2860 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \pg/i1_4_lut_adj_609 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \pg/i3_3_lut_adj_608 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2861 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1196_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_24_i1131_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2864 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1201_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \pg/mod_11_i1136_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2865 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1326_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_24_i1261_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2868 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \pg/i1_4_lut_adj_606 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pg/i3_4_lut_adj_604 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2870 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1129_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1064_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2872 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1123_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1058_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2875 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1198_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1133_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2876 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i1328_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1263_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2881 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1126_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1061_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2882 ( input D0, C0, B0, A0, output F0 );

  lut40006 \pg/i5_4_lut_adj_589 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2883 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i1127_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1062_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2885 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40191 i25799_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \pg/i16219_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2887 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1128_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1063_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2889 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40258 \pg/LessThan_12_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \pg/mod_11_i2191_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xAF2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2892 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \pg/i1_4_lut_adj_583 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \pg/i3_3_lut_adj_571 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2893 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1131_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1066_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2896 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40259 \pg/LessThan_12_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2900 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i996_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i931_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \pg/i1_4_lut_adj_566 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \pg/i3_4_lut_adj_560 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2905 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i997_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i932_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \pg/i1_4_lut_adj_550 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \pg/i3_4_lut_adj_548 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2907 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i995_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i930_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2909 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i998_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i933_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2911 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i999_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i934_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2913 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1000_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i935_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2914 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1130_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_11_i1065_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2916 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i9859_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 \pg/mod_11_i805_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2917 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40259 \pg/LessThan_12_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2918 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40260 \pg/LessThan_12_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2920 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i9854_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_11_i803_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2922 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40260 \pg/LessThan_12_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2923 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40261 \pg/LessThan_12_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \myvga/i15729_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2925 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \pg/i1_4_lut_adj_524 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pg/mod_11_i2183_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x8A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2927 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40155 \pg/i3_3_lut_adj_534 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40263 \pg/mod_11_i938_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2928 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1068_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_11_i1003_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2929 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i937_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 i9858_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2931 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \pg/mod_11_i864_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \pg/mod_11_i799_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2932 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \pg/i25791_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \pg.i2_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2933 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40265 \pg/i17369_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \pg/i17099_rep_3_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2934 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \pg.i1_3_lut_adj_523 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 equal_3_i12_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2935 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_11_i865_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_11_i800_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 \pg/i17147_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \pg/i17121_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2942 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \pg/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \pg/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xB2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2943 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 \pg/i1_4_lut_adj_528 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \pg/i3_3_lut_adj_527 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2946 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40271 \pg/LessThan_22_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2947 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40200 \pg/LessThan_22_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_21_i2187_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2950 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40272 \pg/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2951 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40008 \pg/mod_21_i2183_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2952 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40273 \pg/i5_4_lut_adj_531 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \pg/LessThan_22_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2953 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40274 \myvga/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \pg/i91_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \pg/i1_4_lut_adj_532 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 i3_4_lut_adj_647( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2956 ( input D0, C0, B0, A0, output F0 );

  lut40277 i27782_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2957 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i867_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \pg/mod_11_i802_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2960 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40142 \pg/i1_4_lut_adj_536 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 \pg/i1_4_lut_adj_535 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2965 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_24_i1262_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \pg/mod_24_i1197_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2967 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_24_i1392_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \pg/mod_24_i1327_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2971 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40279 \pg/i17386_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \pg/i3_2_lut_adj_542 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2973 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1001_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i936_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i9857_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \pg/mod_11_i806_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut_adj_547 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 \pg.i1_2_lut_adj_546 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2977 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1067_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1002_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2979 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_11_i1069_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \pg/mod_11_i1004_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_2982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut_adj_557 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \pg.i1_2_lut_adj_556 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2984 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1200_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_11_i1135_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2989 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_24_i1393_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \pg/mod_24_i1328_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2991 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1199_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_11_i1134_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 \pg/i4_4_lut_adj_603 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \pg.i1_2_lut_adj_602 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_2995 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_11_i1267_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_11_i1202_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3001 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40159 \pg/i1_4_lut_adj_615 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 \pg/i3_3_lut_adj_614 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3003 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_11_i1397_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_11_i1332_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3008 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \pg/i4_4_lut_adj_629 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \pg.i1_2_lut_adj_628 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3009 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_11_i1531_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_11_i1466_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3014 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1849_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1784_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3016 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1837_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1772_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3017 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1908_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1843_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3021 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1855_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1790_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3026 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1774_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1709_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3027 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1850_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1785_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3030 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1780_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1715_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3031 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1851_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1786_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3034 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1707_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1642_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3039 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1778_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1713_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3041 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1781_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1716_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3043 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1714_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1649_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3045 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1720_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1655_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3047 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1718_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1653_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3050 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1644_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \pg/mod_14_i1579_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3051 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1711_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1646_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3054 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1577_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1512_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3055 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1658_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1593_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3057 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1582_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1517_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3062 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1061_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i996_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3064 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1191_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1126_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3067 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1451_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1386_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3069 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i932_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i867_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3073 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1452_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1387_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3075 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1002_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i937_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3079 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \pg/mod_14_i1262_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40221 \pg/mod_14_i1197_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3081 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1392_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \pg/mod_14_i1327_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3083 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1522_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1457_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3085 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1057_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40283 \pg/mod_14_i992_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3087 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1317_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \pg/mod_14_i1252_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3091 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \pg/mod_14_i1201_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pg/mod_14_i1136_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3093 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1331_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1266_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3095 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1461_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1396_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3098 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1330_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1265_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3100 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \pg/mod_14_i1460_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \pg/mod_14_i1395_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3102 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 \pg/mod_14_i1528_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \pg/mod_14_i1463_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3103 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \pg/mod_14_i1068_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 \pg/mod_14_i1003_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3107 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 i9856_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \pg/mod_11_i804_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3110 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40029 i3_4_lut_adj_649( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 i1_2_lut_adj_648( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3112 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40012 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3115 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40285 row_2__I_0( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 i1_2_lut_adj_646( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3117 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40286 i49_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module myvga_SLICE_3118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40287 \myvga/i29764_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \myvga/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module myvga_SLICE_3119 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40191 \myvga/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40284 \myvga/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module myvga_SLICE_3121 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40289 \myvga/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \myvga/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module myvga_SLICE_3123 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 \myvga/row_4__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 \myvga/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module myvga_SLICE_3124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 \myvga/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40293 \myvga/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module myvga_SLICE_3125 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40294 \myvga/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40295 \myvga/i29_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_3127 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40150 \nes_control/i5_3_lut_adj_58 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \nes_control/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_3128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40297 \nes_control/i29767_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \nes_control/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_control_SLICE_3130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40298 \nes_control/nes_latch_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \nes_control/i6_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3137 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40299 \pg/i25804_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3139 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40300 \pg/i25794_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3213 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40259 \pg/LessThan_12_i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3215 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40272 \pg/LessThan_22_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3217 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40272 \pg/LessThan_22_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3248 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40301 \pg/i17388_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3250 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40284 \pg/i17156_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40005 \pg/i13_4_lut_adj_242 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \pg/i11_4_lut_adj_243 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3268 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40302 \pg/i1_3_lut_adj_373 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3275 ( input D0, C0, B0, A0, output F0 );

  lut40105 \pg/i13_4_lut_adj_249 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3281 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40280 \pg/i2_2_lut_adj_537 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pg_SLICE_3287 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40121 \pg/i17162_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3303 ( output F0 );
  wire   GNDI;

  lut40303 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pg_SLICE_3305 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40224 \pg/i1_3_lut_adj_293 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_control_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_control/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b11";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module nes_control_nes_data_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \nes_control/nes_data_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), 
    .DO0(GNDI), .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(GNDI), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nes_control_shift_reg_0__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_0__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B0304 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nes_control_shift_reg_1__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_1__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_2__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_2__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_3__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_3__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_4__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_4__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_5__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_5__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_6__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_6__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module nes_control_shift_reg_7__I_0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B0304 \nes_control/shift_reg_7__I_0 ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module test_out ( input PADDO, output test_out );
  wire   VCCI;

  BB_B_B \test_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(test_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => test_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clock ( input PADDO, output nes_clock );
  wire   VCCI;

  BB_B_B \nes_clock_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clock));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clock) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_7_ ( input PADDO, output nesouts7 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_6_ ( input PADDO, output nesouts6 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts6) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_5_ ( input PADDO, output nesouts5 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts5) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_4_ ( input PADDO, output nesouts4 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts4) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_3_ ( input PADDO, output nesouts3 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts3) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_2_ ( input PADDO, output nesouts2 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts2) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_1_ ( input PADDO, output nesouts1 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts1) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_outs_0_ ( input PADDO, output nesouts0 );
  wire   VCCI;

  BB_B_B \nes_outs_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nesouts0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nesouts0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext12clk ( output PADDI, input ext12clk );
  wire   GNDI;

  BB_B_B \ext12clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(ext12clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ext12clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
