

================================================================
== Vivado HLS Report for 'Thresholding_Batch'
================================================================
* Date:           Sat Jan 30 15:27:17 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_Thresholding_Batch_2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.734 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50179|    50179| 0.502 ms | 0.502 ms |  50179|  50179|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    50177|    50177|         3|          1|          1|  50176|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    538|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|     488|    244|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      85|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     573|    857|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |threshs_m_thresholds_13_U  |Thresholding_Batcbkb  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_12_U  |Thresholding_Batccud  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_7_U   |Thresholding_BatcdEe  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_6_U   |Thresholding_BatceOg  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_5_U   |Thresholding_BatcfYi  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_4_U   |Thresholding_Batcg8j  |        0|  36|  18|    0|    64|   18|     1|         1152|
    |threshs_m_thresholds_3_U   |Thresholding_Batchbi  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_2_U   |Thresholding_Batcibs  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_1_U   |Thresholding_BatcjbC  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_U     |Thresholding_BatckbM  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_11_U  |Thresholding_BatclbW  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_10_U  |Thresholding_Batcmb6  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_9_U   |Thresholding_Batcncg  |        0|  34|  17|    0|    64|   17|     1|         1088|
    |threshs_m_thresholds_8_U   |Thresholding_Batcocq  |        0|  34|  17|    0|    64|   17|     1|         1088|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                      |        0| 488| 244|    0|   896|  244|    14|        15616|
    +---------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_10_fu_659_p2            |     +    |      0|  0|   7|           3|           3|
    |add_ln700_11_fu_665_p2            |     +    |      0|  0|   7|           3|           3|
    |add_ln700_1_fu_594_p2             |     +    |      0|  0|  13|           4|           4|
    |add_ln700_2_fu_600_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_3_fu_610_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_4_fu_620_p2             |     +    |      0|  0|  12|           3|           3|
    |add_ln700_5_fu_630_p2             |     +    |      0|  0|   7|           4|           4|
    |add_ln700_6_fu_469_p2             |     +    |      0|  0|   7|           2|           2|
    |add_ln700_7_fu_475_p2             |     +    |      0|  0|   7|           2|           2|
    |add_ln700_8_fu_639_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_9_fu_649_p2             |     +    |      0|  0|  10|           2|           2|
    |add_ln700_fu_584_p2               |     +    |      0|  0|  10|           2|           2|
    |i_fu_305_p2                       |     +    |      0|  0|  23|          16|           1|
    |nf_fu_329_p2                      |     +    |      0|  0|  39|          32|           1|
    |tmp_V_fu_675_p2                   |     +    |      0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln221_fu_299_p2              |   icmp   |      0|  0|  13|          16|          15|
    |icmp_ln235_fu_335_p2              |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln899_10_fu_445_p2           |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_11_fu_451_p2           |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_12_fu_457_p2           |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_13_fu_463_p2           |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_1_fu_361_p2            |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln899_2_fu_367_p2            |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln899_3_fu_373_p2            |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln899_4_fu_379_p2            |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln899_5_fu_385_p2            |   icmp   |      0|  0|  18|          18|          18|
    |icmp_ln899_6_fu_391_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_7_fu_397_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_8_fu_413_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_9_fu_429_p2            |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln899_fu_355_p2              |   icmp   |      0|  0|  18|          18|          18|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |nf_1_fu_341_p3                    |  select  |      0|  0|  32|           1|           1|
    |select_ln700_fu_486_p3            |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln899_10_fu_548_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_11_fu_557_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_12_fu_566_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_13_fu_575_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_1_fu_494_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_2_fu_503_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_3_fu_512_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_4_fu_521_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_5_fu_530_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_6_fu_539_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_7_fu_403_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_8_fu_419_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_9_fu_435_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln899_fu_481_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 538|         398|         343|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_reg_288              |   9|          2|   16|         32|
    |in_V_V_TDATA_blk_n       |   9|          2|    1|          2|
    |nf_assign_reg_277        |   9|          2|   32|         64|
    |out_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   53|        108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln700_7_reg_831               |   2|   0|    2|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_reg_288                       |  16|   0|   16|          0|
    |icmp_ln221_reg_686                |   1|   0|    1|          0|
    |icmp_ln221_reg_686_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln899_10_reg_811             |   1|   0|    1|          0|
    |icmp_ln899_11_reg_816             |   1|   0|    1|          0|
    |icmp_ln899_12_reg_821             |   1|   0|    1|          0|
    |icmp_ln899_13_reg_826             |   1|   0|    1|          0|
    |icmp_ln899_1_reg_781              |   1|   0|    1|          0|
    |icmp_ln899_2_reg_786              |   1|   0|    1|          0|
    |icmp_ln899_3_reg_791              |   1|   0|    1|          0|
    |icmp_ln899_4_reg_796              |   1|   0|    1|          0|
    |icmp_ln899_5_reg_801              |   1|   0|    1|          0|
    |icmp_ln899_6_reg_806              |   1|   0|    1|          0|
    |icmp_ln899_reg_776                |   1|   0|    1|          0|
    |nf_assign_reg_277                 |  32|   0|   32|          0|
    |tmp_V_1_reg_695                   |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  85|   0|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_done         | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Thresholding_Batch | return value |
|in_V_V_TDATA    |  in |   16|    axis    |       in_V_V       |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |       in_V_V       |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |       in_V_V       |    pointer   |
|out_V_V_TDATA   | out |    8|    axis    |       out_V_V      |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |       out_V_V      |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

