
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122622                       # Number of seconds simulated
sim_ticks                                122622419738                       # Number of ticks simulated
final_tick                               1177188946829                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97065                       # Simulator instruction rate (inst/s)
host_op_rate                                   122671                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3602429                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906628                       # Number of bytes of host memory used
host_seconds                                 34038.81                       # Real time elapsed on the host
sim_insts                                  3303991545                       # Number of instructions simulated
sim_ops                                    4175579770                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1134464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       609792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2045056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3794048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1746944                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1746944                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8863                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4764                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15977                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29641                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13648                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13648                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9251685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4972924                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16677668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30940900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38623                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14246530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14246530                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14246530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9251685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4972924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16677668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45187430                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147205787                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22778688                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18780123                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2027347                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9167711                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8722017                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385476                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89214                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110816431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125147651                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22778688                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107493                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26138818                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6023310                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3468533                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         12855693                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1678083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144385826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.064034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.484554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118247008     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1354567      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1924422      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2520716      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829814      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2107663      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212021      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1780778      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12408837      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144385826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.154740                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.850154                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109590661                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5103617                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25669650                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60103                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3961789                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3636202                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150972381                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3961789                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110350323                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1089125                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2648107                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24973130                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1363347                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149977174                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          941                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273508                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564527                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          709                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209147048                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700646202                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700646202                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38398011                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39594                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22924                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4120855                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14242231                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7403583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122591                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1616648                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145803587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136355907                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26900                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21122328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49956901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144385826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.944386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.505208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86704351     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23220125     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12861951      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8308604      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7627185      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3039291      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843257      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527165      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253897      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144385826                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65725     22.77%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96439     33.41%     56.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126463     43.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114478403     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084707      1.53%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12429510      9.12%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7346618      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136355907                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.926294                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288627                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002117                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417413164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166965811                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133766603                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136644534                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       332483                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974303                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       181139                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3961789                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         820984                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       111204                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145843143                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1357402                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14242231                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7403583                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1150275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2339106                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134527055                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12260601                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1828849                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19605808                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18846364                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7345207                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.913871                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133766860                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133766603                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78360716                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212888240                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.908705                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368084                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22947013                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2060611                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140424037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.875238                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.682742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90607953     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23951408     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9405493      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4842449      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4222863      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2028671      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1756703      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       828319      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780178      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140424037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780178                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283495295                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295664729                       # The number of ROB writes
system.switch_cpus0.timesIdled                  47013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2819961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.472058                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.472058                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.679321                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.679321                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606168028                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185594894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141447273                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147205787                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24630668                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19979249                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101068                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10176681                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9489514                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2653258                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97397                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107688126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134671429                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24630668                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12142772                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29663003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6840660                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2775624                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12577435                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144839485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115176482     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2089732      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3835392      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3464205      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2213009      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1803757      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1048797      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1095238      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14112873      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144839485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167321                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106589828                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4207298                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29279726                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50122                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4712500                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4261303                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163028777                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4712500                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107448596                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1131918                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1853593                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28452196                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1240672                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161239223                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237636                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534994                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    228045170                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    750865371                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    750865371                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180662207                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47382948                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35577                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4453133                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15308945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7586503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86430                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1694316                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158223037                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35576                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147047751                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       164190                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27692907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60811929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    144839485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560494                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83238370     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25361017     17.51%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13326552      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7699277      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8532917      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3164365      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2807338      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       538914      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       170735      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144839485                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         587874     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122849     14.35%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145096     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123829746     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2081256      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17789      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13571789      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7547171      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147047751                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998926                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             855819                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    439954992                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    185951740                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143828652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147903570                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       283269                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3531289                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125331                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4712500                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         731378                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       113277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158258614                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15308945                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7586503                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17788                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         98242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1173812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1175738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349550                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144626552                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13036026                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2421195                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20582855                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20583774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7546829                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982479                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143960081                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143828652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83935963                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        235719097                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977058                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105217598                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129554162                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28704897                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127524                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140126985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86833369     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24691978     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12261826      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4169072      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5138692      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1797500      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1269206      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1048924      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2916418      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140126985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105217598                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129554162                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19238825                       # Number of memory references committed
system.switch_cpus1.commit.loads             11777653                       # Number of loads committed
system.switch_cpus1.commit.membars              17788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18699769                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116718426                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2672105                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2916418                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           295469626                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          321230799                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2366302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105217598                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129554162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105217598                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399061                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399061                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714765                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714765                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       651210874                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201316684                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      151870765                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147205787                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23705765                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19531637                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1968403                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9160180                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8830689                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2483971                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88951                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106435556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130810683                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23705765                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11314660                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27768817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6359007                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5824734                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12334220                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1603325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144390101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.546636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116621284     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2845852      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2420937      1.68%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2418456      1.67%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2308448      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1127479      0.78%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          785046      0.54%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2034300      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13828299      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144390101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161038                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888625                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105269072                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7240358                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27411968                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114306                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4354395                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3811673                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6599                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157846302                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52237                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4354395                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105797992                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4742674                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1310049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26983285                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1201704                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156379204                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          423                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        426372                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       631090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4052                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    218784670                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728749073                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728749073                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172045310                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46739329                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33249                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16867                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3928458                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15527518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8073110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       319429                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1778704                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152381491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142115470                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       107601                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25686341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     58817756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144390101                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984247                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.583365                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85853702     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24192208     16.75%     76.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12163997      8.42%     84.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7979796      5.53%     90.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7060598      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2766181      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3131301      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1143767      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        98551      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144390101                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         999940     74.65%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163388     12.20%     86.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176156     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117388864     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2048492      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16382      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14639399     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8022333      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142115470                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965420                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1339484                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009425                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430068125                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178101794                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137926717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143454954                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       200391                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3032562                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       151476                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          621                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4354395                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        4023238                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       282878                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152414739                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1220231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15527518                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8073110                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16866                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        230975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13489                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1163315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1113604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2276919                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139699497                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14392174                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2415972                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22413165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19705499                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8020991                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949008                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137932543                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137926717                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83184763                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225913420                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.936965                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368215                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102260669                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125186944                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27237106                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1990849                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    140035706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.893964                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711024                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89840245     64.16%     64.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23017370     16.44%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11032950      7.88%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4918488      3.51%     91.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3859958      2.76%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1568370      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1602898      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1114276      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3081151      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    140035706                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102260669                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125186944                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20416589                       # Number of memory references committed
system.switch_cpus2.commit.loads             12494956                       # Number of loads committed
system.switch_cpus2.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17970063                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112633537                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2467402                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3081151                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289378605                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309202883                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2815686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102260669                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125186944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102260669                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.439515                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.439515                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694678                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694678                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       631161234                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190303957                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148955180                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32764                       # number of misc regfile writes
system.l20.replacements                          8876                       # number of replacements
system.l20.tagsinuse                     10239.973719                       # Cycle average of tags in use
system.l20.total_refs                          554556                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.010044                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          564.925474                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.898295                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3793.679096                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5873.470853                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370476                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.573581                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43578                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43578                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25501                       # number of Writeback hits
system.l20.Writeback_hits::total                25501                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43578                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43578                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43578                       # number of overall hits
system.l20.overall_hits::total                  43578                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8858                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8871                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8863                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8876                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8863                       # number of overall misses
system.l20.overall_misses::total                 8876                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3176152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2429527497                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2432703649                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1182192                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1182192                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3176152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2430709689                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2433885841                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3176152                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2430709689                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2433885841                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52436                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52449                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25501                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25501                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52441                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52454                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52441                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52454                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.168930                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169136                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169009                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169215                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169009                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169215                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 274274.948860                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 274231.050502                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 236438.400000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 236438.400000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 274253.603633                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 274209.761266                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 244319.384615                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 274253.603633                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 274209.761266                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5943                       # number of writebacks
system.l20.writebacks::total                     5943                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8858                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8871                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8863                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8876                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8863                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8876                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1880834925                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1883207234                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       871900                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       871900                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1881706825                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1884079134                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2372309                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1881706825                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1884079134                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168930                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169136                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169009                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169215                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169009                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169215                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 212331.782005                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 212288.043513                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       174380                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       174380                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 212310.371770                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 212266.689274                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 182485.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 212310.371770                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 212266.689274                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4779                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373287                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15019                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.854318                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.356756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.577874                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2222.678105                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7689.387265                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030797                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001228                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.217058                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.750917                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        36178                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  36178                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10898                       # number of Writeback hits
system.l21.Writeback_hits::total                10898                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        36178                       # number of demand (read+write) hits
system.l21.demand_hits::total                   36178                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        36178                       # number of overall hits
system.l21.overall_hits::total                  36178                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4764                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4778                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4764                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4778                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4764                       # number of overall misses
system.l21.overall_misses::total                 4778                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3291203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1370687644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1373978847                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3291203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1370687644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1373978847                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3291203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1370687644                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1373978847                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40942                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40956                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10898                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10898                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40942                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40956                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40942                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40956                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116360                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116662                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116360                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116662                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116360                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116662                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 235085.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 287717.809404                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 287563.592926                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 235085.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 287717.809404                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 287563.592926                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 235085.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 287717.809404                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 287563.592926                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3421                       # number of writebacks
system.l21.writebacks::total                     3421                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4764                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4778                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4764                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4778                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4764                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4778                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2425951                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1075668134                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1078094085                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2425951                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1075668134                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1078094085                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2425951                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1075668134                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1078094085                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116360                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116662                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116360                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116662                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116360                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116662                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173282.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 225790.960118                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 225637.104437                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 173282.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 225790.960118                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 225637.104437                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 173282.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 225790.960118                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 225637.104437                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15987                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          716837                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28275                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.352325                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.849152                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.064979                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6246.684803                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6003.401066                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002673                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000412                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.508357                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.488558                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        83796                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  83796                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18963                       # number of Writeback hits
system.l22.Writeback_hits::total                18963                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        83796                       # number of demand (read+write) hits
system.l22.demand_hits::total                   83796                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        83796                       # number of overall hits
system.l22.overall_hits::total                  83796                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15977                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15987                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15977                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15987                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15977                       # number of overall misses
system.l22.overall_misses::total                15987                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2126638                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4558040219                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4560166857                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2126638                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4558040219                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4560166857                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2126638                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4558040219                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4560166857                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        99773                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              99783                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18963                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18963                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        99773                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               99783                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        99773                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              99783                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.160134                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.160218                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.160134                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.160218                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.160134                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.160218                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285287.614634                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285242.187840                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285287.614634                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285242.187840                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 212663.800000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285287.614634                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285242.187840                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4284                       # number of writebacks
system.l22.writebacks::total                     4284                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15977                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15987                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15977                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15987                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15977                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15987                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3568819397                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3570327392                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3568819397                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3570327392                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1507995                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3568819397                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3570327392                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.160134                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.160218                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.160134                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.160218                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.160134                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.160218                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223372.310008                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223326.915119                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223372.310008                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223326.915119                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150799.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223372.310008                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223326.915119                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.995320                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012863291                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042063.086694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.995320                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020826                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794864                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12855674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12855674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12855674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12855674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12855674                       # number of overall hits
system.cpu0.icache.overall_hits::total       12855674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4296213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4296213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4296213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4296213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12855693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12855693                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12855693                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12855693                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12855693                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12855693                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 226116.473684                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 226116.473684                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 226116.473684                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3284052                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3284052                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3284052                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 252619.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 252619.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52441                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172322556                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52697                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3270.063875                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.286776                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.713224                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911276                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088724                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9130286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9130286                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7184874                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7184874                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17558                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17558                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16315160                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16315160                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16315160                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16315160                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151314                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3228                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3228                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154542                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154542                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154542                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154542                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18662619303                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18662619303                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    720669980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    720669980                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19383289283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19383289283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19383289283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19383289283                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9281600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9281600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16469702                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16469702                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16469702                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16469702                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016303                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016303                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009383                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009383                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009383                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009383                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123337.029640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123337.029640                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 223255.879802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 223255.879802                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125424.087193                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125424.087193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125424.087193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125424.087193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2463585                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 205298.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25501                       # number of writebacks
system.cpu0.dcache.writebacks::total            25501                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98878                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98878                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3223                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102101                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102101                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52436                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52441                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52441                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5355595304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5355595304                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1223692                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1223692                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5356818996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5356818996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5356818996                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5356818996                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 102135.847586                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102135.847586                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 244738.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 244738.400000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 102149.444061                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102149.444061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 102149.444061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102149.444061                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996726                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012327680                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2186452.872570                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996726                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12577419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12577419                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12577419                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12577419                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12577419                       # number of overall hits
system.cpu1.icache.overall_hits::total       12577419                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4012310                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4012310                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4012310                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4012310                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4012310                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4012310                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12577435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12577435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12577435                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12577435                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12577435                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12577435                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 250769.375000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 250769.375000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 250769.375000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 250769.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 250769.375000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 250769.375000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3407403                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3407403                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3407403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3407403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3407403                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3407403                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 243385.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 243385.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 243385.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 243385.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 243385.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 243385.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40942                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168878120                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41198                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4099.182485                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.625224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.374776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904786                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095214                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9805570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9805570                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7426171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7426171                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17788                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17788                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17231741                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17231741                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17231741                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17231741                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123972                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123972                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123972                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14739759448                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14739759448                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14739759448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14739759448                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14739759448                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14739759448                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9929542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9929542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7426171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7426171                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17355713                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17355713                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17355713                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17355713                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007143                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007143                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118895.875262                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118895.875262                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118895.875262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118895.875262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118895.875262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118895.875262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10898                       # number of writebacks
system.cpu1.dcache.writebacks::total            10898                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83030                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83030                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83030                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83030                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83030                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40942                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40942                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40942                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40942                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40942                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40942                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3763002654                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3763002654                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3763002654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3763002654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3763002654                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3763002654                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004123                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91910.572371                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91910.572371                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91910.572371                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91910.572371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91910.572371                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91910.572371                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996561                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009112535                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834750.063636                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996561                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12334210                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12334210                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12334210                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12334210                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12334210                       # number of overall hits
system.cpu2.icache.overall_hits::total       12334210                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2314638                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2314638                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2314638                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2314638                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12334220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12334220                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12334220                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12334220                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12334220                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12334220                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 231463.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 231463.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 231463.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2209638                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2209638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2209638                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 220963.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 220963.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99773                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191100575                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                100029                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1910.451719                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.583991                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.416009                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916344                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083656                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11172302                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11172302                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7888667                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7888667                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16702                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16702                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16382                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19060969                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19060969                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19060969                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19060969                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       419063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       419063                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       419158                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        419158                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       419158                       # number of overall misses
system.cpu2.dcache.overall_misses::total       419158                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  45175944575                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  45175944575                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     13117931                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13117931                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45189062506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45189062506                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45189062506                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45189062506                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11591365                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11591365                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7888762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7888762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19480127                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19480127                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19480127                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19480127                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036153                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021517                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021517                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021517                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021517                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107802.274539                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107802.274539                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 138083.484211                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 138083.484211                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107809.137619                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107809.137619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107809.137619                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107809.137619                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18963                       # number of writebacks
system.cpu2.dcache.writebacks::total            18963                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       319290                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319290                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       319385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       319385                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       319385                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       319385                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99773                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99773                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99773                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99773                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99773                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99773                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10306742870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10306742870                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10306742870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10306742870                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10306742870                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10306742870                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005122                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005122                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005122                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005122                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103301.924068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103301.924068                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103301.924068                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103301.924068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103301.924068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103301.924068                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
