`ifndef SYNTHESIS

//
// This is an automatically generated file from 
// dc_shell Version V-2023.12-SP5 -- Jul 16, 2024
//

// For simulation only. Do not modify.

module vec_silu_svsim (
    input clk,
    input rst,
    input logic signed [ARR_WIDTH-1:0][FXP_N-1:0] vec_in,
    output logic signed [ARR_WIDTH-1:0][FXP_N-1:0] vec_out
);

    

  vec_silu vec_silu( {>>{ clk }}, {>>{ rst }}, {>>{ vec_in }}, {>>{ vec_out }}
 );
endmodule
`endif
