INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/booth_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/partial_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/top_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/wallace_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wallace_tree
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/multiply/multiply.srcs/sources_1/new/tb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
