impl_lib: AAA_SAR_lay
impl_cell: AAA_OAI
root_dir: gen_outputs/bag_sar
#lay_class: xbase.layout.mos.top.GenericWrapper
lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper

params:
  draw_taps: True
  cls_name: skywater130_bag3_sar_adc.layout.sar_logic.OAICore
  params:
    substrate_row: False
    seg_pstack0: 2
    seg_pstack1: 4
    seg_n0: 2
    seg_n1: 2
    w_n: 84
    w_p: 110
    pinfo:
      tiles:
        - name: logic_tile
      tile_specs:
        arr_info:
          lch: 30
          top_layer: 4
          tr_widths:
            sig: {2: 1}
            clk: {2: 1}
            sup: {2: 1}
          tr_spaces: {}
        place_info:
          logic_tile:
            priority: 1
            bot_mirror: False
            top_mirror: False
            row_specs:
              - mos_type: nch
                width: 84
                threshold: standard
                bot_wires: ['sup', 'sig<0:1>']
                top_wires: ['sig<0:1>']
                flip: True
              - mos_type: pch
                width: 110
                threshold: standard
                bot_wires: ['sig<0:1>']
                top_wires: ['sig<0:1>', 'sup']
        abut_list: []
#          - [[sampler_tile, 1], [off_tile, 0]]
#          - edges: [[off_tile, 1], [ptap_tile, 0]]



