<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="36" Path="/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="80b5f583b4094a41929753c452c6483f"/>
    <Option Name="Part" Val="xcku115-flva1517-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../hlsIP_adm-8k5"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../shell_ips"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/srcs/shell.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/srcs/shell.bd"/>
          <Attr Name="ImportTime" Val="1526327997"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_dlmb_bram_if_cntlr_0/shell_dlmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="shell_dlmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_axi_gpio_0_0/shell_axi_gpio_0_0.xci">
          <Proxy FileSetName="shell_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_util_vector_logic_1_0/shell_util_vector_logic_1_0.xci">
          <Proxy FileSetName="shell_util_vector_logic_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_util_vector_logic_0_0/shell_util_vector_logic_0_0.xci">
          <Proxy FileSetName="shell_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/ip_0/bd_01e2_xmac_0.xci">
          <Proxy FileSetName="bd_01e2_xmac_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/ip_3/bd_01e2_pma_pmd_type_driver_0.xci">
          <Proxy FileSetName="bd_01e2_pma_pmd_type_driver_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/ip_2/bd_01e2_dcm_locked_driver_0.xci">
          <Proxy FileSetName="bd_01e2_dcm_locked_driver_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_tx_ifg_tuser_0/shell_tx_ifg_tuser_0.xci">
          <Proxy FileSetName="shell_tx_ifg_tuser_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_ifg_delay_0/shell_ifg_delay_0.xci">
          <Proxy FileSetName="shell_ifg_delay_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_vcc_0/shell_vcc_0.xci">
          <Proxy FileSetName="shell_vcc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_axi_bram_ctrl_0_0/shell_axi_bram_ctrl_0_0.xci">
          <Proxy FileSetName="shell_axi_bram_ctrl_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_clk_wiz_0_0/shell_clk_wiz_0_0.xci">
          <Proxy FileSetName="shell_clk_wiz_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_gnd_0/shell_gnd_0.xci">
          <Proxy FileSetName="shell_gnd_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_util_vector_logic_2_0/shell_util_vector_logic_2_0.xci">
          <Proxy FileSetName="shell_util_vector_logic_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_pr_decoupler_0_0/shell_pr_decoupler_0_0.xci">
          <Proxy FileSetName="shell_pr_decoupler_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_blk_mem_gen_0_0/shell_blk_mem_gen_0_0.xci">
          <Proxy FileSetName="shell_blk_mem_gen_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_axi_hwicap_0_0/shell_axi_hwicap_0_0.xci">
          <Proxy FileSetName="shell_axi_hwicap_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_xdma_0_0/shell_xdma_0_0.xci">
          <Proxy FileSetName="shell_xdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_reverseEndian64_0_0/shell_reverseEndian64_0_0.xci">
          <Proxy FileSetName="shell_reverseEndian64_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_reverseEndian64_1_0/shell_reverseEndian64_1_0.xci">
          <Proxy FileSetName="shell_reverseEndian64_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_proc_sys_reset_1_0/shell_proc_sys_reset_1_0.xci">
          <Proxy FileSetName="shell_proc_sys_reset_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_vio_0_0/shell_vio_0_0.xci">
          <Proxy FileSetName="shell_vio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_6/shell_auto_cc_6.xci">
          <Proxy FileSetName="shell_auto_cc_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_s01_data_fifo_0/shell_s01_data_fifo_0.xci">
          <Proxy FileSetName="shell_s01_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_4/shell_auto_cc_4.xci">
          <Proxy FileSetName="shell_auto_cc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_3/shell_auto_cc_3.xci">
          <Proxy FileSetName="shell_auto_cc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_2/shell_auto_cc_2.xci">
          <Proxy FileSetName="shell_auto_cc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_1/shell_auto_cc_1.xci">
          <Proxy FileSetName="shell_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_0/shell_auto_cc_0.xci">
          <Proxy FileSetName="shell_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_cc_5/shell_auto_cc_5.xci">
          <Proxy FileSetName="shell_auto_cc_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_ddr4_0_0/shell_ddr4_0_0.xci">
          <Proxy FileSetName="shell_ddr4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_xbar_1/shell_xbar_1.xci">
          <Proxy FileSetName="shell_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_xbar_0/shell_xbar_0.xci">
          <Proxy FileSetName="shell_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_ilmb_v10_0/shell_ilmb_v10_0.xci">
          <Proxy FileSetName="shell_ilmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_microblaze_0_0/shell_microblaze_0_0.xci">
          <Proxy FileSetName="shell_microblaze_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_ilmb_bram_if_cntlr_0/shell_ilmb_bram_if_cntlr_0.xci">
          <Proxy FileSetName="shell_ilmb_bram_if_cntlr_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_mdm_1_0/shell_mdm_1_0.xci">
          <Proxy FileSetName="shell_mdm_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_lmb_bram_0/shell_lmb_bram_0.xci">
          <Proxy FileSetName="shell_lmb_bram_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_auto_us_cc_df_0/shell_auto_us_cc_df_0.xci">
          <Proxy FileSetName="shell_auto_us_cc_df_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_dlmb_v10_0/shell_dlmb_v10_0.xci">
          <Proxy FileSetName="shell_dlmb_v10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_rst_clk_wiz_0_100M_0/shell_rst_clk_wiz_0_100M_0.xci">
          <Proxy FileSetName="shell_rst_clk_wiz_0_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_util_ds_buf_0/shell_util_ds_buf_0.xci">
          <Proxy FileSetName="shell_util_ds_buf_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_xbar_2/shell_xbar_2.xci">
          <Proxy FileSetName="shell_xbar_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_gnd_1/shell_gnd_1.xci">
          <Proxy FileSetName="shell_gnd_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_tx_register_slice_0_0/shell_tx_register_slice_0_0.xci">
          <Proxy FileSetName="shell_tx_register_slice_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_mac_config_vector_0/shell_mac_config_vector_0.xci">
          <Proxy FileSetName="shell_mac_config_vector_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/ip_1/bd_01e2_xpcs_0.xci">
          <Proxy FileSetName="bd_01e2_xpcs_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_axi_10g_ethernet_0_0/shell_axi_10g_ethernet_0_0.xci">
          <Proxy FileSetName="shell_axi_10g_ethernet_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_pcs_config_vector_0/shell_pcs_config_vector_0.xci">
          <Proxy FileSetName="shell_pcs_config_vector_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_rx_register_slice_1_0/shell_rx_register_slice_1_0.xci">
          <Proxy FileSetName="shell_rx_register_slice_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_rx_data_fifo_1_0/shell_rx_data_fifo_1_0.xci">
          <Proxy FileSetName="shell_rx_data_fifo_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="shell.bd" FileRelPathName="ip/shell_tx_data_fifo_0_0/shell_tx_data_fifo_0_0.xci">
          <Proxy FileSetName="shell_tx_data_fifo_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/adm-8k5/srcs/shellTop.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/srcs/shellTop.v"/>
          <Attr Name="ImportTime" Val="1526327997"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/adm-8k5/constraints/custom_parts_2133.csv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/custom_parts_2133.csv"/>
          <Attr Name="ImportTime" Val="1526327355"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../adm-8k5/constraints/custom_parts_2133.csv"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="shellTop"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ad_8k5.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ad_8k5.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/bitstream.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/bitstream.xdc"/>
          <Attr Name="ImportTime" Val="1526327355"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/pcie.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/pcie.xdc"/>
          <Attr Name="ImportTime" Val="1526327355"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4_test.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4_test.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4_test_axi4.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4_test_axi4.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_b0_lane8.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_b0_lane8.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_b0_unused.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_b0_unused.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_locs_b0_twin_die.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_locs_b0_twin_die.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_locs_b0_x64.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_locs_b0_x64.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_locs_b0_x72.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_locs_b0_x72.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ddr4sdram_props_b0_twin_die.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/ddr4sdram_props_b0_twin_die.xdc"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/refclk200.xdc">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../adm-8k5/constraints/refclk200.xdc"/>
          <Attr Name="ImportTime" Val="1526327355"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="shellTop"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="pr" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pr">
      <File Path="$PSRCDIR/sources_1/bd/defaultFifo/pr.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../partialRegions/defaultFifo/pr.bd"/>
          <Attr Name="ImportTime" Val="1526327996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pr"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_util_vector_logic_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_util_vector_logic_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_util_vector_logic_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_clk_wiz_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_clk_wiz_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_clk_wiz_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_gnd_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_gnd_0">
      <Config>
        <Option Name="TopModule" Val="shell_gnd_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_util_vector_logic_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_util_vector_logic_2_0">
      <Config>
        <Option Name="TopModule" Val="shell_util_vector_logic_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_axi_bram_ctrl_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_axi_bram_ctrl_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_axi_bram_ctrl_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_blk_mem_gen_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_blk_mem_gen_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_blk_mem_gen_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_axi_hwicap_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_axi_hwicap_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_axi_hwicap_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_reverseEndian64_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_reverseEndian64_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_reverseEndian64_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_reverseEndian64_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_reverseEndian64_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_reverseEndian64_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_pr_decoupler_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_pr_decoupler_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_pr_decoupler_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_vio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_vio_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_vio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_proc_sys_reset_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_proc_sys_reset_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_proc_sys_reset_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_ddr4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_ddr4_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_ddr4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_xbar_0">
      <Config>
        <Option Name="TopModule" Val="shell_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_xbar_1">
      <Config>
        <Option Name="TopModule" Val="shell_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_mdm_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_mdm_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_mdm_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_rst_clk_wiz_0_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_rst_clk_wiz_0_100M_0">
      <Config>
        <Option Name="TopModule" Val="shell_rst_clk_wiz_0_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_microblaze_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_microblaze_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_microblaze_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_dlmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_dlmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="shell_dlmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_ilmb_v10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_ilmb_v10_0">
      <Config>
        <Option Name="TopModule" Val="shell_ilmb_v10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_dlmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_dlmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="shell_dlmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_ilmb_bram_if_cntlr_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_ilmb_bram_if_cntlr_0">
      <Config>
        <Option Name="TopModule" Val="shell_ilmb_bram_if_cntlr_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_lmb_bram_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_lmb_bram_0">
      <Config>
        <Option Name="TopModule" Val="shell_lmb_bram_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_xbar_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_xbar_2">
      <Config>
        <Option Name="TopModule" Val="shell_xbar_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_xdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_xdma_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_xdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_util_ds_buf_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_util_ds_buf_0">
      <Config>
        <Option Name="TopModule" Val="shell_util_ds_buf_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_gnd_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_gnd_1">
      <Config>
        <Option Name="TopModule" Val="shell_gnd_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_tx_register_slice_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_tx_register_slice_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_tx_register_slice_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_axi_10g_ethernet_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_axi_10g_ethernet_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_axi_10g_ethernet_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_01e2_xmac_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_01e2_xmac_0">
      <Config>
        <Option Name="TopModule" Val="bd_01e2_xmac_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_01e2_xpcs_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_01e2_xpcs_0">
      <Config>
        <Option Name="TopModule" Val="bd_01e2_xpcs_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_01e2_dcm_locked_driver_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_01e2_dcm_locked_driver_0">
      <Config>
        <Option Name="TopModule" Val="bd_01e2_dcm_locked_driver_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="bd_01e2_pma_pmd_type_driver_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/bd_01e2_pma_pmd_type_driver_0">
      <Config>
        <Option Name="TopModule" Val="bd_01e2_pma_pmd_type_driver_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_mac_config_vector_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_mac_config_vector_0">
      <Config>
        <Option Name="TopModule" Val="shell_mac_config_vector_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_tx_ifg_tuser_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_tx_ifg_tuser_0">
      <Config>
        <Option Name="TopModule" Val="shell_tx_ifg_tuser_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_ifg_delay_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_ifg_delay_0">
      <Config>
        <Option Name="TopModule" Val="shell_ifg_delay_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_vcc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_vcc_0">
      <Config>
        <Option Name="TopModule" Val="shell_vcc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_pcs_config_vector_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_pcs_config_vector_0">
      <Config>
        <Option Name="TopModule" Val="shell_pcs_config_vector_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_rx_register_slice_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_rx_register_slice_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_rx_register_slice_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_rx_data_fifo_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_rx_data_fifo_1_0">
      <Config>
        <Option Name="TopModule" Val="shell_rx_data_fifo_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_tx_data_fifo_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_tx_data_fifo_0_0">
      <Config>
        <Option Name="TopModule" Val="shell_tx_data_fifo_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_6">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_s01_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_s01_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="shell_s01_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_us_cc_df_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_us_cc_df_0">
      <Config>
        <Option Name="TopModule" Val="shell_auto_us_cc_df_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_4">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_3">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_2">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="shell_auto_cc_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/shell_auto_cc_5">
      <Config>
        <Option Name="TopModule" Val="shell_auto_cc_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xcku115-flva1517-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pr_synth_1" Type="Ft3:Synth" SrcSet="pr" Part="xcku115-flva1517-2-e" ConstrsSet="pr" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/pr_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_util_vector_logic_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_util_vector_logic_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_util_vector_logic_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_clk_wiz_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_clk_wiz_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_clk_wiz_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_clk_wiz_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_gnd_0_synth_1" Type="Ft3:Synth" SrcSet="shell_gnd_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_gnd_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_gnd_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_2_0_synth_1" Type="Ft3:Synth" SrcSet="shell_util_vector_logic_2_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_2_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_util_vector_logic_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_bram_ctrl_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_axi_bram_ctrl_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_bram_ctrl_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_blk_mem_gen_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_blk_mem_gen_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_blk_mem_gen_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_blk_mem_gen_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_hwicap_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_axi_hwicap_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_hwicap_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_axi_hwicap_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_reverseEndian64_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_reverseEndian64_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_reverseEndian64_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_reverseEndian64_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_reverseEndian64_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_reverseEndian64_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_reverseEndian64_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_reverseEndian64_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_pr_decoupler_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_pr_decoupler_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_pr_decoupler_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_axi_gpio_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_gpio_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_vio_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_vio_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_vio_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_proc_sys_reset_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_proc_sys_reset_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_proc_sys_reset_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_proc_sys_reset_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ddr4_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_ddr4_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ddr4_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_ddr4_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="shell_xbar_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="shell_xbar_1" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_mdm_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_mdm_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_mdm_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_mdm_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rst_clk_wiz_0_100M_0_synth_1" Type="Ft3:Synth" SrcSet="shell_rst_clk_wiz_0_100M_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rst_clk_wiz_0_100M_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_rst_clk_wiz_0_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_microblaze_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_microblaze_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_microblaze_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_microblaze_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_dlmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="shell_dlmb_v10_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_dlmb_v10_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_dlmb_v10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ilmb_v10_0_synth_1" Type="Ft3:Synth" SrcSet="shell_ilmb_v10_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ilmb_v10_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_ilmb_v10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_dlmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="shell_dlmb_bram_if_cntlr_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_dlmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ilmb_bram_if_cntlr_0_synth_1" Type="Ft3:Synth" SrcSet="shell_ilmb_bram_if_cntlr_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ilmb_bram_if_cntlr_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_ilmb_bram_if_cntlr_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_lmb_bram_0_synth_1" Type="Ft3:Synth" SrcSet="shell_lmb_bram_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_lmb_bram_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_lmb_bram_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_2_synth_1" Type="Ft3:Synth" SrcSet="shell_xbar_2" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_xbar_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_xdma_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xdma_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_xdma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_ds_buf_0_synth_1" Type="Ft3:Synth" SrcSet="shell_util_ds_buf_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_ds_buf_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_util_ds_buf_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_gnd_1_synth_1" Type="Ft3:Synth" SrcSet="shell_gnd_1" Part="xcku115-flva1517-2-e" ConstrsSet="shell_gnd_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_gnd_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_register_slice_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_tx_register_slice_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_register_slice_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_tx_register_slice_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_10g_ethernet_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_axi_10g_ethernet_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_10g_ethernet_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_axi_10g_ethernet_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_xmac_0_synth_1" Type="Ft3:Synth" SrcSet="bd_01e2_xmac_0" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_xmac_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_01e2_xmac_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_xpcs_0_synth_1" Type="Ft3:Synth" SrcSet="bd_01e2_xpcs_0" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_xpcs_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_01e2_xpcs_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_dcm_locked_driver_0_synth_1" Type="Ft3:Synth" SrcSet="bd_01e2_dcm_locked_driver_0" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_dcm_locked_driver_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_01e2_dcm_locked_driver_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_pma_pmd_type_driver_0_synth_1" Type="Ft3:Synth" SrcSet="bd_01e2_pma_pmd_type_driver_0" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_pma_pmd_type_driver_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/bd_01e2_pma_pmd_type_driver_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_mac_config_vector_0_synth_1" Type="Ft3:Synth" SrcSet="shell_mac_config_vector_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_mac_config_vector_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_mac_config_vector_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_ifg_tuser_0_synth_1" Type="Ft3:Synth" SrcSet="shell_tx_ifg_tuser_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_ifg_tuser_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_tx_ifg_tuser_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ifg_delay_0_synth_1" Type="Ft3:Synth" SrcSet="shell_ifg_delay_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ifg_delay_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_ifg_delay_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_vcc_0_synth_1" Type="Ft3:Synth" SrcSet="shell_vcc_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_vcc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_vcc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_pcs_config_vector_0_synth_1" Type="Ft3:Synth" SrcSet="shell_pcs_config_vector_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_pcs_config_vector_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_pcs_config_vector_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rx_register_slice_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_rx_register_slice_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rx_register_slice_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_rx_register_slice_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rx_data_fifo_1_0_synth_1" Type="Ft3:Synth" SrcSet="shell_rx_data_fifo_1_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rx_data_fifo_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_rx_data_fifo_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_data_fifo_0_0_synth_1" Type="Ft3:Synth" SrcSet="shell_tx_data_fifo_0_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_data_fifo_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_tx_data_fifo_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_6_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_6" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_6" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_s01_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="shell_s01_data_fifo_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_s01_data_fifo_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_s01_data_fifo_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_us_cc_df_0_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_us_cc_df_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_us_cc_df_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_us_cc_df_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_4_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_4" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_4" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_3_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_3" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_3" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_2_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_2" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_1" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_0" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_5_synth_1" Type="Ft3:Synth" SrcSet="shell_auto_cc_5" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_5" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/shell_auto_cc_5_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pr_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="pr" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="pr_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_util_vector_logic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_util_vector_logic_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_clk_wiz_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_clk_wiz_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_clk_wiz_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_gnd_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_gnd_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_gnd_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_vector_logic_2_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_vector_logic_2_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_util_vector_logic_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_bram_ctrl_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_bram_ctrl_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_axi_bram_ctrl_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_blk_mem_gen_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_blk_mem_gen_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_blk_mem_gen_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_hwicap_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_hwicap_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_axi_hwicap_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_reverseEndian64_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_reverseEndian64_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_reverseEndian64_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_reverseEndian64_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_reverseEndian64_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_reverseEndian64_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_pr_decoupler_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_pr_decoupler_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_pr_decoupler_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_gpio_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_axi_gpio_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_vio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_vio_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_vio_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_proc_sys_reset_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_proc_sys_reset_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_proc_sys_reset_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ddr4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ddr4_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_ddr4_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_mdm_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_mdm_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_mdm_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rst_clk_wiz_0_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rst_clk_wiz_0_100M_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_rst_clk_wiz_0_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_microblaze_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_microblaze_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_microblaze_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_dlmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_dlmb_v10_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_dlmb_v10_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ilmb_v10_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ilmb_v10_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_ilmb_v10_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_dlmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_dlmb_bram_if_cntlr_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_dlmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ilmb_bram_if_cntlr_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ilmb_bram_if_cntlr_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_ilmb_bram_if_cntlr_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_lmb_bram_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_lmb_bram_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_lmb_bram_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xbar_2_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xbar_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_xbar_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_xdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_xdma_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_xdma_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_util_ds_buf_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_util_ds_buf_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_util_ds_buf_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_gnd_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_gnd_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_gnd_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_register_slice_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_register_slice_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_tx_register_slice_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_axi_10g_ethernet_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_axi_10g_ethernet_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_axi_10g_ethernet_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_xmac_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_xmac_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_01e2_xmac_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_xpcs_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_xpcs_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_01e2_xpcs_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_dcm_locked_driver_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_dcm_locked_driver_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_01e2_dcm_locked_driver_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="bd_01e2_pma_pmd_type_driver_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="bd_01e2_pma_pmd_type_driver_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="bd_01e2_pma_pmd_type_driver_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_mac_config_vector_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_mac_config_vector_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_mac_config_vector_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_ifg_tuser_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_ifg_tuser_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_tx_ifg_tuser_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_ifg_delay_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_ifg_delay_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_ifg_delay_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_vcc_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_vcc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_vcc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_pcs_config_vector_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_pcs_config_vector_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_pcs_config_vector_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rx_register_slice_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rx_register_slice_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_rx_register_slice_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_rx_data_fifo_1_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_rx_data_fifo_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_rx_data_fifo_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_tx_data_fifo_0_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_tx_data_fifo_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_tx_data_fifo_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_6_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_6" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_6_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_s01_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_s01_data_fifo_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_s01_data_fifo_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_us_cc_df_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_us_cc_df_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_us_cc_df_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_4_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_4" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_3_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_3" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_2_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="shell_auto_cc_5_impl_1" Type="Ft2:EntireDesign" Part="xcku115-flva1517-2-e" ConstrsSet="shell_auto_cc_5" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="shell_auto_cc_5_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="10"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="9"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board/>
</Project>
