# NAND-SCHEMATIC-LAYOUT-IN-CADENCE-VIRTUOSO
This project contains the schematic and layout of a NAND gate designed in Cadence Virtuoso. Both DRC and LVS checks are clean, ensuring design rule and connectivity accuracy. Designed using standard CMOS technology with proper layout practices. Suitable for VLSI design learning, validation, and tape-out flow demonstration.
