<p><strong>Ncore 3 units and features Micro-Architecture Specifications and supplemental documents: </strong></p><p><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564455/Ncore+3.2_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="247564455" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2_CHI-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564476/Ncore+3.2_DCE+Micro-Architecture+Specification" data-linked-resource-id="247564476" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_DCE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564497/Ncore+3.2_DII+Micro-Architecture+Specification" data-linked-resource-id="247564497" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_DII Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564518/Ncore+3.2_DMI+Micro-Architecture+Specification" data-linked-resource-id="247564518" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_DMI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564542/Ncore+3.2_DVE+Micro-Architecture+Specification" data-linked-resource-id="247564542" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_DVE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564586/Ncore+3.2_IO-AIU+Micro-Architecture+Specification" data-linked-resource-id="247564586" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2_IO-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563028/Ncore+3.2_LEGATO+Micro-Architecture+Specification" data-linked-resource-id="247563028" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_LEGATO Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564618/Ncore+3.2_Power+Micro-Architecture+Specification" data-linked-resource-id="247564618" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_Power Micro-Architecture Specification</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247039418/Q-Channel+Connectivity+Block+Diagram" data-linked-resource-id="247039418" data-linked-resource-version="1" data-linked-resource-type="page">Q-Channel Connectivity Block Diagram</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564777/Ncore+3.2_Trace+and+Debug+Micro-Architecture+Specification" data-linked-resource-id="247564777" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_Trace and Debug Micro-Architecture Specification</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564829/Ncore+3.2_Trace+Capture+Module+Migration+for+3.2.1+RC" data-linked-resource-id="247564829" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2_Trace Capture Module Migration for 3.2.1 RC</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247562972/Ncore+3.2_Junie+s+Parameter+spec+for+Ncore+3.2+Updated+one+from+MF+MK+pending" data-linked-resource-id="247562972" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_Junie's Parameter spec for Ncore 3.2 [Updated one from MF/MK pending]</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247562993/Ncore+3.2_LINT+RULES" data-linked-resource-id="247562993" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.2_LINT RULES</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563014/Ncore+3.2_Address+Map" data-linked-resource-id="247563014" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_Address Map</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563080/Ncore+3.2_path+to+1.6Ghz" data-linked-resource-id="247563080" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_path to 1.6Ghz</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563092/Ncore+3.2_Tools+used+in+Ncore+3.2+Version" data-linked-resource-id="247563092" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_Tools used in Ncore 3.2 + Version</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564568/Ncore+3.2_Error+Micro-Architecture+checklist" data-linked-resource-id="247564568" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.2_Error Micro-Architecture checklist</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564208/Ncore+3.2_2017-11-06+CHI-AIU+Micro-Architecture+Meeting+notes" data-linked-resource-id="247564208" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_2017-11-06 CHI-AIU Micro-Architecture Meeting notes</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564663/Ncore+3.2_QoS+Details" data-linked-resource-id="247564663" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_QoS Details</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164230/Ncore+3.2_SRAM+Data+Address+Protection+Micro-Architecture+Specification" data-linked-resource-id="16164230" data-linked-resource-version="31" data-linked-resource-type="page">Ncore 3.2_SRAM Data + Address Protection Micro-Architecture Specification</a></li></ul></p><p><br/></p><p><strong>Additional Micro-Architecture Specifications:</strong></p><ul class="childpages-macro"><li><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.2_CCP Micro-Architecture Specification</a></span></li><li><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247234835/Support+for+end-to-end+message+protection+in+concerto+mux" rel="nofollow">Ncore 3.2_End-to-End message protection Micro-Architecture Specification</a></span></li><li><span><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16778053/Ncore+3.2+FSC+Micro-Architecture+Specification" rel="nofollow">Ncore 3.2_FSC Micro-Architecture Specification</a></span></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563932/Ncore+3.x+Performance+Monitor+Micro-Architecture+Specification" rel="nofollow">Ncore 3.2_Performance Monitor Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247563963/Ncore+3.x+Resiliency+Micro-Architecture+Specification" rel="nofollow">Ncore 3.2_Resiliency Micro-Architecture Specification</a></li><li><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" rel="nofollow">Ncore 3.2_System Event and Coherency Wrapper Micro-Architecture Specification</a></span></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564025/Ncore+3.x+to+SMI+Mapping" rel="nofollow">Ncore 3.2_to SMI Mapping</a></li><li><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162128/Ncore+3.2+New+Memories+Generation+Support" data-linked-resource-id="16162128" data-linked-resource-version="26" data-linked-resource-type="page">Ncore 3.2 New Memories Generation Support</a> , Additional link:<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168521/gen_wrapper" data-linked-resource-id="16168521" data-linked-resource-version="20" data-linked-resource-type="page">gen_wrapper</a></span></li></ul><p><br/></p><p><strong><span style="letter-spacing: 0.0px;">Documents for common library elements used in Ncore 3.2</span></strong></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329957/HW-Library" data-linked-resource-id="16329957" data-linked-resource-version="16" data-linked-resource-type="page">HW-Library</a></span></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170743/HW-Symphony" data-linked-resource-id="16170743" data-linked-resource-version="6" data-linked-resource-type="page">HW-Symphony</a></span></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329961/HW-CTF" data-linked-resource-id="16329961" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF</a></span></p><p><br/></p>