sv work ../../../../../../../rtl/verilog/pkg/ntm_arithmetic_pkg.sv
sv work ../../../../../../../rtl/verilog/pkg/ntm_math_pkg.sv
sv work ../../../../../../../rtl/verilog/pkg/dnc_core_pkg.sv
sv work ../../../../../../../rtl/verilog/pkg/ntm_lstm_controller_pkg.sv

sv work ../../../../../../../rtl/verilog/arithmetic/integer/scalar/ntm_scalar_integer_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/scalar/ntm_scalar_integer_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/scalar/ntm_scalar_integer_divider.sv

sv work ../../../../../../../rtl/verilog/arithmetic/integer/vector/ntm_vector_integer_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/vector/ntm_vector_integer_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/vector/ntm_vector_integer_divider.sv

sv work ../../../../../../../rtl/verilog/arithmetic/integer/matrix/ntm_matrix_integer_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/matrix/ntm_matrix_integer_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/integer/matrix/ntm_matrix_integer_divider.sv

sv work ../../../../../../../rtl/verilog/arithmetic/float/scalar/ntm_scalar_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/scalar/ntm_scalar_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/scalar/ntm_scalar_divider.sv

sv work ../../../../../../../rtl/verilog/arithmetic/float/vector/ntm_vector_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/vector/ntm_vector_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/vector/ntm_vector_divider.sv

sv work ../../../../../../../rtl/verilog/arithmetic/float/matrix/ntm_matrix_adder.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/matrix/ntm_matrix_multiplier.sv
sv work ../../../../../../../rtl/verilog/arithmetic/float/matrix/ntm_matrix_divider.sv

sv work ../../../../../../../rtl/verilog/math/algebra/matrix/ntm_matrix_product.sv
sv work ../../../../../../../rtl/verilog/math/algebra/tensor/ntm_tensor_transpose.sv
sv work ../../../../../../../rtl/verilog/math/algebra/matrix/ntm_matrix_transpose.sv
sv work ../../../../../../../rtl/verilog/math/algebra/vector/ntm_dot_product.sv
sv work ../../../../../../../rtl/verilog/math/algebra/tensor/ntm_tensor_product.sv

sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_cosh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_cosine_similarity_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_exponentiator_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_logarithm_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_logistic_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_multiplication_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_oneplus_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_sinh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_softmax_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_summation_function.sv
sv work ../../../../../../../rtl/verilog/math/function/scalar/ntm_scalar_tanh_function.sv

sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_cosh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_cosine_similarity_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_exponentiator_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_logarithm_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_logistic_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_multiplication_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_oneplus_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_sinh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_softmax_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_summation_function.sv
sv work ../../../../../../../rtl/verilog/math/function/vector/ntm_vector_tanh_function.sv

sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_cosh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_cosine_similarity_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_exponentiator_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_logarithm_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_logistic_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_multiplication_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_oneplus_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_sinh_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_softmax_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_summation_function.sv
sv work ../../../../../../../rtl/verilog/math/function/matrix/ntm_matrix_tanh_function.sv

sv work ../../../../../../../rtl/verilog/trainer/LSTM/ntm_activation_trainer.sv
sv work ../../../../../../../rtl/verilog/trainer/LSTM/ntm_forget_trainer.sv
sv work ../../../../../../../rtl/verilog/trainer/LSTM/ntm_input_trainer.sv
sv work ../../../../../../../rtl/verilog/trainer/LSTM/ntm_output_trainer.sv

sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_controller.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_activation_gate_vector.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_forget_gate_vector.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_hidden_gate_vector.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_input_gate_vector.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_output_gate_vector.sv
sv work ../../../../../../../rtl/verilog/controller/LSTM/convolutional/ntm_state_gate_vector.sv

sv work ../../../../../../../rtl/verilog/dnc/read_heads/dnc_free_gates.sv
sv work ../../../../../../../rtl/verilog/dnc/read_heads/dnc_read_keys.sv
sv work ../../../../../../../rtl/verilog/dnc/read_heads/dnc_read_modes.sv
sv work ../../../../../../../rtl/verilog/dnc/read_heads/dnc_read_strengths.sv

sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_allocation_gate.sv
sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_erase_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_write_gate.sv
sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_write_key.sv
sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_write_strength.sv
sv work ../../../../../../../rtl/verilog/dnc/write_heads/dnc_write_vector.sv

sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_content_based_addressing.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_allocation_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_backward_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_forward_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_memory_matrix.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_memory_retention_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_precedence_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_read_content_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_read_vectors.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_read_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_sort_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_temporal_link_matrix.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_usage_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_write_content_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_write_weighting.sv
sv work ../../../../../../../rtl/verilog/dnc/memory/dnc_addressing.sv

sv work ../../../../../../../rtl/verilog/dnc/top/dnc_top.sv
sv work ../../../../../../../rtl/verilog/dnc/top/dnc_output_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/top/dnc_read_interface_vector.sv
sv work ../../../../../../../rtl/verilog/dnc/top/dnc_write_interface_vector.sv

sv work ../../../../../../../bench/verilog/tests/dnc/top/dnc_top_pkg.sv
sv work ../../../../../../../bench/verilog/tests/dnc/top/dnc_top_stimulus.sv
sv work ../../../../../../../bench/verilog/tests/dnc/top/dnc_top_testbench.sv