# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_colortest.srcs/sources_1/new/color.vhd" \
"../../../../project_colortest.srcs/sim_1/new/color_tb2.vhd" \

# Do not sort compile order
nosort
