
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.705961                       # Number of seconds simulated
sim_ticks                                1705961454500                       # Number of ticks simulated
final_tick                               1705961454500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 338437                       # Simulator instruction rate (inst/s)
host_op_rate                                   557315                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1154720102                       # Simulator tick rate (ticks/s)
host_mem_usage                                 606964                       # Number of bytes of host memory used
host_seconds                                  1477.38                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          105344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       535953408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536058752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       105344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        105344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534057728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534057728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8374272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8375918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8344652                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8344652                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              61751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          314165016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             314226767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         61751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       313053807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313053807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       313053807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             61751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         314165016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            627280574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8375918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8344652                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8375918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8344652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536057024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534056640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536058752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534057728                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           523737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521624                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1705948781500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8375918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8344652                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8375890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1400659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    764.007274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.744048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.012427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       201428     14.38%     14.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        62871      4.49%     18.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33261      2.37%     21.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54779      3.91%     25.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67015      4.78%     29.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34567      2.47%     32.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29032      2.07%     34.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        84916      6.06%     40.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       832790     59.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1400659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.079184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.042256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.855174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520911    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.194919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515901     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4955      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520915                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 163554236000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            320602192250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41879455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19526.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38276.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       314.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    314.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7620238                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     102026.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5002426800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2658852900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29898957060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21777286680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         82978858560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          94619292630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6807133440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    198199032570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     83833554720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     211848076155                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           737650839225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            432.395955                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1480704905750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   9666618000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35249216000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 827712006250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 218319528250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  180326506000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 434687580000                       # Time in different power states
system.mem_ctrls_1.actEnergy               4998278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2656648005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29904904680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21781708020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         82671538560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          94597671390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6757823520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    197887985280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     83254404000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     212299802970                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           736835112345                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            431.917794                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1480950489000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   9608221500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35124868000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 830084886750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 216813152000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  180272947500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 434057378750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                69678399                       # Number of BP lookups
system.cpu.branchPred.condPredicted          69678399                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           5380502                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52487339                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51073648                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.306606                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             2.693394                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                 2809085                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             168108                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3411922909                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208852                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209915                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714238                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984024                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213790                       # Number of load instructions
system.cpu.num_store_insts                  114460149                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3411922909                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678399                       # Number of branches fetched
system.cpu.predictedBranches                 53882733                       # Number of branches predicted as taken
system.cpu.BranchMispred                      5380502                       # Number of branch mispredictions
system.cpu.BranchMispredPercent              7.721908                       # Number of branch mispredictions percent
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213790     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460149     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8420614                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.531968                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263251880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.255187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7987143500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.531968                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998795                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551771746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551771746                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157101550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157101550                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106150330                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106150330                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263251880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263251880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263251880                       # number of overall hits
system.cpu.dcache.overall_hits::total       263251880                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8309831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8309831                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422662                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  26323720000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26323720000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 740828163500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 740828163500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767151883500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767151883500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767151883500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767151883500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674542                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 233302.195319                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 233302.195319                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89150.809866                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89150.809866                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91081.879280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91081.879280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91081.879280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91081.879280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8387363                       # number of writebacks
system.cpu.dcache.writebacks::total           8387363                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26210889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26210889000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732518332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732518332500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 758729221500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 758729221500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 758729221500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 758729221500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 232302.195319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 232302.195319                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88150.809866                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88150.809866                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90081.879280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90081.879280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90081.879280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90081.879280                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1347                       # number of replacements
system.cpu.icache.tags.tagsinuse           970.453271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           675350886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          243457.421053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   970.453271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.473854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.473854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.696777                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1350710094                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1350710094                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    675350886                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       675350886                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     675350886                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        675350886                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    675350886                       # number of overall hits
system.cpu.icache.overall_hits::total       675350886                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2774                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2774                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2774                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2774                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2774                       # number of overall misses
system.cpu.icache.overall_misses::total          2774                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    207223000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207223000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    207223000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207223000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    207223000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207223000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353660                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74701.874549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74701.874549                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74701.874549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74701.874549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74701.874549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74701.874549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1347                       # number of writebacks
system.cpu.icache.writebacks::total              1347                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2774                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2774                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    204449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    204449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    204449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204449000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73701.874549                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73701.874549                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73701.874549                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73701.874549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73701.874549                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73701.874549                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8360333                       # number of replacements
system.l2.tags.tagsinuse                 16312.997785                       # Cycle average of tags in use
system.l2.tags.total_refs                     8470373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8376717                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.011181                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9417078000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       76.719579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         76.013769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16160.264438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.986344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995666                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15394                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75766301                       # Number of tag accesses
system.l2.tags.data_accesses                 75766301                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8387363                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8387363                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1347                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1347                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              15179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15179                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1128                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          33211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33211                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1128                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 48390                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49518                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1128                       # number of overall hits
system.l2.overall_hits::cpu.data                48390                       # number of overall hits
system.l2.overall_hits::total                   49518                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8294652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8294652                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1646                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        79620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           79620                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1646                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8374272                       # number of demand (read+write) misses
system.l2.demand_misses::total                8375918                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1646                       # number of overall misses
system.l2.overall_misses::cpu.data            8374272                       # number of overall misses
system.l2.overall_misses::total               8375918                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 719894206500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  719894206500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    188421500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    188421500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25692923500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25692923500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     188421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  745587130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     745775551500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    188421500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 745587130000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    745775551500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8387363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8387363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1347                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1347                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2774                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8425436                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2774                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8425436                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998173                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998173                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.593367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.593367                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.705657                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705657                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.593367                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994123                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.593367                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994123                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86790.163891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86790.163891                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 114472.357230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114472.357230                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 322694.341874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 322694.341874                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 114472.357230                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89033.068188                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89038.067409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 114472.357230                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89033.068188                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89038.067409                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8344652                       # number of writebacks
system.l2.writebacks::total                   8344652                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          306                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           306                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8294652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8294652                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1646                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        79620                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        79620                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8374272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8375918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8374272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8375918                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 636947686500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 636947686500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    171961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    171961500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24896723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24896723500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    171961500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 661844410000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662016371500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    171961500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 661844410000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662016371500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998173                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.593367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.593367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.705657                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.705657                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.593367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.593367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994123                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76790.163891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76790.163891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 104472.357230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104472.357230                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 312694.341874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 312694.341874                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 104472.357230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79033.068188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79038.067409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 104472.357230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79033.068188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79038.067409                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16733907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8357989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81266                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8344652                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13337                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8294652                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8294652                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81266                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25109825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25109825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25109825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070116480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070116480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070116480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8375918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8375918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8375918                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50112542500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44069272000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     16847397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      8421961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2650                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1705961454500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            115605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16732015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1347                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              25272833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       263744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075841600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1076105344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8360333                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534057728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16785769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012566                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16783118     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2651      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16785769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16812408500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4161000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633993000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
