<stg><name>DiagMatMul</name>


<trans_list>

<trans id="1018" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="2" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="72" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_8_addr = getelementptr [16 x float]* %A_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_8_addr"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_9_addr = getelementptr [16 x float]* %A_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_9_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_10_addr = getelementptr [16 x float]* %A_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_10_addr"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_11_addr = getelementptr [16 x float]* %A_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_11_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_12_addr = getelementptr [16 x float]* %A_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_12_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_13_addr = getelementptr [16 x float]* %A_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_13_addr"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_14_addr = getelementptr [16 x float]* %A_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_14_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_15_addr = getelementptr [16 x float]* %A_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A_15_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_0_addr_1 = getelementptr [16 x float]* %A_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_0_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_1_addr_1 = getelementptr [16 x float]* %A_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_1_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_2_addr_1 = getelementptr [16 x float]* %A_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_2_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_3_addr_1 = getelementptr [16 x float]* %A_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_3_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_4_addr_1 = getelementptr [16 x float]* %A_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_4_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_5_addr_1 = getelementptr [16 x float]* %A_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_5_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_6_addr_1 = getelementptr [16 x float]* %A_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_6_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_7_addr_1 = getelementptr [16 x float]* %A_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_7_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_8_addr_1 = getelementptr [16 x float]* %A_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_8_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_9_addr_1 = getelementptr [16 x float]* %A_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_9_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_10_addr_1 = getelementptr [16 x float]* %A_10, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_10_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_11_addr_1 = getelementptr [16 x float]* %A_11, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_11_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_12_addr_1 = getelementptr [16 x float]* %A_12, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_12_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_13_addr_1 = getelementptr [16 x float]* %A_13, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_13_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %A_14_addr_1 = getelementptr [16 x float]* %A_14, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_14_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_15_addr_1 = getelementptr [16 x float]* %A_15, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_15_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_0_addr_2 = getelementptr [16 x float]* %A_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_0_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %A_1_addr_2 = getelementptr [16 x float]* %A_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_1_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %A_2_addr_2 = getelementptr [16 x float]* %A_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_2_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %A_3_addr_2 = getelementptr [16 x float]* %A_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_3_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %A_4_addr_2 = getelementptr [16 x float]* %A_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_4_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %A_5_addr_2 = getelementptr [16 x float]* %A_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_5_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %A_6_addr_2 = getelementptr [16 x float]* %A_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_6_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %A_7_addr_2 = getelementptr [16 x float]* %A_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_7_addr_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %A_8_addr_2 = getelementptr [16 x float]* %A_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_8_addr_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %A_9_addr_2 = getelementptr [16 x float]* %A_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_9_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %A_10_addr_2 = getelementptr [16 x float]* %A_10, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_10_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %A_11_addr_2 = getelementptr [16 x float]* %A_11, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_11_addr_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %A_12_addr_2 = getelementptr [16 x float]* %A_12, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_12_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %A_13_addr_2 = getelementptr [16 x float]* %A_13, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_13_addr_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %A_14_addr_2 = getelementptr [16 x float]* %A_14, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_14_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %A_15_addr_2 = getelementptr [16 x float]* %A_15, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_15_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %A_0_addr_3 = getelementptr [16 x float]* %A_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_0_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %A_1_addr_3 = getelementptr [16 x float]* %A_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_1_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %A_2_addr_3 = getelementptr [16 x float]* %A_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_2_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %A_3_addr_3 = getelementptr [16 x float]* %A_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_3_addr_3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %A_4_addr_3 = getelementptr [16 x float]* %A_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_4_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %A_5_addr_3 = getelementptr [16 x float]* %A_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_5_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %A_6_addr_3 = getelementptr [16 x float]* %A_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_6_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %A_7_addr_3 = getelementptr [16 x float]* %A_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_7_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %A_8_addr_3 = getelementptr [16 x float]* %A_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_8_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %A_9_addr_3 = getelementptr [16 x float]* %A_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_9_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %A_10_addr_3 = getelementptr [16 x float]* %A_10, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_10_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %A_11_addr_3 = getelementptr [16 x float]* %A_11, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_11_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %A_12_addr_3 = getelementptr [16 x float]* %A_12, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_12_addr_3"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %A_13_addr_3 = getelementptr [16 x float]* %A_13, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_13_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %A_14_addr_3 = getelementptr [16 x float]* %A_14, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_14_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %A_15_addr_3 = getelementptr [16 x float]* %A_15, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_15_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %A_0_addr_4 = getelementptr [16 x float]* %A_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_0_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %A_1_addr_4 = getelementptr [16 x float]* %A_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_1_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %A_2_addr_4 = getelementptr [16 x float]* %A_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_2_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %A_3_addr_4 = getelementptr [16 x float]* %A_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_3_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %A_4_addr_4 = getelementptr [16 x float]* %A_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_4_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %A_5_addr_4 = getelementptr [16 x float]* %A_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_5_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %A_6_addr_4 = getelementptr [16 x float]* %A_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_6_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %A_7_addr_4 = getelementptr [16 x float]* %A_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_7_addr_4"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %A_8_addr_4 = getelementptr [16 x float]* %A_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_8_addr_4"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %A_9_addr_4 = getelementptr [16 x float]* %A_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_9_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %A_10_addr_4 = getelementptr [16 x float]* %A_10, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_10_addr_4"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %A_11_addr_4 = getelementptr [16 x float]* %A_11, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_11_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %A_12_addr_4 = getelementptr [16 x float]* %A_12, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_12_addr_4"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %A_13_addr_4 = getelementptr [16 x float]* %A_13, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_13_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %A_14_addr_4 = getelementptr [16 x float]* %A_14, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_14_addr_4"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %A_15_addr_4 = getelementptr [16 x float]* %A_15, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_15_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %A_0_addr_5 = getelementptr [16 x float]* %A_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_0_addr_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %A_1_addr_5 = getelementptr [16 x float]* %A_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_1_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %A_2_addr_5 = getelementptr [16 x float]* %A_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_2_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %A_3_addr_5 = getelementptr [16 x float]* %A_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_3_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %A_4_addr_5 = getelementptr [16 x float]* %A_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_4_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %A_5_addr_5 = getelementptr [16 x float]* %A_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_5_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %A_6_addr_5 = getelementptr [16 x float]* %A_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_6_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %A_7_addr_5 = getelementptr [16 x float]* %A_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_7_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %A_8_addr_5 = getelementptr [16 x float]* %A_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_8_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %A_9_addr_5 = getelementptr [16 x float]* %A_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_9_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %A_10_addr_5 = getelementptr [16 x float]* %A_10, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_10_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %A_11_addr_5 = getelementptr [16 x float]* %A_11, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_11_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %A_12_addr_5 = getelementptr [16 x float]* %A_12, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_12_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %A_13_addr_5 = getelementptr [16 x float]* %A_13, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_13_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %A_14_addr_5 = getelementptr [16 x float]* %A_14, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_14_addr_5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %A_15_addr_5 = getelementptr [16 x float]* %A_15, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_15_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %A_0_addr_6 = getelementptr [16 x float]* %A_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_0_addr_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %A_1_addr_6 = getelementptr [16 x float]* %A_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_1_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %A_2_addr_6 = getelementptr [16 x float]* %A_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_2_addr_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %A_3_addr_6 = getelementptr [16 x float]* %A_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_3_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %A_4_addr_6 = getelementptr [16 x float]* %A_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_4_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %A_5_addr_6 = getelementptr [16 x float]* %A_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_5_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %A_6_addr_6 = getelementptr [16 x float]* %A_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_6_addr_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %A_7_addr_6 = getelementptr [16 x float]* %A_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_7_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %A_8_addr_6 = getelementptr [16 x float]* %A_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_8_addr_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %A_9_addr_6 = getelementptr [16 x float]* %A_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_9_addr_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %A_10_addr_6 = getelementptr [16 x float]* %A_10, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_10_addr_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %A_11_addr_6 = getelementptr [16 x float]* %A_11, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_11_addr_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %A_12_addr_6 = getelementptr [16 x float]* %A_12, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_12_addr_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %A_13_addr_6 = getelementptr [16 x float]* %A_13, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_13_addr_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %A_14_addr_6 = getelementptr [16 x float]* %A_14, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_14_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %A_15_addr_6 = getelementptr [16 x float]* %A_15, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_15_addr_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %A_0_addr_7 = getelementptr [16 x float]* %A_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_0_addr_7"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %A_1_addr_7 = getelementptr [16 x float]* %A_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_1_addr_7"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %A_2_addr_7 = getelementptr [16 x float]* %A_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_2_addr_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %A_3_addr_7 = getelementptr [16 x float]* %A_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_3_addr_7"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %A_4_addr_7 = getelementptr [16 x float]* %A_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_4_addr_7"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %A_5_addr_7 = getelementptr [16 x float]* %A_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_5_addr_7"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %A_6_addr_7 = getelementptr [16 x float]* %A_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_6_addr_7"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %A_7_addr_7 = getelementptr [16 x float]* %A_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_7_addr_7"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %A_8_addr_7 = getelementptr [16 x float]* %A_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_8_addr_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %A_9_addr_7 = getelementptr [16 x float]* %A_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_9_addr_7"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %A_10_addr_7 = getelementptr [16 x float]* %A_10, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_10_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %A_11_addr_7 = getelementptr [16 x float]* %A_11, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_11_addr_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %A_12_addr_7 = getelementptr [16 x float]* %A_12, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_12_addr_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %A_13_addr_7 = getelementptr [16 x float]* %A_13, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_13_addr_7"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %A_14_addr_7 = getelementptr [16 x float]* %A_14, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_14_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %A_15_addr_7 = getelementptr [16 x float]* %A_15, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_15_addr_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %A_0_addr_8 = getelementptr [16 x float]* %A_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_0_addr_8"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %A_1_addr_8 = getelementptr [16 x float]* %A_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_1_addr_8"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %A_2_addr_8 = getelementptr [16 x float]* %A_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_2_addr_8"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %A_3_addr_8 = getelementptr [16 x float]* %A_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_3_addr_8"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %A_4_addr_8 = getelementptr [16 x float]* %A_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_4_addr_8"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %A_5_addr_8 = getelementptr [16 x float]* %A_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_5_addr_8"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %A_6_addr_8 = getelementptr [16 x float]* %A_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_6_addr_8"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %A_7_addr_8 = getelementptr [16 x float]* %A_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_7_addr_8"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %A_8_addr_8 = getelementptr [16 x float]* %A_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_8_addr_8"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %A_9_addr_8 = getelementptr [16 x float]* %A_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_9_addr_8"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %A_10_addr_8 = getelementptr [16 x float]* %A_10, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_10_addr_8"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %A_11_addr_8 = getelementptr [16 x float]* %A_11, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_11_addr_8"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %A_12_addr_8 = getelementptr [16 x float]* %A_12, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_12_addr_8"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %A_13_addr_8 = getelementptr [16 x float]* %A_13, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_13_addr_8"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %A_14_addr_8 = getelementptr [16 x float]* %A_14, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_14_addr_8"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %A_15_addr_8 = getelementptr [16 x float]* %A_15, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_15_addr_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %A_0_addr_9 = getelementptr [16 x float]* %A_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_0_addr_9"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %A_1_addr_9 = getelementptr [16 x float]* %A_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_1_addr_9"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %A_2_addr_9 = getelementptr [16 x float]* %A_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_2_addr_9"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %A_3_addr_9 = getelementptr [16 x float]* %A_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_3_addr_9"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %A_4_addr_9 = getelementptr [16 x float]* %A_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_4_addr_9"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %A_5_addr_9 = getelementptr [16 x float]* %A_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_5_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %A_6_addr_9 = getelementptr [16 x float]* %A_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_6_addr_9"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %A_7_addr_9 = getelementptr [16 x float]* %A_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_7_addr_9"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %A_8_addr_9 = getelementptr [16 x float]* %A_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_8_addr_9"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %A_9_addr_9 = getelementptr [16 x float]* %A_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_9_addr_9"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %A_10_addr_9 = getelementptr [16 x float]* %A_10, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_10_addr_9"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %A_11_addr_9 = getelementptr [16 x float]* %A_11, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_11_addr_9"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %A_12_addr_9 = getelementptr [16 x float]* %A_12, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_12_addr_9"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %A_13_addr_9 = getelementptr [16 x float]* %A_13, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_13_addr_9"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %A_14_addr_9 = getelementptr [16 x float]* %A_14, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_14_addr_9"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %A_15_addr_9 = getelementptr [16 x float]* %A_15, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_15_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %A_0_addr_10 = getelementptr [16 x float]* %A_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_0_addr_10"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %A_1_addr_10 = getelementptr [16 x float]* %A_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_1_addr_10"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %A_2_addr_10 = getelementptr [16 x float]* %A_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_2_addr_10"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %A_3_addr_10 = getelementptr [16 x float]* %A_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_3_addr_10"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %A_4_addr_10 = getelementptr [16 x float]* %A_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_4_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %A_5_addr_10 = getelementptr [16 x float]* %A_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_5_addr_10"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %A_6_addr_10 = getelementptr [16 x float]* %A_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_6_addr_10"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %A_7_addr_10 = getelementptr [16 x float]* %A_7, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_7_addr_10"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %A_8_addr_10 = getelementptr [16 x float]* %A_8, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_8_addr_10"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %A_9_addr_10 = getelementptr [16 x float]* %A_9, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_9_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %A_10_addr_10 = getelementptr [16 x float]* %A_10, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_10_addr_10"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %A_11_addr_10 = getelementptr [16 x float]* %A_11, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_11_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %A_12_addr_10 = getelementptr [16 x float]* %A_12, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_12_addr_10"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %A_13_addr_10 = getelementptr [16 x float]* %A_13, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_13_addr_10"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %A_14_addr_10 = getelementptr [16 x float]* %A_14, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_14_addr_10"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %A_15_addr_10 = getelementptr [16 x float]* %A_15, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_15_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %A_0_addr_11 = getelementptr [16 x float]* %A_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_0_addr_11"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %A_1_addr_11 = getelementptr [16 x float]* %A_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_1_addr_11"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %A_2_addr_11 = getelementptr [16 x float]* %A_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_2_addr_11"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %A_3_addr_11 = getelementptr [16 x float]* %A_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_3_addr_11"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %A_4_addr_11 = getelementptr [16 x float]* %A_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_4_addr_11"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %A_5_addr_11 = getelementptr [16 x float]* %A_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_5_addr_11"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %A_6_addr_11 = getelementptr [16 x float]* %A_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_6_addr_11"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %A_7_addr_11 = getelementptr [16 x float]* %A_7, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_7_addr_11"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %A_8_addr_11 = getelementptr [16 x float]* %A_8, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_8_addr_11"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %A_9_addr_11 = getelementptr [16 x float]* %A_9, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_9_addr_11"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %A_10_addr_11 = getelementptr [16 x float]* %A_10, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_10_addr_11"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %A_11_addr_11 = getelementptr [16 x float]* %A_11, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_11_addr_11"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %A_12_addr_11 = getelementptr [16 x float]* %A_12, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_12_addr_11"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %A_13_addr_11 = getelementptr [16 x float]* %A_13, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_13_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %A_14_addr_11 = getelementptr [16 x float]* %A_14, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_14_addr_11"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %A_15_addr_11 = getelementptr [16 x float]* %A_15, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_15_addr_11"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %A_0_addr_12 = getelementptr [16 x float]* %A_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_0_addr_12"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %A_1_addr_12 = getelementptr [16 x float]* %A_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_1_addr_12"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %A_2_addr_12 = getelementptr [16 x float]* %A_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_2_addr_12"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %A_3_addr_12 = getelementptr [16 x float]* %A_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_3_addr_12"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %A_4_addr_12 = getelementptr [16 x float]* %A_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_4_addr_12"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %A_5_addr_12 = getelementptr [16 x float]* %A_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_5_addr_12"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %A_6_addr_12 = getelementptr [16 x float]* %A_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_6_addr_12"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %A_7_addr_12 = getelementptr [16 x float]* %A_7, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_7_addr_12"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %A_8_addr_12 = getelementptr [16 x float]* %A_8, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_8_addr_12"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %A_9_addr_12 = getelementptr [16 x float]* %A_9, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_9_addr_12"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %A_10_addr_12 = getelementptr [16 x float]* %A_10, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_10_addr_12"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %A_11_addr_12 = getelementptr [16 x float]* %A_11, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_11_addr_12"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %A_12_addr_12 = getelementptr [16 x float]* %A_12, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_12_addr_12"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %A_13_addr_12 = getelementptr [16 x float]* %A_13, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_13_addr_12"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %A_14_addr_12 = getelementptr [16 x float]* %A_14, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_14_addr_12"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %A_15_addr_12 = getelementptr [16 x float]* %A_15, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_15_addr_12"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %A_0_addr_13 = getelementptr [16 x float]* %A_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_0_addr_13"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %A_1_addr_13 = getelementptr [16 x float]* %A_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_1_addr_13"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %A_2_addr_13 = getelementptr [16 x float]* %A_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_2_addr_13"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %A_3_addr_13 = getelementptr [16 x float]* %A_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_3_addr_13"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %A_4_addr_13 = getelementptr [16 x float]* %A_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_4_addr_13"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %A_5_addr_13 = getelementptr [16 x float]* %A_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_5_addr_13"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %A_6_addr_13 = getelementptr [16 x float]* %A_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_6_addr_13"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %A_7_addr_13 = getelementptr [16 x float]* %A_7, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_7_addr_13"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %A_8_addr_13 = getelementptr [16 x float]* %A_8, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_8_addr_13"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %A_9_addr_13 = getelementptr [16 x float]* %A_9, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_9_addr_13"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %A_10_addr_13 = getelementptr [16 x float]* %A_10, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_10_addr_13"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219  %A_11_addr_13 = getelementptr [16 x float]* %A_11, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_11_addr_13"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %A_12_addr_13 = getelementptr [16 x float]* %A_12, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_12_addr_13"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %A_13_addr_13 = getelementptr [16 x float]* %A_13, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_13_addr_13"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %A_14_addr_13 = getelementptr [16 x float]* %A_14, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_14_addr_13"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %A_15_addr_13 = getelementptr [16 x float]* %A_15, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_15_addr_13"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %A_0_addr_14 = getelementptr [16 x float]* %A_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_0_addr_14"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225  %A_1_addr_14 = getelementptr [16 x float]* %A_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_1_addr_14"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %A_2_addr_14 = getelementptr [16 x float]* %A_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_2_addr_14"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %A_3_addr_14 = getelementptr [16 x float]* %A_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_3_addr_14"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228  %A_4_addr_14 = getelementptr [16 x float]* %A_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_4_addr_14"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %A_5_addr_14 = getelementptr [16 x float]* %A_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_5_addr_14"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %A_6_addr_14 = getelementptr [16 x float]* %A_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_6_addr_14"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231  %A_7_addr_14 = getelementptr [16 x float]* %A_7, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_7_addr_14"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %A_8_addr_14 = getelementptr [16 x float]* %A_8, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_8_addr_14"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233  %A_9_addr_14 = getelementptr [16 x float]* %A_9, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_9_addr_14"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %A_10_addr_14 = getelementptr [16 x float]* %A_10, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_10_addr_14"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %A_11_addr_14 = getelementptr [16 x float]* %A_11, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_11_addr_14"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %A_12_addr_14 = getelementptr [16 x float]* %A_12, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_12_addr_14"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %A_13_addr_14 = getelementptr [16 x float]* %A_13, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_13_addr_14"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %A_14_addr_14 = getelementptr [16 x float]* %A_14, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_14_addr_14"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %A_15_addr_14 = getelementptr [16 x float]* %A_15, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_15_addr_14"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240  %A_0_addr_15 = getelementptr [16 x float]* %A_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_0_addr_15"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %A_1_addr_15 = getelementptr [16 x float]* %A_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_1_addr_15"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %A_2_addr_15 = getelementptr [16 x float]* %A_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_2_addr_15"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %A_3_addr_15 = getelementptr [16 x float]* %A_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_3_addr_15"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %A_4_addr_15 = getelementptr [16 x float]* %A_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_4_addr_15"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %A_5_addr_15 = getelementptr [16 x float]* %A_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_5_addr_15"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %A_6_addr_15 = getelementptr [16 x float]* %A_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_6_addr_15"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %A_7_addr_15 = getelementptr [16 x float]* %A_7, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_7_addr_15"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %A_8_addr_15 = getelementptr [16 x float]* %A_8, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_8_addr_15"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %A_9_addr_15 = getelementptr [16 x float]* %A_9, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_9_addr_15"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %A_10_addr_15 = getelementptr [16 x float]* %A_10, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_10_addr_15"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %A_11_addr_15 = getelementptr [16 x float]* %A_11, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_11_addr_15"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %A_12_addr_15 = getelementptr [16 x float]* %A_12, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_12_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %A_13_addr_15 = getelementptr [16 x float]* %A_13, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_13_addr_15"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %A_14_addr_15 = getelementptr [16 x float]* %A_14, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_14_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %A_15_addr_15 = getelementptr [16 x float]* %A_15, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_15_addr_15"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:256  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %loop_1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln5 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln5, label %2, label %loop_1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="5">
<![CDATA[
loop_1:3  %zext_ln9 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="5">
<![CDATA[
loop_1:4  %trunc_ln9 = trunc i5 %i_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
loop_1:5  %A_0_load = load float* %A_0_addr, align 4

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
loop_1:6  %A_1_load = load float* %A_1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="4">
<![CDATA[
loop_1:7  %A_2_load = load float* %A_2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="4">
<![CDATA[
loop_1:8  %A_3_load = load float* %A_3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
loop_1:9  %A_4_load = load float* %A_4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
loop_1:10  %A_5_load = load float* %A_5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
loop_1:11  %A_6_load = load float* %A_6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="4">
<![CDATA[
loop_1:12  %A_7_load = load float* %A_7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="4">
<![CDATA[
loop_1:13  %A_8_load = load float* %A_8_addr, align 4

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
loop_1:14  %A_9_load = load float* %A_9_addr, align 4

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
loop_1:15  %A_10_load = load float* %A_10_addr, align 4

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
loop_1:16  %A_11_load = load float* %A_11_addr, align 4

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
loop_1:17  %A_12_load = load float* %A_12_addr, align 4

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
loop_1:18  %A_13_load = load float* %A_13_addr, align 4

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
loop_1:19  %A_14_load = load float* %A_14_addr, align 4

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
loop_1:20  %A_15_load = load float* %A_15_addr, align 4

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:22  %B_0_addr = getelementptr [16 x float]* %B_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_0_addr"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
loop_1:23  %B_0_load = load float* %B_0_addr, align 4

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
loop_1:26  %A_0_load_1 = load float* %A_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
loop_1:27  %A_1_load_1 = load float* %A_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
loop_1:28  %A_2_load_1 = load float* %A_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
loop_1:29  %A_3_load_1 = load float* %A_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
loop_1:30  %A_4_load_1 = load float* %A_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
loop_1:31  %A_5_load_1 = load float* %A_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
loop_1:32  %A_6_load_1 = load float* %A_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
loop_1:33  %A_7_load_1 = load float* %A_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
loop_1:34  %A_8_load_1 = load float* %A_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_1"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
loop_1:35  %A_9_load_1 = load float* %A_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_1"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
loop_1:36  %A_10_load_1 = load float* %A_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_1"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
loop_1:37  %A_11_load_1 = load float* %A_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_1"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
loop_1:38  %A_12_load_1 = load float* %A_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_1"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
loop_1:39  %A_13_load_1 = load float* %A_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_1"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
loop_1:40  %A_14_load_1 = load float* %A_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_1"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
loop_1:41  %A_15_load_1 = load float* %A_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_1"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:43  %B_1_addr = getelementptr [16 x float]* %B_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
loop_1:44  %B_1_load = load float* %B_1_addr, align 4

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:64  %B_2_addr = getelementptr [16 x float]* %B_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
loop_1:65  %B_2_load = load float* %B_2_addr, align 4

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:85  %B_3_addr = getelementptr [16 x float]* %B_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="4">
<![CDATA[
loop_1:86  %B_3_load = load float* %B_3_addr, align 4

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:106  %B_4_addr = getelementptr [16 x float]* %B_4, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_4_addr"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
loop_1:107  %B_4_load = load float* %B_4_addr, align 4

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:127  %B_5_addr = getelementptr [16 x float]* %B_5, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_5_addr"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
loop_1:128  %B_5_load = load float* %B_5_addr, align 4

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:148  %B_6_addr = getelementptr [16 x float]* %B_6, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_6_addr"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
loop_1:149  %B_6_load = load float* %B_6_addr, align 4

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:169  %B_7_addr = getelementptr [16 x float]* %B_7, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_7_addr"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
loop_1:170  %B_7_load = load float* %B_7_addr, align 4

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:190  %B_8_addr = getelementptr [16 x float]* %B_8, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_8_addr"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
loop_1:191  %B_8_load = load float* %B_8_addr, align 4

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:211  %B_9_addr = getelementptr [16 x float]* %B_9, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_9_addr"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
loop_1:212  %B_9_load = load float* %B_9_addr, align 4

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:232  %B_10_addr = getelementptr [16 x float]* %B_10, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_10_addr"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
loop_1:233  %B_10_load = load float* %B_10_addr, align 4

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:253  %B_11_addr = getelementptr [16 x float]* %B_11, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_11_addr"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="4">
<![CDATA[
loop_1:254  %B_11_load = load float* %B_11_addr, align 4

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:274  %B_12_addr = getelementptr [16 x float]* %B_12, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_12_addr"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="4">
<![CDATA[
loop_1:275  %B_12_load = load float* %B_12_addr, align 4

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:295  %B_13_addr = getelementptr [16 x float]* %B_13, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_13_addr"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="4">
<![CDATA[
loop_1:296  %B_13_load = load float* %B_13_addr, align 4

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:316  %B_14_addr = getelementptr [16 x float]* %B_14, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_14_addr"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="4">
<![CDATA[
loop_1:317  %B_14_load = load float* %B_14_addr, align 4

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:337  %B_15_addr = getelementptr [16 x float]* %B_15, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_15_addr"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="4">
<![CDATA[
loop_1:338  %B_15_load = load float* %B_15_addr, align 4

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="402" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="4">
<![CDATA[
loop_1:5  %A_0_load = load float* %A_0_addr, align 4

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="4">
<![CDATA[
loop_1:6  %A_1_load = load float* %A_1_addr, align 4

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="4">
<![CDATA[
loop_1:7  %A_2_load = load float* %A_2_addr, align 4

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="4">
<![CDATA[
loop_1:8  %A_3_load = load float* %A_3_addr, align 4

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="4">
<![CDATA[
loop_1:9  %A_4_load = load float* %A_4_addr, align 4

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="4">
<![CDATA[
loop_1:10  %A_5_load = load float* %A_5_addr, align 4

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="4">
<![CDATA[
loop_1:11  %A_6_load = load float* %A_6_addr, align 4

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="4">
<![CDATA[
loop_1:12  %A_7_load = load float* %A_7_addr, align 4

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="4">
<![CDATA[
loop_1:13  %A_8_load = load float* %A_8_addr, align 4

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="4">
<![CDATA[
loop_1:14  %A_9_load = load float* %A_9_addr, align 4

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="4">
<![CDATA[
loop_1:15  %A_10_load = load float* %A_10_addr, align 4

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="4">
<![CDATA[
loop_1:16  %A_11_load = load float* %A_11_addr, align 4

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
loop_1:17  %A_12_load = load float* %A_12_addr, align 4

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
loop_1:18  %A_13_load = load float* %A_13_addr, align 4

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="4">
<![CDATA[
loop_1:19  %A_14_load = load float* %A_14_addr, align 4

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="4">
<![CDATA[
loop_1:20  %A_15_load = load float* %A_15_addr, align 4

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:21  %tmp_15 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, float %A_8_load, float %A_9_load, float %A_10_load, float %A_11_load, float %A_12_load, float %A_13_load, float %A_14_load, float %A_15_load, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="4">
<![CDATA[
loop_1:23  %B_0_load = load float* %B_0_addr, align 4

]]></Node>
<StgValue><ssdm name="B_0_load"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="4">
<![CDATA[
loop_1:26  %A_0_load_1 = load float* %A_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_1"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="4">
<![CDATA[
loop_1:27  %A_1_load_1 = load float* %A_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="4">
<![CDATA[
loop_1:28  %A_2_load_1 = load float* %A_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="4">
<![CDATA[
loop_1:29  %A_3_load_1 = load float* %A_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="4">
<![CDATA[
loop_1:30  %A_4_load_1 = load float* %A_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_1"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="4">
<![CDATA[
loop_1:31  %A_5_load_1 = load float* %A_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_1"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="4">
<![CDATA[
loop_1:32  %A_6_load_1 = load float* %A_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_1"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="4">
<![CDATA[
loop_1:33  %A_7_load_1 = load float* %A_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_1"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="4">
<![CDATA[
loop_1:34  %A_8_load_1 = load float* %A_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_1"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
loop_1:35  %A_9_load_1 = load float* %A_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_1"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="4">
<![CDATA[
loop_1:36  %A_10_load_1 = load float* %A_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_1"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
loop_1:37  %A_11_load_1 = load float* %A_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_1"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="4">
<![CDATA[
loop_1:38  %A_12_load_1 = load float* %A_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_1"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
loop_1:39  %A_13_load_1 = load float* %A_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_1"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="4">
<![CDATA[
loop_1:40  %A_14_load_1 = load float* %A_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_1"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="4">
<![CDATA[
loop_1:41  %A_15_load_1 = load float* %A_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_1"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:42  %tmp_16 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_1, float %A_1_load_1, float %A_2_load_1, float %A_3_load_1, float %A_4_load_1, float %A_5_load_1, float %A_6_load_1, float %A_7_load_1, float %A_8_load_1, float %A_9_load_1, float %A_10_load_1, float %A_11_load_1, float %A_12_load_1, float %A_13_load_1, float %A_14_load_1, float %A_15_load_1, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="4">
<![CDATA[
loop_1:44  %B_1_load = load float* %B_1_addr, align 4

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="4">
<![CDATA[
loop_1:47  %A_0_load_2 = load float* %A_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="4">
<![CDATA[
loop_1:48  %A_1_load_2 = load float* %A_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
loop_1:49  %A_2_load_2 = load float* %A_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
loop_1:50  %A_3_load_2 = load float* %A_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
loop_1:51  %A_4_load_2 = load float* %A_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="4">
<![CDATA[
loop_1:52  %A_5_load_2 = load float* %A_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
loop_1:53  %A_6_load_2 = load float* %A_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
loop_1:54  %A_7_load_2 = load float* %A_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
loop_1:55  %A_8_load_2 = load float* %A_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_2"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="4">
<![CDATA[
loop_1:56  %A_9_load_2 = load float* %A_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_2"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="4">
<![CDATA[
loop_1:57  %A_10_load_2 = load float* %A_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_2"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="4">
<![CDATA[
loop_1:58  %A_11_load_2 = load float* %A_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_2"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="4">
<![CDATA[
loop_1:59  %A_12_load_2 = load float* %A_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_2"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
loop_1:60  %A_13_load_2 = load float* %A_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_2"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
loop_1:61  %A_14_load_2 = load float* %A_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_2"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
loop_1:62  %A_15_load_2 = load float* %A_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_2"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="4">
<![CDATA[
loop_1:65  %B_2_load = load float* %B_2_addr, align 4

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
loop_1:68  %A_0_load_3 = load float* %A_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
loop_1:69  %A_1_load_3 = load float* %A_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="4">
<![CDATA[
loop_1:70  %A_2_load_3 = load float* %A_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
loop_1:71  %A_3_load_3 = load float* %A_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
loop_1:72  %A_4_load_3 = load float* %A_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
loop_1:73  %A_5_load_3 = load float* %A_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
loop_1:74  %A_6_load_3 = load float* %A_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
loop_1:75  %A_7_load_3 = load float* %A_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="4">
<![CDATA[
loop_1:76  %A_8_load_3 = load float* %A_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_3"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
loop_1:77  %A_9_load_3 = load float* %A_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_3"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="4">
<![CDATA[
loop_1:78  %A_10_load_3 = load float* %A_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_3"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
loop_1:79  %A_11_load_3 = load float* %A_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_3"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
loop_1:80  %A_12_load_3 = load float* %A_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_3"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
loop_1:81  %A_13_load_3 = load float* %A_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_3"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
loop_1:82  %A_14_load_3 = load float* %A_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_3"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
loop_1:83  %A_15_load_3 = load float* %A_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_3"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="4">
<![CDATA[
loop_1:86  %B_3_load = load float* %B_3_addr, align 4

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="4">
<![CDATA[
loop_1:107  %B_4_load = load float* %B_4_addr, align 4

]]></Node>
<StgValue><ssdm name="B_4_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="4">
<![CDATA[
loop_1:128  %B_5_load = load float* %B_5_addr, align 4

]]></Node>
<StgValue><ssdm name="B_5_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="4">
<![CDATA[
loop_1:149  %B_6_load = load float* %B_6_addr, align 4

]]></Node>
<StgValue><ssdm name="B_6_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="4">
<![CDATA[
loop_1:170  %B_7_load = load float* %B_7_addr, align 4

]]></Node>
<StgValue><ssdm name="B_7_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="4">
<![CDATA[
loop_1:191  %B_8_load = load float* %B_8_addr, align 4

]]></Node>
<StgValue><ssdm name="B_8_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="4">
<![CDATA[
loop_1:212  %B_9_load = load float* %B_9_addr, align 4

]]></Node>
<StgValue><ssdm name="B_9_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
loop_1:233  %B_10_load = load float* %B_10_addr, align 4

]]></Node>
<StgValue><ssdm name="B_10_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="4">
<![CDATA[
loop_1:254  %B_11_load = load float* %B_11_addr, align 4

]]></Node>
<StgValue><ssdm name="B_11_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="4">
<![CDATA[
loop_1:275  %B_12_load = load float* %B_12_addr, align 4

]]></Node>
<StgValue><ssdm name="B_12_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="4">
<![CDATA[
loop_1:296  %B_13_load = load float* %B_13_addr, align 4

]]></Node>
<StgValue><ssdm name="B_13_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="4">
<![CDATA[
loop_1:317  %B_14_load = load float* %B_14_addr, align 4

]]></Node>
<StgValue><ssdm name="B_14_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="4">
<![CDATA[
loop_1:338  %B_15_load = load float* %B_15_addr, align 4

]]></Node>
<StgValue><ssdm name="B_15_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="484" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:24  %tmp1 = fmul float %tmp_15, %B_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:45  %tmp_1 = fmul float %tmp_16, %B_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="4">
<![CDATA[
loop_1:47  %A_0_load_2 = load float* %A_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_2"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="4">
<![CDATA[
loop_1:48  %A_1_load_2 = load float* %A_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_2"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="4">
<![CDATA[
loop_1:49  %A_2_load_2 = load float* %A_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_2"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="4">
<![CDATA[
loop_1:50  %A_3_load_2 = load float* %A_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_2"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="4">
<![CDATA[
loop_1:51  %A_4_load_2 = load float* %A_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_2"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="4">
<![CDATA[
loop_1:52  %A_5_load_2 = load float* %A_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_2"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="4">
<![CDATA[
loop_1:53  %A_6_load_2 = load float* %A_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_2"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="4">
<![CDATA[
loop_1:54  %A_7_load_2 = load float* %A_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_2"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="4">
<![CDATA[
loop_1:55  %A_8_load_2 = load float* %A_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_2"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="4">
<![CDATA[
loop_1:56  %A_9_load_2 = load float* %A_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_2"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="4">
<![CDATA[
loop_1:57  %A_10_load_2 = load float* %A_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_2"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="4">
<![CDATA[
loop_1:58  %A_11_load_2 = load float* %A_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_2"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="4">
<![CDATA[
loop_1:59  %A_12_load_2 = load float* %A_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_2"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="4">
<![CDATA[
loop_1:60  %A_13_load_2 = load float* %A_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_2"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="4">
<![CDATA[
loop_1:61  %A_14_load_2 = load float* %A_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_2"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="4">
<![CDATA[
loop_1:62  %A_15_load_2 = load float* %A_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_2"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:63  %tmp_17 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_2, float %A_1_load_2, float %A_2_load_2, float %A_3_load_2, float %A_4_load_2, float %A_5_load_2, float %A_6_load_2, float %A_7_load_2, float %A_8_load_2, float %A_9_load_2, float %A_10_load_2, float %A_11_load_2, float %A_12_load_2, float %A_13_load_2, float %A_14_load_2, float %A_15_load_2, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="4">
<![CDATA[
loop_1:68  %A_0_load_3 = load float* %A_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_3"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="4">
<![CDATA[
loop_1:69  %A_1_load_3 = load float* %A_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_3"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="4">
<![CDATA[
loop_1:70  %A_2_load_3 = load float* %A_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_3"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="4">
<![CDATA[
loop_1:71  %A_3_load_3 = load float* %A_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_3"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="4">
<![CDATA[
loop_1:72  %A_4_load_3 = load float* %A_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_3"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="4">
<![CDATA[
loop_1:73  %A_5_load_3 = load float* %A_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_3"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="4">
<![CDATA[
loop_1:74  %A_6_load_3 = load float* %A_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_3"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="4">
<![CDATA[
loop_1:75  %A_7_load_3 = load float* %A_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_3"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="4">
<![CDATA[
loop_1:76  %A_8_load_3 = load float* %A_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_3"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="4">
<![CDATA[
loop_1:77  %A_9_load_3 = load float* %A_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_3"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="4">
<![CDATA[
loop_1:78  %A_10_load_3 = load float* %A_10_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_3"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="4">
<![CDATA[
loop_1:79  %A_11_load_3 = load float* %A_11_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_3"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="4">
<![CDATA[
loop_1:80  %A_12_load_3 = load float* %A_12_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_3"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="4">
<![CDATA[
loop_1:81  %A_13_load_3 = load float* %A_13_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_3"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
loop_1:82  %A_14_load_3 = load float* %A_14_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_3"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="4">
<![CDATA[
loop_1:83  %A_15_load_3 = load float* %A_15_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_3"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:84  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_3, float %A_1_load_3, float %A_2_load_3, float %A_3_load_3, float %A_4_load_3, float %A_5_load_3, float %A_6_load_3, float %A_7_load_3, float %A_8_load_3, float %A_9_load_3, float %A_10_load_3, float %A_11_load_3, float %A_12_load_3, float %A_13_load_3, float %A_14_load_3, float %A_15_load_3, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
loop_1:89  %A_0_load_4 = load float* %A_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="4">
<![CDATA[
loop_1:90  %A_1_load_4 = load float* %A_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
loop_1:91  %A_2_load_4 = load float* %A_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
loop_1:92  %A_3_load_4 = load float* %A_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="4">
<![CDATA[
loop_1:93  %A_4_load_4 = load float* %A_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
loop_1:94  %A_5_load_4 = load float* %A_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="4">
<![CDATA[
loop_1:95  %A_6_load_4 = load float* %A_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="4">
<![CDATA[
loop_1:96  %A_7_load_4 = load float* %A_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="4">
<![CDATA[
loop_1:97  %A_8_load_4 = load float* %A_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_4"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4">
<![CDATA[
loop_1:98  %A_9_load_4 = load float* %A_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_4"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="4">
<![CDATA[
loop_1:99  %A_10_load_4 = load float* %A_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_4"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
loop_1:100  %A_11_load_4 = load float* %A_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_4"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="4">
<![CDATA[
loop_1:101  %A_12_load_4 = load float* %A_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_4"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="4">
<![CDATA[
loop_1:102  %A_13_load_4 = load float* %A_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_4"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="4">
<![CDATA[
loop_1:103  %A_14_load_4 = load float* %A_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_4"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="4">
<![CDATA[
loop_1:104  %A_15_load_4 = load float* %A_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_4"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
loop_1:110  %A_0_load_5 = load float* %A_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="4">
<![CDATA[
loop_1:111  %A_1_load_5 = load float* %A_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
loop_1:112  %A_2_load_5 = load float* %A_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4">
<![CDATA[
loop_1:113  %A_3_load_5 = load float* %A_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
loop_1:114  %A_4_load_5 = load float* %A_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="4">
<![CDATA[
loop_1:115  %A_5_load_5 = load float* %A_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="4">
<![CDATA[
loop_1:116  %A_6_load_5 = load float* %A_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="4">
<![CDATA[
loop_1:117  %A_7_load_5 = load float* %A_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="4">
<![CDATA[
loop_1:118  %A_8_load_5 = load float* %A_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_5"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="4">
<![CDATA[
loop_1:119  %A_9_load_5 = load float* %A_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_5"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
loop_1:120  %A_10_load_5 = load float* %A_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_5"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="4">
<![CDATA[
loop_1:121  %A_11_load_5 = load float* %A_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_5"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
loop_1:122  %A_12_load_5 = load float* %A_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_5"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4">
<![CDATA[
loop_1:123  %A_13_load_5 = load float* %A_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_5"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
loop_1:124  %A_14_load_5 = load float* %A_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_5"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="4">
<![CDATA[
loop_1:125  %A_15_load_5 = load float* %A_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="552" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:24  %tmp1 = fmul float %tmp_15, %B_0_load

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:45  %tmp_1 = fmul float %tmp_16, %B_1_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:66  %tmp_2 = fmul float %tmp_17, %B_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:87  %tmp_3 = fmul float %tmp_18, %B_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="4">
<![CDATA[
loop_1:89  %A_0_load_4 = load float* %A_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_4"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="4">
<![CDATA[
loop_1:90  %A_1_load_4 = load float* %A_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_4"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="4">
<![CDATA[
loop_1:91  %A_2_load_4 = load float* %A_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_4"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="4">
<![CDATA[
loop_1:92  %A_3_load_4 = load float* %A_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_4"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="4">
<![CDATA[
loop_1:93  %A_4_load_4 = load float* %A_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_4"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="4">
<![CDATA[
loop_1:94  %A_5_load_4 = load float* %A_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_4"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="4">
<![CDATA[
loop_1:95  %A_6_load_4 = load float* %A_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_4"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="4">
<![CDATA[
loop_1:96  %A_7_load_4 = load float* %A_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_4"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="4">
<![CDATA[
loop_1:97  %A_8_load_4 = load float* %A_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_4"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="4">
<![CDATA[
loop_1:98  %A_9_load_4 = load float* %A_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_4"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="4">
<![CDATA[
loop_1:99  %A_10_load_4 = load float* %A_10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_4"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="4">
<![CDATA[
loop_1:100  %A_11_load_4 = load float* %A_11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_4"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="4">
<![CDATA[
loop_1:101  %A_12_load_4 = load float* %A_12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_4"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="4">
<![CDATA[
loop_1:102  %A_13_load_4 = load float* %A_13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_4"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="4">
<![CDATA[
loop_1:103  %A_14_load_4 = load float* %A_14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_4"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="4">
<![CDATA[
loop_1:104  %A_15_load_4 = load float* %A_15_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_4"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:105  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_4, float %A_1_load_4, float %A_2_load_4, float %A_3_load_4, float %A_4_load_4, float %A_5_load_4, float %A_6_load_4, float %A_7_load_4, float %A_8_load_4, float %A_9_load_4, float %A_10_load_4, float %A_11_load_4, float %A_12_load_4, float %A_13_load_4, float %A_14_load_4, float %A_15_load_4, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="4">
<![CDATA[
loop_1:110  %A_0_load_5 = load float* %A_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_5"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="4">
<![CDATA[
loop_1:111  %A_1_load_5 = load float* %A_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_5"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="4">
<![CDATA[
loop_1:112  %A_2_load_5 = load float* %A_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_5"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="4">
<![CDATA[
loop_1:113  %A_3_load_5 = load float* %A_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_5"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="4">
<![CDATA[
loop_1:114  %A_4_load_5 = load float* %A_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_5"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="4">
<![CDATA[
loop_1:115  %A_5_load_5 = load float* %A_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_5"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="4">
<![CDATA[
loop_1:116  %A_6_load_5 = load float* %A_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_5"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="4">
<![CDATA[
loop_1:117  %A_7_load_5 = load float* %A_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_5"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="4">
<![CDATA[
loop_1:118  %A_8_load_5 = load float* %A_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_5"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="4">
<![CDATA[
loop_1:119  %A_9_load_5 = load float* %A_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_5"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="4">
<![CDATA[
loop_1:120  %A_10_load_5 = load float* %A_10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_5"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="4">
<![CDATA[
loop_1:121  %A_11_load_5 = load float* %A_11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_5"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="4">
<![CDATA[
loop_1:122  %A_12_load_5 = load float* %A_12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_5"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="4">
<![CDATA[
loop_1:123  %A_13_load_5 = load float* %A_13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_5"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="4">
<![CDATA[
loop_1:124  %A_14_load_5 = load float* %A_14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_5"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="4">
<![CDATA[
loop_1:125  %A_15_load_5 = load float* %A_15_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_5"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:126  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_5, float %A_1_load_5, float %A_2_load_5, float %A_3_load_5, float %A_4_load_5, float %A_5_load_5, float %A_6_load_5, float %A_7_load_5, float %A_8_load_5, float %A_9_load_5, float %A_10_load_5, float %A_11_load_5, float %A_12_load_5, float %A_13_load_5, float %A_14_load_5, float %A_15_load_5, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="4">
<![CDATA[
loop_1:131  %A_0_load_6 = load float* %A_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
loop_1:132  %A_1_load_6 = load float* %A_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
loop_1:133  %A_2_load_6 = load float* %A_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
loop_1:134  %A_3_load_6 = load float* %A_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="4">
<![CDATA[
loop_1:135  %A_4_load_6 = load float* %A_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="4">
<![CDATA[
loop_1:136  %A_5_load_6 = load float* %A_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="4">
<![CDATA[
loop_1:137  %A_6_load_6 = load float* %A_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
loop_1:138  %A_7_load_6 = load float* %A_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="4">
<![CDATA[
loop_1:139  %A_8_load_6 = load float* %A_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_6"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
loop_1:140  %A_9_load_6 = load float* %A_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_6"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="4">
<![CDATA[
loop_1:141  %A_10_load_6 = load float* %A_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_6"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
loop_1:142  %A_11_load_6 = load float* %A_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_6"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="4">
<![CDATA[
loop_1:143  %A_12_load_6 = load float* %A_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_6"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="4">
<![CDATA[
loop_1:144  %A_13_load_6 = load float* %A_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_6"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="4">
<![CDATA[
loop_1:145  %A_14_load_6 = load float* %A_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_6"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
loop_1:146  %A_15_load_6 = load float* %A_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_6"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
loop_1:152  %A_0_load_7 = load float* %A_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
loop_1:153  %A_1_load_7 = load float* %A_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
loop_1:154  %A_2_load_7 = load float* %A_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="4">
<![CDATA[
loop_1:155  %A_3_load_7 = load float* %A_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="4">
<![CDATA[
loop_1:156  %A_4_load_7 = load float* %A_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="4">
<![CDATA[
loop_1:157  %A_5_load_7 = load float* %A_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="4">
<![CDATA[
loop_1:158  %A_6_load_7 = load float* %A_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="4">
<![CDATA[
loop_1:159  %A_7_load_7 = load float* %A_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
loop_1:160  %A_8_load_7 = load float* %A_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_7"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="4">
<![CDATA[
loop_1:161  %A_9_load_7 = load float* %A_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_7"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
loop_1:162  %A_10_load_7 = load float* %A_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_7"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="4">
<![CDATA[
loop_1:163  %A_11_load_7 = load float* %A_11_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_7"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
loop_1:164  %A_12_load_7 = load float* %A_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_7"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
loop_1:165  %A_13_load_7 = load float* %A_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_7"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
loop_1:166  %A_14_load_7 = load float* %A_14_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_7"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
loop_1:167  %A_15_load_7 = load float* %A_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="622" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:25  %res_s = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="res_s"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:66  %tmp_2 = fmul float %tmp_17, %B_2_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:87  %tmp_3 = fmul float %tmp_18, %B_3_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:108  %tmp_4 = fmul float %tmp_19, %B_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:129  %tmp_5 = fmul float %tmp_20, %B_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="4">
<![CDATA[
loop_1:131  %A_0_load_6 = load float* %A_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_6"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="4">
<![CDATA[
loop_1:132  %A_1_load_6 = load float* %A_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_6"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="4">
<![CDATA[
loop_1:133  %A_2_load_6 = load float* %A_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_6"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="4">
<![CDATA[
loop_1:134  %A_3_load_6 = load float* %A_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_6"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="4">
<![CDATA[
loop_1:135  %A_4_load_6 = load float* %A_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_6"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="4">
<![CDATA[
loop_1:136  %A_5_load_6 = load float* %A_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_6"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="4">
<![CDATA[
loop_1:137  %A_6_load_6 = load float* %A_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_6"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="4">
<![CDATA[
loop_1:138  %A_7_load_6 = load float* %A_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_6"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="4">
<![CDATA[
loop_1:139  %A_8_load_6 = load float* %A_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_6"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="4">
<![CDATA[
loop_1:140  %A_9_load_6 = load float* %A_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_6"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="4">
<![CDATA[
loop_1:141  %A_10_load_6 = load float* %A_10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_6"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="4">
<![CDATA[
loop_1:142  %A_11_load_6 = load float* %A_11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_6"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="4">
<![CDATA[
loop_1:143  %A_12_load_6 = load float* %A_12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_6"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="4">
<![CDATA[
loop_1:144  %A_13_load_6 = load float* %A_13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_6"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="4">
<![CDATA[
loop_1:145  %A_14_load_6 = load float* %A_14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_6"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="4">
<![CDATA[
loop_1:146  %A_15_load_6 = load float* %A_15_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_6"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:147  %tmp_21 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_6, float %A_1_load_6, float %A_2_load_6, float %A_3_load_6, float %A_4_load_6, float %A_5_load_6, float %A_6_load_6, float %A_7_load_6, float %A_8_load_6, float %A_9_load_6, float %A_10_load_6, float %A_11_load_6, float %A_12_load_6, float %A_13_load_6, float %A_14_load_6, float %A_15_load_6, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="4">
<![CDATA[
loop_1:152  %A_0_load_7 = load float* %A_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_7"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="4">
<![CDATA[
loop_1:153  %A_1_load_7 = load float* %A_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_7"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="4">
<![CDATA[
loop_1:154  %A_2_load_7 = load float* %A_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_7"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="4">
<![CDATA[
loop_1:155  %A_3_load_7 = load float* %A_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_7"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="4">
<![CDATA[
loop_1:156  %A_4_load_7 = load float* %A_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_7"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="4">
<![CDATA[
loop_1:157  %A_5_load_7 = load float* %A_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_7"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="4">
<![CDATA[
loop_1:158  %A_6_load_7 = load float* %A_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_7"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="4">
<![CDATA[
loop_1:159  %A_7_load_7 = load float* %A_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_7"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="4">
<![CDATA[
loop_1:160  %A_8_load_7 = load float* %A_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_7"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="4">
<![CDATA[
loop_1:161  %A_9_load_7 = load float* %A_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_7"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="4">
<![CDATA[
loop_1:162  %A_10_load_7 = load float* %A_10_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_7"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="4">
<![CDATA[
loop_1:163  %A_11_load_7 = load float* %A_11_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_7"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
loop_1:164  %A_12_load_7 = load float* %A_12_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_7"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
loop_1:165  %A_13_load_7 = load float* %A_13_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_7"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="4">
<![CDATA[
loop_1:166  %A_14_load_7 = load float* %A_14_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_7"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="4">
<![CDATA[
loop_1:167  %A_15_load_7 = load float* %A_15_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_7"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:168  %tmp_22 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_7, float %A_1_load_7, float %A_2_load_7, float %A_3_load_7, float %A_4_load_7, float %A_5_load_7, float %A_6_load_7, float %A_7_load_7, float %A_8_load_7, float %A_9_load_7, float %A_10_load_7, float %A_11_load_7, float %A_12_load_7, float %A_13_load_7, float %A_14_load_7, float %A_15_load_7, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
loop_1:173  %A_0_load_8 = load float* %A_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="4">
<![CDATA[
loop_1:174  %A_1_load_8 = load float* %A_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="4">
<![CDATA[
loop_1:175  %A_2_load_8 = load float* %A_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="4">
<![CDATA[
loop_1:176  %A_3_load_8 = load float* %A_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="4">
<![CDATA[
loop_1:177  %A_4_load_8 = load float* %A_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="4">
<![CDATA[
loop_1:178  %A_5_load_8 = load float* %A_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
loop_1:179  %A_6_load_8 = load float* %A_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
loop_1:180  %A_7_load_8 = load float* %A_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
loop_1:181  %A_8_load_8 = load float* %A_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_8"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="4">
<![CDATA[
loop_1:182  %A_9_load_8 = load float* %A_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_8"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
loop_1:183  %A_10_load_8 = load float* %A_10_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_8"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="4">
<![CDATA[
loop_1:184  %A_11_load_8 = load float* %A_11_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_8"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
loop_1:185  %A_12_load_8 = load float* %A_12_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_8"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
loop_1:186  %A_13_load_8 = load float* %A_13_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_8"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
loop_1:187  %A_14_load_8 = load float* %A_14_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_8"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
loop_1:188  %A_15_load_8 = load float* %A_15_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_8"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
loop_1:194  %A_0_load_9 = load float* %A_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="4">
<![CDATA[
loop_1:195  %A_1_load_9 = load float* %A_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="4">
<![CDATA[
loop_1:196  %A_2_load_9 = load float* %A_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="4">
<![CDATA[
loop_1:197  %A_3_load_9 = load float* %A_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
loop_1:198  %A_4_load_9 = load float* %A_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
loop_1:199  %A_5_load_9 = load float* %A_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
loop_1:200  %A_6_load_9 = load float* %A_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="4">
<![CDATA[
loop_1:201  %A_7_load_9 = load float* %A_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
loop_1:202  %A_8_load_9 = load float* %A_8_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_9"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
loop_1:203  %A_9_load_9 = load float* %A_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_9"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
loop_1:204  %A_10_load_9 = load float* %A_10_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_9"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
loop_1:205  %A_11_load_9 = load float* %A_11_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_9"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
loop_1:206  %A_12_load_9 = load float* %A_12_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_9"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
loop_1:207  %A_13_load_9 = load float* %A_13_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_9"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
loop_1:208  %A_14_load_9 = load float* %A_14_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_9"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
loop_1:209  %A_15_load_9 = load float* %A_15_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="693" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:25  %res_s = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="res_s"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:108  %tmp_4 = fmul float %tmp_19, %B_4_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:129  %tmp_5 = fmul float %tmp_20, %B_5_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:150  %tmp_6 = fmul float %tmp_21, %B_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:171  %tmp_7 = fmul float %tmp_22, %B_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="4">
<![CDATA[
loop_1:173  %A_0_load_8 = load float* %A_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_8"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="4">
<![CDATA[
loop_1:174  %A_1_load_8 = load float* %A_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_8"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="4">
<![CDATA[
loop_1:175  %A_2_load_8 = load float* %A_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_8"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="4">
<![CDATA[
loop_1:176  %A_3_load_8 = load float* %A_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_8"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="4">
<![CDATA[
loop_1:177  %A_4_load_8 = load float* %A_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_8"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="4">
<![CDATA[
loop_1:178  %A_5_load_8 = load float* %A_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_8"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="4">
<![CDATA[
loop_1:179  %A_6_load_8 = load float* %A_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_8"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="4">
<![CDATA[
loop_1:180  %A_7_load_8 = load float* %A_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_8"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="4">
<![CDATA[
loop_1:181  %A_8_load_8 = load float* %A_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_8"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="4">
<![CDATA[
loop_1:182  %A_9_load_8 = load float* %A_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_8"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
loop_1:183  %A_10_load_8 = load float* %A_10_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_8"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="4">
<![CDATA[
loop_1:184  %A_11_load_8 = load float* %A_11_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_8"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="4">
<![CDATA[
loop_1:185  %A_12_load_8 = load float* %A_12_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_8"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="4">
<![CDATA[
loop_1:186  %A_13_load_8 = load float* %A_13_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_8"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="4">
<![CDATA[
loop_1:187  %A_14_load_8 = load float* %A_14_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_8"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="4">
<![CDATA[
loop_1:188  %A_15_load_8 = load float* %A_15_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_8"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:189  %tmp_23 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_8, float %A_1_load_8, float %A_2_load_8, float %A_3_load_8, float %A_4_load_8, float %A_5_load_8, float %A_6_load_8, float %A_7_load_8, float %A_8_load_8, float %A_9_load_8, float %A_10_load_8, float %A_11_load_8, float %A_12_load_8, float %A_13_load_8, float %A_14_load_8, float %A_15_load_8, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="4">
<![CDATA[
loop_1:194  %A_0_load_9 = load float* %A_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_9"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="4">
<![CDATA[
loop_1:195  %A_1_load_9 = load float* %A_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_9"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="4">
<![CDATA[
loop_1:196  %A_2_load_9 = load float* %A_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_9"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="4">
<![CDATA[
loop_1:197  %A_3_load_9 = load float* %A_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_9"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="4">
<![CDATA[
loop_1:198  %A_4_load_9 = load float* %A_4_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_9"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="4">
<![CDATA[
loop_1:199  %A_5_load_9 = load float* %A_5_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_9"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="4">
<![CDATA[
loop_1:200  %A_6_load_9 = load float* %A_6_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_9"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="4">
<![CDATA[
loop_1:201  %A_7_load_9 = load float* %A_7_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_9"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="4">
<![CDATA[
loop_1:202  %A_8_load_9 = load float* %A_8_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_9"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="4">
<![CDATA[
loop_1:203  %A_9_load_9 = load float* %A_9_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_9"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="4">
<![CDATA[
loop_1:204  %A_10_load_9 = load float* %A_10_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_9"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="4">
<![CDATA[
loop_1:205  %A_11_load_9 = load float* %A_11_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_9"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="4">
<![CDATA[
loop_1:206  %A_12_load_9 = load float* %A_12_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_9"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="4">
<![CDATA[
loop_1:207  %A_13_load_9 = load float* %A_13_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_9"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="4">
<![CDATA[
loop_1:208  %A_14_load_9 = load float* %A_14_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_9"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="4">
<![CDATA[
loop_1:209  %A_15_load_9 = load float* %A_15_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_9"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:210  %tmp_24 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_9, float %A_1_load_9, float %A_2_load_9, float %A_3_load_9, float %A_4_load_9, float %A_5_load_9, float %A_6_load_9, float %A_7_load_9, float %A_8_load_9, float %A_9_load_9, float %A_10_load_9, float %A_11_load_9, float %A_12_load_9, float %A_13_load_9, float %A_14_load_9, float %A_15_load_9, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="4">
<![CDATA[
loop_1:215  %A_0_load_10 = load float* %A_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="4">
<![CDATA[
loop_1:216  %A_1_load_10 = load float* %A_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="4">
<![CDATA[
loop_1:217  %A_2_load_10 = load float* %A_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
loop_1:218  %A_3_load_10 = load float* %A_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
loop_1:219  %A_4_load_10 = load float* %A_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
loop_1:220  %A_5_load_10 = load float* %A_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
loop_1:221  %A_6_load_10 = load float* %A_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
loop_1:222  %A_7_load_10 = load float* %A_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="4">
<![CDATA[
loop_1:223  %A_8_load_10 = load float* %A_8_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_10"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="4">
<![CDATA[
loop_1:224  %A_9_load_10 = load float* %A_9_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_10"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="4">
<![CDATA[
loop_1:225  %A_10_load_10 = load float* %A_10_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_10"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
loop_1:226  %A_11_load_10 = load float* %A_11_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_10"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
loop_1:227  %A_12_load_10 = load float* %A_12_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_10"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
loop_1:228  %A_13_load_10 = load float* %A_13_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_10"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
loop_1:229  %A_14_load_10 = load float* %A_14_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_10"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
loop_1:230  %A_15_load_10 = load float* %A_15_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_10"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="4">
<![CDATA[
loop_1:236  %A_0_load_11 = load float* %A_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="4">
<![CDATA[
loop_1:237  %A_1_load_11 = load float* %A_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="4">
<![CDATA[
loop_1:238  %A_2_load_11 = load float* %A_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
loop_1:239  %A_3_load_11 = load float* %A_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
loop_1:240  %A_4_load_11 = load float* %A_4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
loop_1:241  %A_5_load_11 = load float* %A_5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="4">
<![CDATA[
loop_1:242  %A_6_load_11 = load float* %A_6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
loop_1:243  %A_7_load_11 = load float* %A_7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
loop_1:244  %A_8_load_11 = load float* %A_8_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_11"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="4">
<![CDATA[
loop_1:245  %A_9_load_11 = load float* %A_9_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_11"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
loop_1:246  %A_10_load_11 = load float* %A_10_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_11"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
loop_1:247  %A_11_load_11 = load float* %A_11_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_11"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
loop_1:248  %A_12_load_11 = load float* %A_12_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_11"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
loop_1:249  %A_13_load_11 = load float* %A_13_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_11"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
loop_1:250  %A_14_load_11 = load float* %A_14_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_11"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
loop_1:251  %A_15_load_11 = load float* %A_15_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="764" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:25  %res_s = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="res_s"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:150  %tmp_6 = fmul float %tmp_21, %B_6_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:171  %tmp_7 = fmul float %tmp_22, %B_7_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:192  %tmp_8 = fmul float %tmp_23, %B_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:213  %tmp_9 = fmul float %tmp_24, %B_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="4">
<![CDATA[
loop_1:215  %A_0_load_10 = load float* %A_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_10"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="4">
<![CDATA[
loop_1:216  %A_1_load_10 = load float* %A_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_10"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="4">
<![CDATA[
loop_1:217  %A_2_load_10 = load float* %A_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_10"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="4">
<![CDATA[
loop_1:218  %A_3_load_10 = load float* %A_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_10"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="4">
<![CDATA[
loop_1:219  %A_4_load_10 = load float* %A_4_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_10"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="4">
<![CDATA[
loop_1:220  %A_5_load_10 = load float* %A_5_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_10"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="4">
<![CDATA[
loop_1:221  %A_6_load_10 = load float* %A_6_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_10"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="4">
<![CDATA[
loop_1:222  %A_7_load_10 = load float* %A_7_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_10"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="4">
<![CDATA[
loop_1:223  %A_8_load_10 = load float* %A_8_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_10"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="4">
<![CDATA[
loop_1:224  %A_9_load_10 = load float* %A_9_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_10"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="4">
<![CDATA[
loop_1:225  %A_10_load_10 = load float* %A_10_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_10"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="4">
<![CDATA[
loop_1:226  %A_11_load_10 = load float* %A_11_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_10"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
loop_1:227  %A_12_load_10 = load float* %A_12_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_10"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="4">
<![CDATA[
loop_1:228  %A_13_load_10 = load float* %A_13_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_10"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
loop_1:229  %A_14_load_10 = load float* %A_14_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_10"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="4">
<![CDATA[
loop_1:230  %A_15_load_10 = load float* %A_15_addr_10, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_10"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:231  %tmp_25 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_10, float %A_1_load_10, float %A_2_load_10, float %A_3_load_10, float %A_4_load_10, float %A_5_load_10, float %A_6_load_10, float %A_7_load_10, float %A_8_load_10, float %A_9_load_10, float %A_10_load_10, float %A_11_load_10, float %A_12_load_10, float %A_13_load_10, float %A_14_load_10, float %A_15_load_10, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="4">
<![CDATA[
loop_1:236  %A_0_load_11 = load float* %A_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_11"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="4">
<![CDATA[
loop_1:237  %A_1_load_11 = load float* %A_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_11"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="4">
<![CDATA[
loop_1:238  %A_2_load_11 = load float* %A_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_11"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
loop_1:239  %A_3_load_11 = load float* %A_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_11"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="4">
<![CDATA[
loop_1:240  %A_4_load_11 = load float* %A_4_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_11"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
loop_1:241  %A_5_load_11 = load float* %A_5_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_11"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="4">
<![CDATA[
loop_1:242  %A_6_load_11 = load float* %A_6_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_11"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="4">
<![CDATA[
loop_1:243  %A_7_load_11 = load float* %A_7_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_11"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="4">
<![CDATA[
loop_1:244  %A_8_load_11 = load float* %A_8_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_11"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="4">
<![CDATA[
loop_1:245  %A_9_load_11 = load float* %A_9_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_11"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="4">
<![CDATA[
loop_1:246  %A_10_load_11 = load float* %A_10_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_11"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="4">
<![CDATA[
loop_1:247  %A_11_load_11 = load float* %A_11_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_11"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="4">
<![CDATA[
loop_1:248  %A_12_load_11 = load float* %A_12_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_11"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="4">
<![CDATA[
loop_1:249  %A_13_load_11 = load float* %A_13_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_11"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="4">
<![CDATA[
loop_1:250  %A_14_load_11 = load float* %A_14_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_11"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="4">
<![CDATA[
loop_1:251  %A_15_load_11 = load float* %A_15_addr_11, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_11"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:252  %tmp_26 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_11, float %A_1_load_11, float %A_2_load_11, float %A_3_load_11, float %A_4_load_11, float %A_5_load_11, float %A_6_load_11, float %A_7_load_11, float %A_8_load_11, float %A_9_load_11, float %A_10_load_11, float %A_11_load_11, float %A_12_load_11, float %A_13_load_11, float %A_14_load_11, float %A_15_load_11, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="4">
<![CDATA[
loop_1:257  %A_0_load_12 = load float* %A_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="4">
<![CDATA[
loop_1:258  %A_1_load_12 = load float* %A_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
loop_1:259  %A_2_load_12 = load float* %A_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
loop_1:260  %A_3_load_12 = load float* %A_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
loop_1:261  %A_4_load_12 = load float* %A_4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="4">
<![CDATA[
loop_1:262  %A_5_load_12 = load float* %A_5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="4">
<![CDATA[
loop_1:263  %A_6_load_12 = load float* %A_6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="4">
<![CDATA[
loop_1:264  %A_7_load_12 = load float* %A_7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="4">
<![CDATA[
loop_1:265  %A_8_load_12 = load float* %A_8_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_12"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
loop_1:266  %A_9_load_12 = load float* %A_9_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_12"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="4">
<![CDATA[
loop_1:267  %A_10_load_12 = load float* %A_10_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_12"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
loop_1:268  %A_11_load_12 = load float* %A_11_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_12"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="4">
<![CDATA[
loop_1:269  %A_12_load_12 = load float* %A_12_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_12"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
loop_1:270  %A_13_load_12 = load float* %A_13_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_12"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="4">
<![CDATA[
loop_1:271  %A_14_load_12 = load float* %A_14_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_12"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
loop_1:272  %A_15_load_12 = load float* %A_15_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_12"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
loop_1:278  %A_0_load_13 = load float* %A_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
loop_1:279  %A_1_load_13 = load float* %A_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
loop_1:280  %A_2_load_13 = load float* %A_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="4">
<![CDATA[
loop_1:281  %A_3_load_13 = load float* %A_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="4">
<![CDATA[
loop_1:282  %A_4_load_13 = load float* %A_4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="4">
<![CDATA[
loop_1:283  %A_5_load_13 = load float* %A_5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="4">
<![CDATA[
loop_1:284  %A_6_load_13 = load float* %A_6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
loop_1:285  %A_7_load_13 = load float* %A_7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
loop_1:286  %A_8_load_13 = load float* %A_8_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_13"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
loop_1:287  %A_9_load_13 = load float* %A_9_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_13"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
loop_1:288  %A_10_load_13 = load float* %A_10_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_13"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="4">
<![CDATA[
loop_1:289  %A_11_load_13 = load float* %A_11_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_13"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
loop_1:290  %A_12_load_13 = load float* %A_12_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_13"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="4">
<![CDATA[
loop_1:291  %A_13_load_13 = load float* %A_13_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_13"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="4">
<![CDATA[
loop_1:292  %A_14_load_13 = load float* %A_14_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_13"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="4">
<![CDATA[
loop_1:293  %A_15_load_13 = load float* %A_15_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="835" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:25  %res_s = fadd float %tmp1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="res_s"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:192  %tmp_8 = fmul float %tmp_23, %B_8_load

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:213  %tmp_9 = fmul float %tmp_24, %B_9_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:234  %tmp_s = fmul float %tmp_25, %B_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:255  %tmp_10 = fmul float %tmp_26, %B_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="4">
<![CDATA[
loop_1:257  %A_0_load_12 = load float* %A_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_12"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="4">
<![CDATA[
loop_1:258  %A_1_load_12 = load float* %A_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_12"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="4">
<![CDATA[
loop_1:259  %A_2_load_12 = load float* %A_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_12"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="4">
<![CDATA[
loop_1:260  %A_3_load_12 = load float* %A_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_12"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="4">
<![CDATA[
loop_1:261  %A_4_load_12 = load float* %A_4_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_12"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="4">
<![CDATA[
loop_1:262  %A_5_load_12 = load float* %A_5_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_12"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="4">
<![CDATA[
loop_1:263  %A_6_load_12 = load float* %A_6_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_12"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="4">
<![CDATA[
loop_1:264  %A_7_load_12 = load float* %A_7_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_12"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="4">
<![CDATA[
loop_1:265  %A_8_load_12 = load float* %A_8_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_12"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="4">
<![CDATA[
loop_1:266  %A_9_load_12 = load float* %A_9_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_12"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="4">
<![CDATA[
loop_1:267  %A_10_load_12 = load float* %A_10_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_12"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="4">
<![CDATA[
loop_1:268  %A_11_load_12 = load float* %A_11_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_12"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="4">
<![CDATA[
loop_1:269  %A_12_load_12 = load float* %A_12_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_12"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="4">
<![CDATA[
loop_1:270  %A_13_load_12 = load float* %A_13_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_12"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="4">
<![CDATA[
loop_1:271  %A_14_load_12 = load float* %A_14_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_12"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="4">
<![CDATA[
loop_1:272  %A_15_load_12 = load float* %A_15_addr_12, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_12"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:273  %tmp_27 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_12, float %A_1_load_12, float %A_2_load_12, float %A_3_load_12, float %A_4_load_12, float %A_5_load_12, float %A_6_load_12, float %A_7_load_12, float %A_8_load_12, float %A_9_load_12, float %A_10_load_12, float %A_11_load_12, float %A_12_load_12, float %A_13_load_12, float %A_14_load_12, float %A_15_load_12, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="4">
<![CDATA[
loop_1:278  %A_0_load_13 = load float* %A_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_13"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="4">
<![CDATA[
loop_1:279  %A_1_load_13 = load float* %A_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_13"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="4">
<![CDATA[
loop_1:280  %A_2_load_13 = load float* %A_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_13"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="4">
<![CDATA[
loop_1:281  %A_3_load_13 = load float* %A_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_13"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="4">
<![CDATA[
loop_1:282  %A_4_load_13 = load float* %A_4_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_13"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="4">
<![CDATA[
loop_1:283  %A_5_load_13 = load float* %A_5_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_13"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="4">
<![CDATA[
loop_1:284  %A_6_load_13 = load float* %A_6_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_13"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="4">
<![CDATA[
loop_1:285  %A_7_load_13 = load float* %A_7_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_13"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="4">
<![CDATA[
loop_1:286  %A_8_load_13 = load float* %A_8_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_13"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="4">
<![CDATA[
loop_1:287  %A_9_load_13 = load float* %A_9_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_13"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="4">
<![CDATA[
loop_1:288  %A_10_load_13 = load float* %A_10_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_13"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="4">
<![CDATA[
loop_1:289  %A_11_load_13 = load float* %A_11_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_13"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="4">
<![CDATA[
loop_1:290  %A_12_load_13 = load float* %A_12_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_13"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="4">
<![CDATA[
loop_1:291  %A_13_load_13 = load float* %A_13_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_13"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="4">
<![CDATA[
loop_1:292  %A_14_load_13 = load float* %A_14_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_13"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="4">
<![CDATA[
loop_1:293  %A_15_load_13 = load float* %A_15_addr_13, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_13"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:294  %tmp_28 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_13, float %A_1_load_13, float %A_2_load_13, float %A_3_load_13, float %A_4_load_13, float %A_5_load_13, float %A_6_load_13, float %A_7_load_13, float %A_8_load_13, float %A_9_load_13, float %A_10_load_13, float %A_11_load_13, float %A_12_load_13, float %A_13_load_13, float %A_14_load_13, float %A_15_load_13, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="4">
<![CDATA[
loop_1:299  %A_0_load_14 = load float* %A_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="4">
<![CDATA[
loop_1:300  %A_1_load_14 = load float* %A_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
loop_1:301  %A_2_load_14 = load float* %A_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
loop_1:302  %A_3_load_14 = load float* %A_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
loop_1:303  %A_4_load_14 = load float* %A_4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="4">
<![CDATA[
loop_1:304  %A_5_load_14 = load float* %A_5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
loop_1:305  %A_6_load_14 = load float* %A_6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
loop_1:306  %A_7_load_14 = load float* %A_7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
loop_1:307  %A_8_load_14 = load float* %A_8_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_14"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="4">
<![CDATA[
loop_1:308  %A_9_load_14 = load float* %A_9_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_14"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
loop_1:309  %A_10_load_14 = load float* %A_10_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_14"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="4">
<![CDATA[
loop_1:310  %A_11_load_14 = load float* %A_11_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_14"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
loop_1:311  %A_12_load_14 = load float* %A_12_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_14"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="4">
<![CDATA[
loop_1:312  %A_13_load_14 = load float* %A_13_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_14"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
loop_1:313  %A_14_load_14 = load float* %A_14_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_14"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="4">
<![CDATA[
loop_1:314  %A_15_load_14 = load float* %A_15_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_14"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
loop_1:320  %A_0_load_15 = load float* %A_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
loop_1:321  %A_1_load_15 = load float* %A_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
loop_1:322  %A_2_load_15 = load float* %A_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
loop_1:323  %A_3_load_15 = load float* %A_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="4">
<![CDATA[
loop_1:324  %A_4_load_15 = load float* %A_4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="4">
<![CDATA[
loop_1:325  %A_5_load_15 = load float* %A_5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="4">
<![CDATA[
loop_1:326  %A_6_load_15 = load float* %A_6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="4">
<![CDATA[
loop_1:327  %A_7_load_15 = load float* %A_7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
loop_1:328  %A_8_load_15 = load float* %A_8_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_15"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
loop_1:329  %A_9_load_15 = load float* %A_9_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_15"/></StgValue>
</operation>

<operation id="900" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
loop_1:330  %A_10_load_15 = load float* %A_10_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_15"/></StgValue>
</operation>

<operation id="901" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="4">
<![CDATA[
loop_1:331  %A_11_load_15 = load float* %A_11_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_15"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="4">
<![CDATA[
loop_1:332  %A_12_load_15 = load float* %A_12_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_15"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="4">
<![CDATA[
loop_1:333  %A_13_load_15 = load float* %A_13_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_15"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
loop_1:334  %A_14_load_15 = load float* %A_14_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_15"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="4">
<![CDATA[
loop_1:335  %A_15_load_15 = load float* %A_15_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="906" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:46  %res_1 = fadd float %res_s, %tmp_1

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:234  %tmp_s = fmul float %tmp_25, %B_10_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:255  %tmp_10 = fmul float %tmp_26, %B_11_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:276  %tmp_11 = fmul float %tmp_27, %B_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:297  %tmp_12 = fmul float %tmp_28, %B_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="4">
<![CDATA[
loop_1:299  %A_0_load_14 = load float* %A_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_14"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="4">
<![CDATA[
loop_1:300  %A_1_load_14 = load float* %A_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_14"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="4">
<![CDATA[
loop_1:301  %A_2_load_14 = load float* %A_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_14"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="4">
<![CDATA[
loop_1:302  %A_3_load_14 = load float* %A_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_14"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="4">
<![CDATA[
loop_1:303  %A_4_load_14 = load float* %A_4_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_14"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="4">
<![CDATA[
loop_1:304  %A_5_load_14 = load float* %A_5_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_14"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="4">
<![CDATA[
loop_1:305  %A_6_load_14 = load float* %A_6_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_14"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="4">
<![CDATA[
loop_1:306  %A_7_load_14 = load float* %A_7_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_14"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="4">
<![CDATA[
loop_1:307  %A_8_load_14 = load float* %A_8_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_14"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="4">
<![CDATA[
loop_1:308  %A_9_load_14 = load float* %A_9_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_14"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="4">
<![CDATA[
loop_1:309  %A_10_load_14 = load float* %A_10_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_14"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="4">
<![CDATA[
loop_1:310  %A_11_load_14 = load float* %A_11_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_14"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="4">
<![CDATA[
loop_1:311  %A_12_load_14 = load float* %A_12_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_14"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="4">
<![CDATA[
loop_1:312  %A_13_load_14 = load float* %A_13_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_14"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="4">
<![CDATA[
loop_1:313  %A_14_load_14 = load float* %A_14_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_14"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="4">
<![CDATA[
loop_1:314  %A_15_load_14 = load float* %A_15_addr_14, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_14"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:315  %tmp_29 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_14, float %A_1_load_14, float %A_2_load_14, float %A_3_load_14, float %A_4_load_14, float %A_5_load_14, float %A_6_load_14, float %A_7_load_14, float %A_8_load_14, float %A_9_load_14, float %A_10_load_14, float %A_11_load_14, float %A_12_load_14, float %A_13_load_14, float %A_14_load_14, float %A_15_load_14, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
loop_1:320  %A_0_load_15 = load float* %A_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_0_load_15"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="4">
<![CDATA[
loop_1:321  %A_1_load_15 = load float* %A_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_1_load_15"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="4">
<![CDATA[
loop_1:322  %A_2_load_15 = load float* %A_2_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_2_load_15"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="4">
<![CDATA[
loop_1:323  %A_3_load_15 = load float* %A_3_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_3_load_15"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="4">
<![CDATA[
loop_1:324  %A_4_load_15 = load float* %A_4_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_4_load_15"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="4">
<![CDATA[
loop_1:325  %A_5_load_15 = load float* %A_5_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_5_load_15"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="4">
<![CDATA[
loop_1:326  %A_6_load_15 = load float* %A_6_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_6_load_15"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="4">
<![CDATA[
loop_1:327  %A_7_load_15 = load float* %A_7_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_7_load_15"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="4">
<![CDATA[
loop_1:328  %A_8_load_15 = load float* %A_8_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_8_load_15"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="4">
<![CDATA[
loop_1:329  %A_9_load_15 = load float* %A_9_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_9_load_15"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="4">
<![CDATA[
loop_1:330  %A_10_load_15 = load float* %A_10_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_10_load_15"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="4">
<![CDATA[
loop_1:331  %A_11_load_15 = load float* %A_11_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_11_load_15"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="4">
<![CDATA[
loop_1:332  %A_12_load_15 = load float* %A_12_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_12_load_15"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="4">
<![CDATA[
loop_1:333  %A_13_load_15 = load float* %A_13_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_13_load_15"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="4">
<![CDATA[
loop_1:334  %A_14_load_15 = load float* %A_14_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_14_load_15"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="4">
<![CDATA[
loop_1:335  %A_15_load_15 = load float* %A_15_addr_15, align 4

]]></Node>
<StgValue><ssdm name="A_15_load_15"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
loop_1:336  %tmp_30 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_15, float %A_1_load_15, float %A_2_load_15, float %A_3_load_15, float %A_4_load_15, float %A_5_load_15, float %A_6_load_15, float %A_7_load_15, float %A_8_load_15, float %A_9_load_15, float %A_10_load_15, float %A_11_load_15, float %A_12_load_15, float %A_13_load_15, float %A_14_load_15, float %A_15_load_15, i4 %trunc_ln9)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="945" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:46  %res_1 = fadd float %res_s, %tmp_1

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:276  %tmp_11 = fmul float %tmp_27, %B_12_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:297  %tmp_12 = fmul float %tmp_28, %B_13_load

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:318  %tmp_13 = fmul float %tmp_29, %B_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:339  %tmp_14 = fmul float %tmp_30, %B_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="950" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:46  %res_1 = fadd float %res_s, %tmp_1

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:318  %tmp_13 = fmul float %tmp_29, %B_14_load

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:339  %tmp_14 = fmul float %tmp_30, %B_15_load

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="953" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:46  %res_1 = fadd float %res_s, %tmp_1

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="954" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:67  %res_2 = fadd float %res_1, %tmp_2

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="955" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:67  %res_2 = fadd float %res_1, %tmp_2

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="956" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:67  %res_2 = fadd float %res_1, %tmp_2

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="957" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:67  %res_2 = fadd float %res_1, %tmp_2

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="958" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:88  %res_3 = fadd float %res_2, %tmp_3

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="959" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:88  %res_3 = fadd float %res_2, %tmp_3

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="960" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:88  %res_3 = fadd float %res_2, %tmp_3

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="961" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:88  %res_3 = fadd float %res_2, %tmp_3

]]></Node>
<StgValue><ssdm name="res_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">
</state>

<state id="23" st_id="23">

<operation id="962" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:109  %res_4 = fadd float %res_3, %tmp_4

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="963" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:109  %res_4 = fadd float %res_3, %tmp_4

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="964" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:109  %res_4 = fadd float %res_3, %tmp_4

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="965" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:109  %res_4 = fadd float %res_3, %tmp_4

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="966" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:130  %res_5 = fadd float %res_4, %tmp_5

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="967" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:130  %res_5 = fadd float %res_4, %tmp_5

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="968" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:130  %res_5 = fadd float %res_4, %tmp_5

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="969" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:130  %res_5 = fadd float %res_4, %tmp_5

]]></Node>
<StgValue><ssdm name="res_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="970" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:151  %res_6 = fadd float %res_5, %tmp_6

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="971" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:151  %res_6 = fadd float %res_5, %tmp_6

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="972" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:151  %res_6 = fadd float %res_5, %tmp_6

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="973" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:151  %res_6 = fadd float %res_5, %tmp_6

]]></Node>
<StgValue><ssdm name="res_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="974" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:172  %res_7 = fadd float %res_6, %tmp_7

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="975" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:172  %res_7 = fadd float %res_6, %tmp_7

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="976" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:172  %res_7 = fadd float %res_6, %tmp_7

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="977" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:172  %res_7 = fadd float %res_6, %tmp_7

]]></Node>
<StgValue><ssdm name="res_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">
</state>

<state id="40" st_id="40">

<operation id="978" st_id="40" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:193  %res_8 = fadd float %res_7, %tmp_8

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="979" st_id="41" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:193  %res_8 = fadd float %res_7, %tmp_8

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="980" st_id="42" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:193  %res_8 = fadd float %res_7, %tmp_8

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="981" st_id="43" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:193  %res_8 = fadd float %res_7, %tmp_8

]]></Node>
<StgValue><ssdm name="res_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="982" st_id="44" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:214  %res_9 = fadd float %res_8, %tmp_9

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="983" st_id="45" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:214  %res_9 = fadd float %res_8, %tmp_9

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="984" st_id="46" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:214  %res_9 = fadd float %res_8, %tmp_9

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="985" st_id="47" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:214  %res_9 = fadd float %res_8, %tmp_9

]]></Node>
<StgValue><ssdm name="res_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="986" st_id="48" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:235  %res_10 = fadd float %res_9, %tmp_s

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="987" st_id="49" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:235  %res_10 = fadd float %res_9, %tmp_s

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="988" st_id="50" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:235  %res_10 = fadd float %res_9, %tmp_s

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="989" st_id="51" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:235  %res_10 = fadd float %res_9, %tmp_s

]]></Node>
<StgValue><ssdm name="res_10"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="990" st_id="52" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:256  %res_11 = fadd float %res_10, %tmp_10

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="991" st_id="53" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:256  %res_11 = fadd float %res_10, %tmp_10

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="992" st_id="54" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:256  %res_11 = fadd float %res_10, %tmp_10

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="993" st_id="55" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:256  %res_11 = fadd float %res_10, %tmp_10

]]></Node>
<StgValue><ssdm name="res_11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">
</state>

<state id="57" st_id="57">

<operation id="994" st_id="57" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:277  %res_12 = fadd float %res_11, %tmp_11

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="995" st_id="58" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:277  %res_12 = fadd float %res_11, %tmp_11

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="996" st_id="59" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:277  %res_12 = fadd float %res_11, %tmp_11

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="997" st_id="60" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:277  %res_12 = fadd float %res_11, %tmp_11

]]></Node>
<StgValue><ssdm name="res_12"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="998" st_id="61" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:298  %res_13 = fadd float %res_12, %tmp_12

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="999" st_id="62" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:298  %res_13 = fadd float %res_12, %tmp_12

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1000" st_id="63" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:298  %res_13 = fadd float %res_12, %tmp_12

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1001" st_id="64" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:298  %res_13 = fadd float %res_12, %tmp_12

]]></Node>
<StgValue><ssdm name="res_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1002" st_id="65" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:319  %res_14 = fadd float %res_13, %tmp_13

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1003" st_id="66" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:319  %res_14 = fadd float %res_13, %tmp_13

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1004" st_id="67" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:319  %res_14 = fadd float %res_13, %tmp_13

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1005" st_id="68" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:319  %res_14 = fadd float %res_13, %tmp_13

]]></Node>
<StgValue><ssdm name="res_14"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1006" st_id="69" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:340  %res_15 = fadd float %res_14, %tmp_14

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1007" st_id="70" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:340  %res_15 = fadd float %res_14, %tmp_14

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1008" st_id="71" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:340  %res_15 = fadd float %res_14, %tmp_14

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1009" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_1:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="1010" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_1:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1011" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="1012" st_id="72" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_1:340  %res_15 = fadd float %res_14, %tmp_14

]]></Node>
<StgValue><ssdm name="res_15"/></StgValue>
</operation>

<operation id="1013" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_1:341  %C_addr = getelementptr [16 x float]* %C, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="1014" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
loop_1:342  store float %res_15, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="1015" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_1:343  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1016" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
loop_1:344  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1017" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
