{"vcs1":{"timestamp_begin":1746608975.509038774, "rt":0.61, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746608976.158918518, "rt":0.49, "ut":0.14, "st":0.04}}
{"link":{"timestamp_begin":1746608976.689960181, "rt":0.25, "ut":0.06, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746608975.366868207}
{"VCS_COMP_START_TIME": 1746608975.366868207}
{"VCS_COMP_END_TIME": 1746608977.015812201}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264036}}
{"vcselab": {"peak_mem": 140136}}
