#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  2 14:06:24 2024
# Process ID: 43083
# Current directory: /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1
# Command line: vivado -log ADT_CSM.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ADT_CSM.tcl -notrace
# Log file: /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM.vdi
# Journal file: /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/vivado.jou
# Running On        :Jake
# Platform          :Linuxmint
# Operating System  :Linux Mint 22
# Processor Detail  :Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz
# CPU Frequency     :2800.042 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :12258 MB
# Swap memory       :2147 MB
# Total Virtual     :14406 MB
# Available Virtual :10525 MB
#-----------------------------------------------------------
source ADT_CSM.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1412.102 ; gain = 0.027 ; free physical = 640 ; free virtual = 9848
Command: link_design -top ADT_CSM -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.109 ; gain = 0.000 ; free physical = 546 ; free virtual = 9754
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc]
WARNING: [Vivado 12-584] No ports matched 'SYS_CLK'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYS_CLK'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports SYS_CLK]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD2_SCL'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD2_SDA'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SCL_ALT_IN'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDA_ALT_IN'. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bee/Projects/tempSensorReader/tempSensorReader.srcs/sources_1/imports/Downloads/Nexys4DDR_Master_skeleton.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.652 ; gain = 0.000 ; free physical = 461 ; free virtual = 9669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.621 ; gain = 442.520 ; free physical = 453 ; free virtual = 9661
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1911.387 ; gain = 56.766 ; free physical = 428 ; free virtual = 9637

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 166c2317a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2443.199 ; gain = 531.812 ; free physical = 276 ; free virtual = 9233

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 166c2317a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 166c2317a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905
Phase 1 Initialization | Checksum: 166c2317a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 166c2317a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 166c2317a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905
Phase 2 Timer Update And Timing Data Collection | Checksum: 166c2317a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 166c2317a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905
Retarget | Checksum: 166c2317a
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 166c2317a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905
Constant propagation | Checksum: 166c2317a
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 21727d53d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 191 ; free virtual = 8905
Sweep | Checksum: 21727d53d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 21727d53d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8905
BUFG optimization | Checksum: 21727d53d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 21727d53d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8905
Shift Register Optimization | Checksum: 21727d53d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 21727d53d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8905
Post Processing Netlist | Checksum: 21727d53d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2667bf9af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8905

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8905
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2667bf9af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904
Phase 9 Finalization | Checksum: 2667bf9af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2667bf9af

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2667bf9af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2667bf9af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904
Ending Netlist Obfuscation Task | Checksum: 2667bf9af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2755.004 ; gain = 0.000 ; free physical = 190 ; free virtual = 8904
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 25 Warnings, 25 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2755.004 ; gain = 900.383 ; free physical = 190 ; free virtual = 8904
INFO: [Vivado 12-24828] Executing command : report_drc -file ADT_CSM_drc_opted.rpt -pb ADT_CSM_drc_opted.pb -rpx ADT_CSM_drc_opted.rpx
Command: report_drc -file ADT_CSM_drc_opted.rpt -pb ADT_CSM_drc_opted.pb -rpx ADT_CSM_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 173 ; free virtual = 8888
INFO: [Common 17-1381] The checkpoint '/home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 171 ; free virtual = 8887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1892f7331

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 171 ; free virtual = 8887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 171 ; free virtual = 8887

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d908f67c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 280 ; free virtual = 8876

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 278 ; free virtual = 8875

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 278 ; free virtual = 8875
Phase 1 Placer Initialization | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 277 ; free virtual = 8874

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 275 ; free virtual = 8873

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 275 ; free virtual = 8873

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fa2c26b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 275 ; free virtual = 8873

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 25a6482c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845
Phase 2 Global Placement | Checksum: 25a6482c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25a6482c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d3824e47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c3b324ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2c3b324ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 247 ; free virtual = 8845

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842
Phase 3 Detail Placement | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26680adf7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26680adf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842
Phase 4.3 Placer Reporting | Checksum: 26680adf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2816d83a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842
Ending Placer Task | Checksum: 198864937

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 243 ; free virtual = 8842
45 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file ADT_CSM_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 238 ; free virtual = 8836
INFO: [Vivado 12-24828] Executing command : report_utilization -file ADT_CSM_utilization_placed.rpt -pb ADT_CSM_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file ADT_CSM_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 233 ; free virtual = 8832
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 232 ; free virtual = 8832
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2763.008 ; gain = 0.000 ; free physical = 232 ; free virtual = 8832
INFO: [Common 17-1381] The checkpoint '/home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 217 ; free virtual = 8817
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 217 ; free virtual = 8817
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 216 ; free virtual = 8816
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 216 ; free virtual = 8816
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 215 ; free virtual = 8815
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 215 ; free virtual = 8815
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 212 ; free virtual = 8813
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2782.027 ; gain = 0.000 ; free physical = 212 ; free virtual = 8813
INFO: [Common 17-1381] The checkpoint '/home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f56d606 ConstDB: 0 ShapeSum: d75d139b RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 4754d55d | NumContArr: 6d690e09 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23a0fd8a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2900.477 ; gain = 90.961 ; free physical = 189 ; free virtual = 8659

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23a0fd8a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.477 ; gain = 106.961 ; free physical = 174 ; free virtual = 8645

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23a0fd8a0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.477 ; gain = 106.961 ; free physical = 174 ; free virtual = 8645
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 116
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 116
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 367edc61c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8623

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 367edc61c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8623

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2cdbc36fe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621
Phase 4 Initial Routing | Checksum: 2cdbc36fe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621
Phase 5 Rip-up And Reroute | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621
Phase 7 Post Hold Fix | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0281586 %
  Global Horizontal Routing Utilization  = 0.016624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2e86a2613

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cf2b079d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2cf2b079d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621
Total Elapsed time in route_design: 26.14 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 26d6e9193

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 26d6e9193

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2939.711 ; gain = 130.195 ; free physical = 150 ; free virtual = 8621

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 26 Warnings, 25 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2939.711 ; gain = 157.684 ; free physical = 150 ; free virtual = 8621
INFO: [Vivado 12-24828] Executing command : report_drc -file ADT_CSM_drc_routed.rpt -pb ADT_CSM_drc_routed.pb -rpx ADT_CSM_drc_routed.rpx
Command: report_drc -file ADT_CSM_drc_routed.rpt -pb ADT_CSM_drc_routed.pb -rpx ADT_CSM_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file ADT_CSM_methodology_drc_routed.rpt -pb ADT_CSM_methodology_drc_routed.pb -rpx ADT_CSM_methodology_drc_routed.rpx
Command: report_methodology -file ADT_CSM_methodology_drc_routed.rpt -pb ADT_CSM_methodology_drc_routed.pb -rpx ADT_CSM_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file ADT_CSM_timing_summary_routed.rpt -pb ADT_CSM_timing_summary_routed.pb -rpx ADT_CSM_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file ADT_CSM_route_status.rpt -pb ADT_CSM_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file ADT_CSM_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file ADT_CSM_bus_skew_routed.rpt -pb ADT_CSM_bus_skew_routed.pb -rpx ADT_CSM_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file ADT_CSM_power_routed.rpt -pb ADT_CSM_power_summary_routed.pb -rpx ADT_CSM_power_routed.rpx
Command: report_power -file ADT_CSM_power_routed.rpt -pb ADT_CSM_power_summary_routed.pb -rpx ADT_CSM_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 28 Warnings, 25 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file ADT_CSM_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 243 ; free virtual = 8610
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 243 ; free virtual = 8610
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 243 ; free virtual = 8610
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 243 ; free virtual = 8610
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 243 ; free virtual = 8610
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 233 ; free virtual = 8600
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3004.645 ; gain = 0.000 ; free physical = 235 ; free virtual = 8603
INFO: [Common 17-1381] The checkpoint '/home/bee/Projects/tempSensorReader/tempSensorReader.runs/impl_1/ADT_CSM_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 14:07:31 2024...
