// Seed: 4056878382
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5
);
  assign id_3 = 1;
  assign id_3 = 1;
  wire [-1 : -1 'b0] id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 #(
    parameter id_13 = 32'd17
) (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    inout wand id_5
    , id_16,
    input wire id_6,
    output uwire id_7
    , id_17,
    output wire id_8,
    output wor id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wor _id_13,
    input supply1 id_14
);
  logic [1  &&  1 : id_13] id_18;
  xnor primCall (
      id_5, id_4, id_16, id_14, id_18, id_1, id_6, id_2, id_11, id_12, id_17, id_0, id_3
  );
  module_0 modCall_1 (
      id_6,
      id_11,
      id_5,
      id_5,
      id_9,
      id_5
  );
endmodule
