<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Hsmci Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_hsmci-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Hsmci Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___h_s_m_c_i.xhtml">High Speed MultiMedia Card Interface</a> &#124; <a class="el" href="group___s_a_m_s70___h_s_m_c_i.xhtml">High Speed MultiMedia Card Interface</a> &#124; <a class="el" href="group___s_a_m_v71___h_s_m_c_i.xhtml">High Speed MultiMedia Card Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> hardware registers.  
 <a href="struct_hsmci.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__hsmci_8h_source.xhtml">component_hsmci.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af7040630930551fe473e0f253ca567b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#af7040630930551fe473e0f253ca567b4">HSMCI_CR</a></td></tr>
<tr class="memdesc:af7040630930551fe473e0f253ca567b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x00) Control Register  <a href="#af7040630930551fe473e0f253ca567b4">More...</a><br /></td></tr>
<tr class="separator:af7040630930551fe473e0f253ca567b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c5d303e47fb69469a4a75b1da89b8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a49c5d303e47fb69469a4a75b1da89b8a">HSMCI_MR</a></td></tr>
<tr class="memdesc:a49c5d303e47fb69469a4a75b1da89b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x04) Mode Register  <a href="#a49c5d303e47fb69469a4a75b1da89b8a">More...</a><br /></td></tr>
<tr class="separator:a49c5d303e47fb69469a4a75b1da89b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a76e0ff005b2594d36e332a7c2dd8f5c9">HSMCI_DTOR</a></td></tr>
<tr class="memdesc:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x08) Data Timeout Register  <a href="#a76e0ff005b2594d36e332a7c2dd8f5c9">More...</a><br /></td></tr>
<tr class="separator:a76e0ff005b2594d36e332a7c2dd8f5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac694723e07a911c323c0023c63e11e56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#ac694723e07a911c323c0023c63e11e56">HSMCI_SDCR</a></td></tr>
<tr class="memdesc:ac694723e07a911c323c0023c63e11e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register  <a href="#ac694723e07a911c323c0023c63e11e56">More...</a><br /></td></tr>
<tr class="separator:ac694723e07a911c323c0023c63e11e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a9b15bcf2ba54512c6d0ea6e84dfe9afb">HSMCI_ARGR</a></td></tr>
<tr class="memdesc:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x10) Argument Register  <a href="#a9b15bcf2ba54512c6d0ea6e84dfe9afb">More...</a><br /></td></tr>
<tr class="separator:a9b15bcf2ba54512c6d0ea6e84dfe9afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249680f0d1434ba963ae4c339c878856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a249680f0d1434ba963ae4c339c878856">HSMCI_CMDR</a></td></tr>
<tr class="memdesc:a249680f0d1434ba963ae4c339c878856"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x14) Command Register  <a href="#a249680f0d1434ba963ae4c339c878856">More...</a><br /></td></tr>
<tr class="separator:a249680f0d1434ba963ae4c339c878856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#ac850e75f1119ba6eef3ba7bfdd63b138">HSMCI_BLKR</a></td></tr>
<tr class="memdesc:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x18) Block Register  <a href="#ac850e75f1119ba6eef3ba7bfdd63b138">More...</a><br /></td></tr>
<tr class="separator:ac850e75f1119ba6eef3ba7bfdd63b138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84cf480729b131b5638c35723297ae9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a84cf480729b131b5638c35723297ae9d">HSMCI_CSTOR</a></td></tr>
<tr class="memdesc:a84cf480729b131b5638c35723297ae9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register  <a href="#a84cf480729b131b5638c35723297ae9d">More...</a><br /></td></tr>
<tr class="separator:a84cf480729b131b5638c35723297ae9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94878c9186626d34e9852fa3db8ed9e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a94878c9186626d34e9852fa3db8ed9e1">HSMCI_RSPR</a> [4]</td></tr>
<tr class="memdesc:a94878c9186626d34e9852fa3db8ed9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x20) Response Register  <a href="#a94878c9186626d34e9852fa3db8ed9e1">More...</a><br /></td></tr>
<tr class="separator:a94878c9186626d34e9852fa3db8ed9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2fa33721d0b087e1ad987375166a51d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#ae2fa33721d0b087e1ad987375166a51d">HSMCI_RDR</a></td></tr>
<tr class="memdesc:ae2fa33721d0b087e1ad987375166a51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x30) Receive Data Register  <a href="#ae2fa33721d0b087e1ad987375166a51d">More...</a><br /></td></tr>
<tr class="separator:ae2fa33721d0b087e1ad987375166a51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2acc8fa5c27537de564b745cc15dbc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#ae2acc8fa5c27537de564b745cc15dbc3">HSMCI_TDR</a></td></tr>
<tr class="memdesc:ae2acc8fa5c27537de564b745cc15dbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x34) Transmit Data Register  <a href="#ae2acc8fa5c27537de564b745cc15dbc3">More...</a><br /></td></tr>
<tr class="separator:ae2acc8fa5c27537de564b745cc15dbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aca6150a9880fb70814970fd45521e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a4aca6150a9880fb70814970fd45521e8">Reserved1</a> [2]</td></tr>
<tr class="separator:a4aca6150a9880fb70814970fd45521e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9d96440af81fd3525d10b41b8e7013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a0a9d96440af81fd3525d10b41b8e7013">HSMCI_SR</a></td></tr>
<tr class="memdesc:a0a9d96440af81fd3525d10b41b8e7013"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x40) Status Register  <a href="#a0a9d96440af81fd3525d10b41b8e7013">More...</a><br /></td></tr>
<tr class="separator:a0a9d96440af81fd3525d10b41b8e7013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420f8706d1a668b44bd9abcfdac1af3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a420f8706d1a668b44bd9abcfdac1af3c">HSMCI_IER</a></td></tr>
<tr class="memdesc:a420f8706d1a668b44bd9abcfdac1af3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x44) Interrupt Enable Register  <a href="#a420f8706d1a668b44bd9abcfdac1af3c">More...</a><br /></td></tr>
<tr class="separator:a420f8706d1a668b44bd9abcfdac1af3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171d7bf8b3e27796447729f959e1b632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a171d7bf8b3e27796447729f959e1b632">HSMCI_IDR</a></td></tr>
<tr class="memdesc:a171d7bf8b3e27796447729f959e1b632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x48) Interrupt Disable Register  <a href="#a171d7bf8b3e27796447729f959e1b632">More...</a><br /></td></tr>
<tr class="separator:a171d7bf8b3e27796447729f959e1b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1874b6c20ba009f1db8e43238ceb09d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a1874b6c20ba009f1db8e43238ceb09d7">HSMCI_IMR</a></td></tr>
<tr class="memdesc:a1874b6c20ba009f1db8e43238ceb09d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x4C) Interrupt Mask Register  <a href="#a1874b6c20ba009f1db8e43238ceb09d7">More...</a><br /></td></tr>
<tr class="separator:a1874b6c20ba009f1db8e43238ceb09d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a021186a3b31688811ac35b3da6e84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a20a021186a3b31688811ac35b3da6e84">HSMCI_DMA</a></td></tr>
<tr class="memdesc:a20a021186a3b31688811ac35b3da6e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x50) DMA Configuration Register  <a href="#a20a021186a3b31688811ac35b3da6e84">More...</a><br /></td></tr>
<tr class="separator:a20a021186a3b31688811ac35b3da6e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a91f1df1b82f3ffc1c86f3a0ab9a90333">HSMCI_CFG</a></td></tr>
<tr class="memdesc:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x54) Configuration Register  <a href="#a91f1df1b82f3ffc1c86f3a0ab9a90333">More...</a><br /></td></tr>
<tr class="separator:a91f1df1b82f3ffc1c86f3a0ab9a90333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ac97604541d14eb1ff70b5af4c1f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a71ac97604541d14eb1ff70b5af4c1f3a">Reserved2</a> [35]</td></tr>
<tr class="separator:a71ac97604541d14eb1ff70b5af4c1f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80acb62e546f99c0fff6ba7147b12162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a80acb62e546f99c0fff6ba7147b12162">HSMCI_WPMR</a></td></tr>
<tr class="memdesc:a80acb62e546f99c0fff6ba7147b12162"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE4) Write Protection Mode Register  <a href="#a80acb62e546f99c0fff6ba7147b12162">More...</a><br /></td></tr>
<tr class="separator:a80acb62e546f99c0fff6ba7147b12162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b3f86585e79683fb98297b88cdbe908"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a9b3f86585e79683fb98297b88cdbe908">HSMCI_WPSR</a></td></tr>
<tr class="memdesc:a9b3f86585e79683fb98297b88cdbe908"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE8) Write Protection Status Register  <a href="#a9b3f86585e79683fb98297b88cdbe908">More...</a><br /></td></tr>
<tr class="separator:a9b3f86585e79683fb98297b88cdbe908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371c901cf117c34ae42e889f62ab86d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a371c901cf117c34ae42e889f62ab86d8">Reserved3</a> [69]</td></tr>
<tr class="separator:a371c901cf117c34ae42e889f62ab86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92652b5f7f18424f49d460581d88a174"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a92652b5f7f18424f49d460581d88a174">HSMCI_FIFO</a> [256]</td></tr>
<tr class="memdesc:a92652b5f7f18424f49d460581d88a174"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0  <a href="#a92652b5f7f18424f49d460581d88a174">More...</a><br /></td></tr>
<tr class="separator:a92652b5f7f18424f49d460581d88a174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#aa6715c20a0cb6588dccb18c5fbb3e0db">HSMCI_VERSION</a></td></tr>
<tr class="memdesc:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xFC) Version Register  <a href="#aa6715c20a0cb6588dccb18c5fbb3e0db">More...</a><br /></td></tr>
<tr class="separator:aa6715c20a0cb6588dccb18c5fbb3e0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0745a3fd5151c995ae6218bdffef5e38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_hsmci.xhtml#a0745a3fd5151c995ae6218bdffef5e38">Reserved4</a> [64]</td></tr>
<tr class="separator:a0745a3fd5151c995ae6218bdffef5e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a9b15bcf2ba54512c6d0ea6e84dfe9afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15bcf2ba54512c6d0ea6e84dfe9afb">&sect;&nbsp;</a></span>HSMCI_ARGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_ARGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x10) Argument Register </p>

</div>
</div>
<a id="ac850e75f1119ba6eef3ba7bfdd63b138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac850e75f1119ba6eef3ba7bfdd63b138">&sect;&nbsp;</a></span>HSMCI_BLKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_BLKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x18) Block Register </p>

</div>
</div>
<a id="a91f1df1b82f3ffc1c86f3a0ab9a90333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f1df1b82f3ffc1c86f3a0ab9a90333">&sect;&nbsp;</a></span>HSMCI_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x54) Configuration Register </p>

</div>
</div>
<a id="a249680f0d1434ba963ae4c339c878856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249680f0d1434ba963ae4c339c878856">&sect;&nbsp;</a></span>HSMCI_CMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Hsmci::HSMCI_CMDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x14) Command Register </p>

</div>
</div>
<a id="af7040630930551fe473e0f253ca567b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7040630930551fe473e0f253ca567b4">&sect;&nbsp;</a></span>HSMCI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Hsmci::HSMCI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x00) Control Register </p>

</div>
</div>
<a id="a84cf480729b131b5638c35723297ae9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cf480729b131b5638c35723297ae9d">&sect;&nbsp;</a></span>HSMCI_CSTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_CSTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x1C) Completion Signal Timeout Register </p>

</div>
</div>
<a id="a20a021186a3b31688811ac35b3da6e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a021186a3b31688811ac35b3da6e84">&sect;&nbsp;</a></span>HSMCI_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_DMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x50) DMA Configuration Register </p>

</div>
</div>
<a id="a76e0ff005b2594d36e332a7c2dd8f5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e0ff005b2594d36e332a7c2dd8f5c9">&sect;&nbsp;</a></span>HSMCI_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x08) Data Timeout Register </p>

</div>
</div>
<a id="a92652b5f7f18424f49d460581d88a174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92652b5f7f18424f49d460581d88a174">&sect;&nbsp;</a></span>HSMCI_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x200) FIFO Memory Aperture0 </p>

</div>
</div>
<a id="a171d7bf8b3e27796447729f959e1b632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171d7bf8b3e27796447729f959e1b632">&sect;&nbsp;</a></span>HSMCI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Hsmci::HSMCI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x48) Interrupt Disable Register </p>

</div>
</div>
<a id="a420f8706d1a668b44bd9abcfdac1af3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420f8706d1a668b44bd9abcfdac1af3c">&sect;&nbsp;</a></span>HSMCI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Hsmci::HSMCI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x44) Interrupt Enable Register </p>

</div>
</div>
<a id="a1874b6c20ba009f1db8e43238ceb09d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1874b6c20ba009f1db8e43238ceb09d7">&sect;&nbsp;</a></span>HSMCI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x4C) Interrupt Mask Register </p>

</div>
</div>
<a id="a49c5d303e47fb69469a4a75b1da89b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c5d303e47fb69469a4a75b1da89b8a">&sect;&nbsp;</a></span>HSMCI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x04) Mode Register </p>

</div>
</div>
<a id="ae2fa33721d0b087e1ad987375166a51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2fa33721d0b087e1ad987375166a51d">&sect;&nbsp;</a></span>HSMCI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x30) Receive Data Register </p>

</div>
</div>
<a id="a94878c9186626d34e9852fa3db8ed9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94878c9186626d34e9852fa3db8ed9e1">&sect;&nbsp;</a></span>HSMCI_RSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_RSPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x20) Response Register </p>

</div>
</div>
<a id="ac694723e07a911c323c0023c63e11e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac694723e07a911c323c0023c63e11e56">&sect;&nbsp;</a></span>HSMCI_SDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_SDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x0C) SD/SDIO Card Register </p>

</div>
</div>
<a id="a0a9d96440af81fd3525d10b41b8e7013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9d96440af81fd3525d10b41b8e7013">&sect;&nbsp;</a></span>HSMCI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x40) Status Register </p>

</div>
</div>
<a id="ae2acc8fa5c27537de564b745cc15dbc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2acc8fa5c27537de564b745cc15dbc3">&sect;&nbsp;</a></span>HSMCI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Hsmci::HSMCI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0x34) Transmit Data Register </p>

</div>
</div>
<a id="aa6715c20a0cb6588dccb18c5fbb3e0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6715c20a0cb6588dccb18c5fbb3e0db">&sect;&nbsp;</a></span>HSMCI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xFC) Version Register </p>

</div>
</div>
<a id="a80acb62e546f99c0fff6ba7147b12162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80acb62e546f99c0fff6ba7147b12162">&sect;&nbsp;</a></span>HSMCI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Hsmci::HSMCI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE4) Write Protection Mode Register </p>

</div>
</div>
<a id="a9b3f86585e79683fb98297b88cdbe908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b3f86585e79683fb98297b88cdbe908">&sect;&nbsp;</a></span>HSMCI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::HSMCI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_hsmci.xhtml" title="Hsmci hardware registers. ">Hsmci</a> Offset: 0xE8) Write Protection Status Register </p>

</div>
</div>
<a id="a4aca6150a9880fb70814970fd45521e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aca6150a9880fb70814970fd45521e8">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71ac97604541d14eb1ff70b5af4c1f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71ac97604541d14eb1ff70b5af4c1f3a">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a371c901cf117c34ae42e889f62ab86d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371c901cf117c34ae42e889f62ab86d8">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0745a3fd5151c995ae6218bdffef5e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0745a3fd5151c995ae6218bdffef5e38">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Hsmci::Reserved4[64]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__hsmci_8h_source.xhtml">component_hsmci.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
