
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <adler32_combine_>:
   0:	cmp	r2, #0
   4:	blt	b8 <adler32_combine_+0xb8>
   8:	movw	ip, #32881	; 0x8071
   c:	movt	ip, #32775	; 0x8007
  10:	strd	r4, [sp, #-16]!
  14:	str	r6, [sp, #8]
  18:	asr	r4, r2, #31
  1c:	uxth	r5, r0
  20:	str	lr, [sp, #12]
  24:	smull	lr, r6, ip, r2
  28:	movw	r3, #65521	; 0xfff1
  2c:	lsr	lr, r1, #16
  30:	uxtah	r1, r5, r1
  34:	add	r6, r6, r2
  38:	add	lr, lr, r0, lsr #16
  3c:	rsb	r0, r4, r6, asr #15
  40:	cmp	r1, #0
  44:	mls	r0, r3, r0, r2
  48:	mul	r5, r5, r0
  4c:	sub	lr, lr, r0
  50:	umull	r2, ip, ip, r5
  54:	lsr	ip, ip, #15
  58:	mls	ip, r3, ip, r5
  5c:	add	ip, lr, ip
  60:	add	r0, ip, r3
  64:	movweq	r3, #65520	; 0xfff0
  68:	beq	80 <adler32_combine_+0x80>
  6c:	sub	r3, r1, #1
  70:	movw	r2, #65520	; 0xfff0
  74:	cmp	r3, r2
  78:	subhi	r3, r1, #65280	; 0xff00
  7c:	subhi	r3, r3, #242	; 0xf2
  80:	movw	r2, #65505	; 0xffe1
  84:	movt	r2, #1
  88:	ldrd	r4, [sp]
  8c:	cmp	r0, r2
  90:	movw	r2, #65520	; 0xfff0
  94:	subhi	r0, ip, #65280	; 0xff00
  98:	ldr	r6, [sp, #8]
  9c:	add	sp, sp, #12
  a0:	subhi	r0, r0, #241	; 0xf1
  a4:	cmp	r0, r2
  a8:	subhi	r0, r0, #65280	; 0xff00
  ac:	subhi	r0, r0, #241	; 0xf1
  b0:	orr	r0, r3, r0, lsl #16
  b4:	pop	{pc}		; (ldr pc, [sp], #4)
  b8:	mvn	r0, #0
  bc:	bx	lr

000000c0 <coda_adler32>:
  c0:	cmp	r2, #1
  c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
  c8:	strd	r6, [sp, #8]
  cc:	strd	r8, [sp, #16]
  d0:	strd	sl, [sp, #24]
  d4:	str	lr, [sp, #32]
  d8:	lsr	lr, r0, #16
  dc:	uxth	r0, r0
  e0:	beq	290 <coda_adler32+0x1d0>
  e4:	cmp	r1, #0
  e8:	moveq	r0, #1
  ec:	beq	228 <coda_adler32+0x168>
  f0:	cmp	r2, #15
  f4:	bls	240 <coda_adler32+0x180>
  f8:	movw	r9, #5551	; 0x15af
  fc:	cmp	r2, r9
 100:	bls	2c8 <coda_adler32+0x208>
 104:	movw	r7, #32881	; 0x8071
 108:	movt	r7, #32775	; 0x8007
 10c:	add	r5, r1, #5568	; 0x15c0
 110:	movw	r8, #65521	; 0xfff1
 114:	movw	sl, #5552	; 0x15b0
 118:	sub	r6, r2, #5504	; 0x1580
 11c:	sub	ip, r5, #5504	; 0x1580
 120:	sub	r2, r6, #48	; 0x30
 124:	sub	ip, ip, #48	; 0x30
 128:	ldrb	r3, [ip, #-16]
 12c:	add	ip, ip, #16
 130:	ldrb	r4, [ip, #-31]	; 0xffffffe1
 134:	ldrb	r1, [ip, #-30]	; 0xffffffe2
 138:	add	r3, r3, r0
 13c:	ldrb	fp, [ip, #-29]	; 0xffffffe3
 140:	add	r0, r4, r3
 144:	ldrb	r4, [ip, #-28]	; 0xffffffe4
 148:	add	r3, r3, r0
 14c:	add	r1, r1, r0
 150:	ldrb	r0, [ip, #-27]	; 0xffffffe5
 154:	add	r3, r3, r1
 158:	add	r1, fp, r1
 15c:	ldrb	fp, [ip, #-26]	; 0xffffffe6
 160:	add	r3, r3, r1
 164:	add	r1, r4, r1
 168:	ldrb	r4, [ip, #-25]	; 0xffffffe7
 16c:	add	r3, r3, r1
 170:	add	r1, r0, r1
 174:	ldrb	r0, [ip, #-24]	; 0xffffffe8
 178:	add	r3, r3, r1
 17c:	add	r1, fp, r1
 180:	ldrb	fp, [ip, #-23]	; 0xffffffe9
 184:	add	r3, r3, r1
 188:	add	r1, r4, r1
 18c:	ldrb	r4, [ip, #-22]	; 0xffffffea
 190:	add	r3, r3, r1
 194:	add	r1, r0, r1
 198:	ldrb	r0, [ip, #-21]	; 0xffffffeb
 19c:	add	r3, r3, r1
 1a0:	add	r1, fp, r1
 1a4:	ldrb	fp, [ip, #-20]	; 0xffffffec
 1a8:	add	r3, r3, r1
 1ac:	add	r1, r4, r1
 1b0:	ldrb	r4, [ip, #-19]	; 0xffffffed
 1b4:	add	r3, r3, r1
 1b8:	add	r1, r0, r1
 1bc:	ldrb	r0, [ip, #-18]	; 0xffffffee
 1c0:	add	r3, r3, r1
 1c4:	add	r1, fp, r1
 1c8:	ldrb	fp, [ip, #-17]	; 0xffffffef
 1cc:	add	r3, r3, r1
 1d0:	cmp	r5, ip
 1d4:	add	r1, r4, r1
 1d8:	add	r3, r3, r1
 1dc:	add	r0, r0, r1
 1e0:	add	r3, r3, r0
 1e4:	add	r0, fp, r0
 1e8:	add	r3, r3, r0
 1ec:	add	lr, lr, r3
 1f0:	bne	128 <coda_adler32+0x68>
 1f4:	umull	r3, ip, r7, r0
 1f8:	cmp	r2, r9
 1fc:	sub	r1, r5, #16
 200:	umull	r4, r3, r7, lr
 204:	add	r5, r5, sl
 208:	lsr	ip, ip, #15
 20c:	lsr	r3, r3, #15
 210:	mls	r0, r8, ip, r0
 214:	mls	lr, r8, r3, lr
 218:	bhi	118 <coda_adler32+0x58>
 21c:	cmp	r2, #0
 220:	bne	2c0 <coda_adler32+0x200>
 224:	orr	r0, r0, lr, lsl #16
 228:	ldrd	r4, [sp]
 22c:	ldrd	r6, [sp, #8]
 230:	ldrd	r8, [sp, #16]
 234:	ldrd	sl, [sp, #24]
 238:	add	sp, sp, #32
 23c:	pop	{pc}		; (ldr pc, [sp], #4)
 240:	cmp	r2, #0
 244:	beq	260 <coda_adler32+0x1a0>
 248:	add	r2, r1, r2
 24c:	ldrb	r3, [r1], #1
 250:	add	r0, r0, r3
 254:	cmp	r1, r2
 258:	add	lr, lr, r0
 25c:	bne	24c <coda_adler32+0x18c>
 260:	movw	r3, #65520	; 0xfff0
 264:	movw	r2, #65521	; 0xfff1
 268:	cmp	r0, r3
 26c:	movw	r3, #32881	; 0x8071
 270:	movt	r3, #32775	; 0x8007
 274:	subhi	r0, r0, #65280	; 0xff00
 278:	subhi	r0, r0, #241	; 0xf1
 27c:	umull	r1, r3, r3, lr
 280:	lsr	r3, r3, #15
 284:	mls	lr, r2, r3, lr
 288:	orr	r0, r0, lr, lsl #16
 28c:	b	228 <coda_adler32+0x168>
 290:	ldrb	r2, [r1]
 294:	movw	r3, #65520	; 0xfff0
 298:	add	r0, r2, r0
 29c:	cmp	r0, r3
 2a0:	movw	r3, #65520	; 0xfff0
 2a4:	subhi	r0, r0, #65280	; 0xff00
 2a8:	subhi	r0, r0, #241	; 0xf1
 2ac:	add	lr, r0, lr
 2b0:	cmp	lr, r3
 2b4:	subhi	lr, lr, #65280	; 0xff00
 2b8:	subhi	lr, lr, #241	; 0xf1
 2bc:	b	224 <coda_adler32+0x164>
 2c0:	cmp	r2, #15
 2c4:	bls	408 <coda_adler32+0x348>
 2c8:	sub	r6, r2, #16
 2cc:	add	r5, r1, #32
 2d0:	lsr	r6, r6, #4
 2d4:	add	ip, r1, #16
 2d8:	lsl	r4, r6, #4
 2dc:	add	r5, r5, r4
 2e0:	ldrb	r3, [ip, #-16]
 2e4:	add	ip, ip, #16
 2e8:	ldrb	sl, [ip, #-31]	; 0xffffffe1
 2ec:	ldrb	r8, [ip, #-30]	; 0xffffffe2
 2f0:	add	r0, r3, r0
 2f4:	ldrb	r7, [ip, #-29]	; 0xffffffe3
 2f8:	add	sl, sl, r0
 2fc:	ldrb	r9, [ip, #-28]	; 0xffffffe4
 300:	add	r3, r0, sl
 304:	add	r0, r8, sl
 308:	ldrb	r8, [ip, #-27]	; 0xffffffe5
 30c:	add	r3, r3, r0
 310:	add	r7, r7, r0
 314:	ldrb	r0, [ip, #-26]	; 0xffffffe6
 318:	add	r3, r3, r7
 31c:	add	r9, r9, r7
 320:	ldrb	r7, [ip, #-25]	; 0xffffffe7
 324:	add	r3, r3, r9
 328:	add	r8, r8, r9
 32c:	ldrb	r9, [ip, #-24]	; 0xffffffe8
 330:	add	r3, r3, r8
 334:	add	r0, r0, r8
 338:	ldrb	r8, [ip, #-23]	; 0xffffffe9
 33c:	add	r3, r3, r0
 340:	add	r7, r7, r0
 344:	ldrb	r0, [ip, #-22]	; 0xffffffea
 348:	add	r3, r3, r7
 34c:	add	r9, r9, r7
 350:	ldrb	r7, [ip, #-21]	; 0xffffffeb
 354:	add	r3, r3, r9
 358:	add	r8, r8, r9
 35c:	ldrb	r9, [ip, #-20]	; 0xffffffec
 360:	add	r3, r3, r8
 364:	add	r0, r0, r8
 368:	ldrb	r8, [ip, #-19]	; 0xffffffed
 36c:	add	r3, r3, r0
 370:	add	r7, r7, r0
 374:	ldrb	r0, [ip, #-18]	; 0xffffffee
 378:	add	r3, r3, r7
 37c:	add	r9, r9, r7
 380:	ldrb	r7, [ip, #-17]	; 0xffffffef
 384:	add	r3, r3, r9
 388:	cmp	r5, ip
 38c:	add	r8, r8, r9
 390:	add	r3, r3, r8
 394:	add	r0, r0, r8
 398:	add	r3, r3, r0
 39c:	add	r0, r7, r0
 3a0:	add	r3, r3, r0
 3a4:	add	lr, lr, r3
 3a8:	bne	2e0 <coda_adler32+0x220>
 3ac:	add	r6, r6, #1
 3b0:	tst	r2, #15
 3b4:	sub	r2, r2, #17
 3b8:	add	r1, r1, r6, lsl #4
 3bc:	sub	r2, r2, r4
 3c0:	beq	3e0 <coda_adler32+0x320>
 3c4:	add	r2, r2, #1
 3c8:	add	r3, r1, r2
 3cc:	ldrb	r2, [r1], #1
 3d0:	add	r0, r0, r2
 3d4:	cmp	r1, r3
 3d8:	add	lr, lr, r0
 3dc:	bne	3cc <coda_adler32+0x30c>
 3e0:	movw	r3, #32881	; 0x8071
 3e4:	movt	r3, #32775	; 0x8007
 3e8:	movw	r1, #65521	; 0xfff1
 3ec:	umull	ip, r2, r3, r0
 3f0:	umull	ip, r3, r3, lr
 3f4:	lsr	r2, r2, #15
 3f8:	lsr	r3, r3, #15
 3fc:	mls	r0, r1, r2, r0
 400:	mls	lr, r1, r3, lr
 404:	b	224 <coda_adler32+0x164>
 408:	sub	r2, r6, #49	; 0x31
 40c:	b	3c4 <coda_adler32+0x304>

00000410 <coda_adler32_combine>:
 410:	b	0 <adler32_combine_>

00000414 <coda_adler32_combine64>:
 414:	b	0 <adler32_combine_>
