{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706868040322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706868040322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 11:00:40 2024 " "Processing started: Fri Feb  2 11:00:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706868040322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868040322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868040322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706868040439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_proyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_proyecto-rtl " "Found design unit 1: DE10_Standard_proyecto-rtl" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045091 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_proyecto " "Found entity 1: DE10_Standard_proyecto" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-ART_UART " "Found design unit 1: UART-ART_UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045092 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_UC-def_UART_UC " "Found design unit 1: UART_UC-def_UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045092 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_UC " "Found entity 1: UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706868045092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045092 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_proyecto " "Elaborating entity \"DE10_Standard_proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706868045108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_l DE10_Standard_proyecto.vhd(119) " "Verilog HDL or VHDL warning at DE10_Standard_proyecto.vhd(119): object \"reset_l\" assigned a value but never read" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706868045109 "|DE10_Standard_proyecto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_MAP " "Elaborating entity \"UART\" for hierarchy \"UART:UART_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "UART_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706868045109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_UC UART:UART_MAP\|UART_UC:UC " "Elaborating entity \"UART_UC\" for hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706868045110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ES UART_UC.vhd(53) " "VHDL Process Statement warning at UART_UC.vhd(53): signal \"ES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1706868045110 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bits UART_UC.vhd(30) " "VHDL Process Statement warning at UART_UC.vhd(30): inferring latch(es) for signal or variable \"bits\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES UART_UC.vhd(30) " "VHDL Process Statement warning at UART_UC.vhd(30): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e3 UART_UC.vhd(30) " "Inferred latch for \"ES.e3\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e2 UART_UC.vhd(30) " "Inferred latch for \"ES.e2\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e1 UART_UC.vhd(30) " "Inferred latch for \"ES.e1\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e0 UART_UC.vhd(30) " "Inferred latch for \"ES.e0\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[0\] UART_UC.vhd(30) " "Inferred latch for \"bits\[0\]\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[1\] UART_UC.vhd(30) " "Inferred latch for \"bits\[1\]\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bits\[2\] UART_UC.vhd(30) " "Inferred latch for \"bits\[2\]\" at UART_UC.vhd(30)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045111 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e2_114 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e2_114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e1 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e1" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706868045317 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706868045317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|bits\[0\] " "Latch UART:UART_MAP\|UART_UC:UC\|bits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|bits\[0\] " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|bits\[0\]" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706868045317 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706868045317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|bits\[1\] " "Latch UART:UART_MAP\|UART_UC:UC\|bits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e2 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e2" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706868045317 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706868045317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|bits\[2\] " "Latch UART:UART_MAP\|UART_UC:UC\|bits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e2 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e2" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706868045317 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706868045317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e1_124 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e1_124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e0 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e0" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1706868045317 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 30 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1706868045317 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706868045323 "|DE10_Standard_proyecto|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706868045323 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706868045358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706868045476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706868045476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706868045505 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706868045505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706868045505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706868045505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706868045508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  2 11:00:45 2024 " "Processing ended: Fri Feb  2 11:00:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706868045508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706868045508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706868045508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706868045508 ""}
