Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug 14 18:35:08 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   233 |
|    Minimum number of control sets                        |   233 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   233 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   215 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             259 |           46 |
| Yes          | No                    | No                     |            6726 |         1711 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en              |                   |                2 |              2 |
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              2 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              3 |
|  clk         | fsm6/fsm6_write_en              |                   |                1 |              3 |
|  clk         | fsm0/fsm0_write_en              |                   |                2 |              3 |
|  clk         | fsm2/fsm2_write_en              |                   |                1 |              3 |
|  clk         | fsm8/out_reg[1]_0[0]            |                   |                2 |              4 |
|  clk         | fsm8/E[0]                       |                   |                1 |              4 |
|  clk         | fsm1/j00_write_en               | fsm1/out_reg[0]_3 |                1 |              4 |
|  clk         | fsm8/fsm8_write_en              |                   |                2 |              4 |
|  clk         | fsm5/E[0]                       |                   |                1 |              4 |
|  clk         | fsm3/fsm3_write_en              |                   |                2 |              4 |
|  clk         | fsm7/j01_write_en               | fsm7/out_reg[1]_1 |                1 |              4 |
|  clk         | fsm7/i01_write_en               | fsm7/out_reg[0]_3 |                1 |              4 |
|  clk         |                                 | fsm5/out_reg[0]_1 |                4 |              4 |
|  clk         | fsm5/j_0_write_en               | fsm5/done_reg     |                1 |              4 |
|  clk         | fsm4/k0_write_en                | fsm4/out_reg[0]_5 |                1 |              4 |
|  clk         | fsm3/out_reg[1]_28              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_30              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_29              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_45              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[1]_27              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_26              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_25              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_24              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_23              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_22              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_21              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_46              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_35              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[1]_31              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_32              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_33              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_34              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_35              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_36              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_37              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_38              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_39              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_40              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_41              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_42              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_32              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_21              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_22              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_23              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_24              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_25              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_26              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_27              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_28              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_29              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_30              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_31              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_44              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[0]_33              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[0]_34              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_15              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_36              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_37              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_38              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_39              |                   |               23 |             32 |
|  clk         | fsm3/out_reg[0]_40              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[0]_41              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[0]_42              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[0]_43              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_8               |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_19              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_20              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_21              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_22              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_23              |                   |               23 |             32 |
|  clk         | fsm3/out_reg[3]_24              |                   |               23 |             32 |
|  clk         | fsm3/out_reg[3]_25              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_26              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_3               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_4               |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_5               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_6               |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_7               |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_18              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_9               |                   |               23 |             32 |
|  clk         | fsm3/t_0_write_en               |                   |                4 |             32 |
|  clk         | fsm5/bin_read0_0_write_en       |                   |                6 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en      |                   |               11 |             32 |
|  clk         | fsm6/B_sh_read0_0_write_en      |                   |               10 |             32 |
|  clk         | fsm8/alpha__0_write_en          |                   |               11 |             32 |
|  clk         | fsm8/beta__0_write_en           |                   |                9 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |                6 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                   |               12 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en |                   |                8 |             32 |
|  clk         | C_i_j_0/C_i_j_0_write_en        |                   |                9 |             32 |
|  clk         | fsm3/out_reg[2]_5               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_44              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_10              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_11              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_12              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_13              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_14              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_17              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_16              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_17              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_18              |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_19              |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_4               |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_43              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_6               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_7               |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_8               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_9               |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_10              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_11              |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_12              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_13              |                   |               27 |             32 |
|  clk         | fsm3/out_reg[3]_14              |                   |               26 |             32 |
|  clk         | fsm3/out_reg[3]_15              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_16              |                   |               24 |             32 |
|  clk         | fsm3/out_reg[3]_17              |                   |               29 |             32 |
|  clk         | fsm0/out_reg[1]_14              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_33              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[0]_4               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_5               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_6               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_7               |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_8               |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_9               |                   |               29 |             32 |
|  clk         | fsm0/out_reg[1]_0               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_1               |                   |               32 |             32 |
|  clk         | fsm0/out_reg[1]_10              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_11              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_12              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_13              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_32              |                   |               27 |             32 |
|  clk         | fsm0/out_reg[1]_15              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_16              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_17              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_18              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_19              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_2               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_20              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_21              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_22              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[1]_23              |                   |               29 |             32 |
|  clk         | fsm0/out_reg[1]_3               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_4               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_20              |                   |               30 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en     |                   |               23 |             32 |
|  clk         | fsm0/B_int_read0_0_write_en     |                   |               24 |             32 |
|  clk         | fsm0/out_reg[0]_10              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_11              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_12              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_13              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_14              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_15              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_16              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_17              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_18              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_19              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_2               |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_19              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_21              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_22              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[0]_23              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[0]_24              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_25              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_26              |                   |               26 |             32 |
|  clk         | fsm0/out_reg[0]_27              |                   |               27 |             32 |
|  clk         | fsm0/out_reg[0]_28              |                   |               29 |             32 |
|  clk         | fsm0/out_reg[0]_29              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[0]_3               |                   |               29 |             32 |
|  clk         | fsm0/out_reg[0]_30              |                   |               25 |             32 |
|  clk         | fsm0/out_reg[0]_31              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]_5               |                   |               26 |             32 |
|  clk         | fsm0/out_reg[3]_13              |                   |               25 |             32 |
|  clk         | fsm0/out_reg[3]_14              |                   |               25 |             32 |
|  clk         | fsm0/out_reg[3]_15              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[3]_16              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[3]_17              |                   |               27 |             32 |
|  clk         | fsm0/out_reg[3]_18              |                   |               27 |             32 |
|  clk         | fsm0/out_reg[3]_19              |                   |               26 |             32 |
|  clk         | fsm0/out_reg[3]_2               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[3]_20              |                   |               26 |             32 |
|  clk         | fsm0/out_reg[3]_21              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]_22              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]_3               |                   |               29 |             32 |
|  clk         | fsm0/out_reg[3]_4               |                   |               27 |             32 |
|  clk         | fsm0/out_reg[1]_6               |                   |               29 |             32 |
|  clk         | fsm0/out_reg[3]_6               |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]_7               |                   |               27 |             32 |
|  clk         | fsm0/out_reg[3]_8               |                   |               27 |             32 |
|  clk         | fsm0/out_reg[3]_9               |                   |               29 |             32 |
|  clk         | fsm3/A_j2_k_0_write_en          |                   |               32 |             32 |
|  clk         | fsm3/A_read0_0_write_en         |                   |               11 |             32 |
|  clk         | fsm3/B_i_k_0_write_en           |                   |               32 |             32 |
|  clk         | fsm3/B_read0_0_write_en         |                   |               16 |             32 |
|  clk         | fsm3/out_reg[0]_15              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_16              |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_18              |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_20              |                   |               30 |             32 |
|  clk         | fsm0/out_reg[3]_11              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[1]_5               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[1]_7               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_8               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[1]_9               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_0               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_1               |                   |               32 |             32 |
|  clk         | fsm0/out_reg[2]_10              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_11              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_12              |                   |               32 |             32 |
|  clk         | fsm0/out_reg[2]_13              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_14              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_15              |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_3               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[3]_12              |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]_10              |                   |               29 |             32 |
|  clk         | fsm0/out_reg[3]_1               |                   |               25 |             32 |
|  clk         | fsm0/out_reg[3]_0               |                   |               24 |             32 |
|  clk         | fsm0/out_reg[3]                 |                   |               27 |             32 |
|  clk         | fsm0/out_reg[2]_9               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_8               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_7               |                   |               31 |             32 |
|  clk         | fsm0/out_reg[2]_6               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_5               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_4               |                   |               30 |             32 |
|  clk         | fsm0/out_reg[2]_2               |                   |               31 |             32 |
|  clk         |                                 | mult_pipe3/p_0_in |               12 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |                8 |             51 |
|  clk         |                                 | fsm5/RSTP         |                9 |             51 |
|  clk         |                                 | fsm3/RSTP         |                8 |             51 |
|  clk         |                                 | mult_pipe4/p_0_in |                7 |             51 |
|  clk         |                                 |                   |               31 |             52 |
+--------------+---------------------------------+-------------------+------------------+----------------+


