{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:39:58 2015 " "Info: Processing started: Thu May 14 17:39:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycleCPU -c SingleCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleCPU EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SingleCycleCPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 3086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 78 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 78 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[15\] " "Info: Pin Result\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[15] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[14\] " "Info: Pin Result\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[14] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[13\] " "Info: Pin Result\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[13] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[12\] " "Info: Pin Result\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[12] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[11\] " "Info: Pin Result\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[11] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[10\] " "Info: Pin Result\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[10] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[9\] " "Info: Pin Result\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[9] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[8\] " "Info: Pin Result\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[8] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[7\] " "Info: Pin Result\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[7] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[6\] " "Info: Pin Result\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[6] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[5\] " "Info: Pin Result\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[5] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[4\] " "Info: Pin Result\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[4] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[3\] " "Info: Pin Result\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[3] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[2\] " "Info: Pin Result\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[2] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[1\] " "Info: Pin Result\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[1] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Result\[0\] " "Info: Pin Result\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Result[0] } } } { "CPU.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/CPU.bdf" { { 200 1192 1368 216 "Result\[15..0\]" "" } } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 1296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst10\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst10|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2521 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst11\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst11|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2538 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst12\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst12|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2517 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst13\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst13|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2534 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst14\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst14|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2519 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst15\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst15|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2536 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst16\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst16|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2523 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst17\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst17|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2540 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst1\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst1|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2528 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst2\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst2|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst3\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst3|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2532 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst6\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst6|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2512 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst7\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst7|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2509 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst8\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst8|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2506 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst9\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst9|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2514 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0  " "Info: Automatically promoted node sram_chip:inst1\|sram_register:inst\|sram_cell:cell0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst|sram_cell:cell0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/" 0 { } { { 0 { 0 ""} 0 2530 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 16 42 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 45 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.545 ns register register " "Info: Estimated most critical path is register to register delay of 14.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1 1 REG LAB_X21_Y20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y20; Fanout = 3; REG Node = 'sram_chip:inst1\|sram_register:inst16\|sram_cell:cell1\|Master_Slave_DFF:cell\|D_Latch:Slave\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.419 ns) 0.755 ns sram_chip:inst1\|DataOutB\[1\]~13 2 COMB LAB_X22_Y20 1 " "Info: 2: + IC(0.336 ns) + CELL(0.419 ns) = 0.755 ns; Loc. = LAB_X22_Y20; Fanout = 1; COMB Node = 'sram_chip:inst1\|DataOutB\[1\]~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 sram_chip:inst1|DataOutB[1]~13 } "NODE_NAME" } } { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 208 1256 1432 224 "DataOutB\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 1.797 ns sram_chip:inst1\|DataOutB\[1\]~14 3 COMB LAB_X22_Y19 1 " "Info: 3: + IC(0.767 ns) + CELL(0.275 ns) = 1.797 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'sram_chip:inst1\|DataOutB\[1\]~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { sram_chip:inst1|DataOutB[1]~13 sram_chip:inst1|DataOutB[1]~14 } "NODE_NAME" } } { "sram_chip.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/sram_chip.bdf" { { 208 1256 1432 224 "DataOutB\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.358 ns addsub16:inst\|xorGate:GX1\|f~5 4 COMB LAB_X22_Y19 1 " "Info: 4: + IC(0.290 ns) + CELL(0.271 ns) = 2.358 ns; Loc. = LAB_X22_Y19; Fanout = 1; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { sram_chip:inst1|DataOutB[1]~14 addsub16:inst|xorGate:GX1|f~5 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.923 ns addsub16:inst\|xorGate:GX1\|f~6 5 COMB LAB_X22_Y19 2 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.923 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|xorGate:GX1\|f~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.150 ns) 4.510 ns addsub16:inst\|full_adder:FA1\|cout~0 6 COMB LAB_X33_Y19 2 " "Info: 6: + IC(1.437 ns) + CELL(0.150 ns) = 4.510 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA1\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.075 ns addsub16:inst\|full_adder:FA2\|cout~0 7 COMB LAB_X33_Y19 2 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 5.075 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA2\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.640 ns addsub16:inst\|full_adder:FA3\|cout~0 8 COMB LAB_X33_Y19 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.640 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA3\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.205 ns addsub16:inst\|full_adder:FA4\|cout~0 9 COMB LAB_X33_Y19 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.205 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA4\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.770 ns addsub16:inst\|full_adder:FA5\|cout~0 10 COMB LAB_X33_Y19 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 6.770 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA5\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.335 ns addsub16:inst\|full_adder:FA6\|cout~0 11 COMB LAB_X33_Y19 2 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 7.335 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA6\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.900 ns addsub16:inst\|full_adder:FA7\|cout~0 12 COMB LAB_X33_Y19 2 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 7.900 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA7\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.465 ns addsub16:inst\|full_adder:FA8\|cout~0 13 COMB LAB_X33_Y19 2 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 8.465 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA8\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.150 ns) 10.103 ns addsub16:inst\|full_adder:FA9\|cout~0 14 COMB LAB_X41_Y17 2 " "Info: 14: + IC(1.488 ns) + CELL(0.150 ns) = 10.103 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA9\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 10.668 ns addsub16:inst\|full_adder:FA10\|cout~0 15 COMB LAB_X41_Y17 2 " "Info: 15: + IC(0.415 ns) + CELL(0.150 ns) = 10.668 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA10\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.233 ns addsub16:inst\|full_adder:FA11\|cout~0 16 COMB LAB_X41_Y17 2 " "Info: 16: + IC(0.415 ns) + CELL(0.150 ns) = 11.233 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA11\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 11.798 ns addsub16:inst\|full_adder:FA12\|cout~0 17 COMB LAB_X41_Y17 2 " "Info: 17: + IC(0.415 ns) + CELL(0.150 ns) = 11.798 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA12\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.363 ns addsub16:inst\|full_adder:FA13\|cout~0 18 COMB LAB_X41_Y17 3 " "Info: 18: + IC(0.415 ns) + CELL(0.150 ns) = 12.363 ns; Loc. = LAB_X41_Y17; Fanout = 3; COMB Node = 'addsub16:inst\|full_adder:FA13\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 12.928 ns addsub16:inst\|full_adder:FA14\|cout~0 19 COMB LAB_X41_Y17 2 " "Info: 19: + IC(0.415 ns) + CELL(0.150 ns) = 12.928 ns; Loc. = LAB_X41_Y17; Fanout = 2; COMB Node = 'addsub16:inst\|full_adder:FA14\|cout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 } "NODE_NAME" } } { "addsub16.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/addsub16.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 13.493 ns mux16:inst7\|Output\[15\]~23 20 COMB LAB_X41_Y17 16 " "Info: 20: + IC(0.290 ns) + CELL(0.275 ns) = 13.493 ns; Loc. = LAB_X41_Y17; Fanout = 16; COMB Node = 'mux16:inst7\|Output\[15\]~23'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 } "NODE_NAME" } } { "mux16.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/mux16.bdf" { { 208 720 896 224 "Output\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 14.545 ns sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1 21 REG LAB_X40_Y19 1 " "Info: 21: + IC(0.902 ns) + CELL(0.150 ns) = 14.545 ns; Loc. = LAB_X40_Y19; Fanout = 1; REG Node = 'sram_chip:inst1\|sram_register:inst2\|sram_cell:cell15\|Master_Slave_DFF:cell\|D_Latch:Master\|Q~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } } { "D_Latch.vhd" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab3_SingleCycleCPU/D_Latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.640 ns ( 25.03 % ) " "Info: Total cell delay = 3.640 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.905 ns ( 74.97 % ) " "Info: Total interconnect delay = 10.905 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.545 ns" { sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 sram_chip:inst1|DataOutB[1]~13 sram_chip:inst1|DataOutB[1]~14 addsub16:inst|xorGate:GX1|f~5 addsub16:inst|xorGate:GX1|f~6 addsub16:inst|full_adder:FA1|cout~0 addsub16:inst|full_adder:FA2|cout~0 addsub16:inst|full_adder:FA3|cout~0 addsub16:inst|full_adder:FA4|cout~0 addsub16:inst|full_adder:FA5|cout~0 addsub16:inst|full_adder:FA6|cout~0 addsub16:inst|full_adder:FA7|cout~0 addsub16:inst|full_adder:FA8|cout~0 addsub16:inst|full_adder:FA9|cout~0 addsub16:inst|full_adder:FA10|cout~0 addsub16:inst|full_adder:FA11|cout~0 addsub16:inst|full_adder:FA12|cout~0 addsub16:inst|full_adder:FA13|cout~0 addsub16:inst|full_adder:FA14|cout~0 mux16:inst7|Output[15]~23 sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 4091 " "Info: 1 (of 4091) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Warning: Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[15\] 0 " "Info: Pin \"busW\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[14\] 0 " "Info: Pin \"busW\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[13\] 0 " "Info: Pin \"busW\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[12\] 0 " "Info: Pin \"busW\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[11\] 0 " "Info: Pin \"busW\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[10\] 0 " "Info: Pin \"busW\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[9\] 0 " "Info: Pin \"busW\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[8\] 0 " "Info: Pin \"busW\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[7\] 0 " "Info: Pin \"busW\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[6\] 0 " "Info: Pin \"busW\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[5\] 0 " "Info: Pin \"busW\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[4\] 0 " "Info: Pin \"busW\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[3\] 0 " "Info: Pin \"busW\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[2\] 0 " "Info: Pin \"busW\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[1\] 0 " "Info: Pin \"busW\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busW\[0\] 0 " "Info: Pin \"busW\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[6\] 0 " "Info: Pin \"Hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[5\] 0 " "Info: Pin \"Hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[4\] 0 " "Info: Pin \"Hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[3\] 0 " "Info: Pin \"Hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[2\] 0 " "Info: Pin \"Hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[1\] 0 " "Info: Pin \"Hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex0\[0\] 0 " "Info: Pin \"Hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[6\] 0 " "Info: Pin \"Hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[5\] 0 " "Info: Pin \"Hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[4\] 0 " "Info: Pin \"Hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[3\] 0 " "Info: Pin \"Hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[2\] 0 " "Info: Pin \"Hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[1\] 0 " "Info: Pin \"Hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex1\[0\] 0 " "Info: Pin \"Hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[6\] 0 " "Info: Pin \"Hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[5\] 0 " "Info: Pin \"Hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[4\] 0 " "Info: Pin \"Hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[3\] 0 " "Info: Pin \"Hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[2\] 0 " "Info: Pin \"Hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[1\] 0 " "Info: Pin \"Hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex2\[0\] 0 " "Info: Pin \"Hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[6\] 0 " "Info: Pin \"Hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[5\] 0 " "Info: Pin \"Hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[4\] 0 " "Info: Pin \"Hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[3\] 0 " "Info: Pin \"Hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[2\] 0 " "Info: Pin \"Hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[1\] 0 " "Info: Pin \"Hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hex3\[0\] 0 " "Info: Pin \"Hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[15\] 0 " "Info: Pin \"Result\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[14\] 0 " "Info: Pin \"Result\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[13\] 0 " "Info: Pin \"Result\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[12\] 0 " "Info: Pin \"Result\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[11\] 0 " "Info: Pin \"Result\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[10\] 0 " "Info: Pin \"Result\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[9\] 0 " "Info: Pin \"Result\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[8\] 0 " "Info: Pin \"Result\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[7\] 0 " "Info: Pin \"Result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[6\] 0 " "Info: Pin \"Result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[5\] 0 " "Info: Pin \"Result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[4\] 0 " "Info: Pin \"Result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[3\] 0 " "Info: Pin \"Result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[2\] 0 " "Info: Pin \"Result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[1\] 0 " "Info: Pin \"Result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Result\[0\] 0 " "Info: Pin \"Result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:40:32 2015 " "Info: Processing ended: Thu May 14 17:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Info: Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
