{
    "dse_range_max": 0.8,
    "dse_range_min": 0.7,
    "partition_strategy": "flat",
    "port_pre_assignments": {
        ".*final_out.*": "HBM[16]",
        ".*final_out_dist_.*": "HBM[16]",
        ".*final_out_id_.*": "HBM[16]",
        ".*in_0_.*": "HBM[0]",
        ".*in_10_.*": "HBM[0]",
        ".*in_11_.*": "HBM[0]",
        ".*in_12_.*": "HBM[0]",
        ".*in_13_.*": "HBM[0]",
        ".*in_14_.*": "HBM[0]",
        ".*in_15_.*": "HBM[0]",
        ".*in_16_.*": "HBM[16]",
        ".*in_17_.*": "HBM[16]",
        ".*in_18_.*": "HBM[16]",
        ".*in_19_.*": "HBM[16]",
        ".*in_1_.*": "HBM[0]",
        ".*in_20_.*": "HBM[16]",
        ".*in_21_.*": "HBM[16]",
        ".*in_22_.*": "HBM[16]",
        ".*in_23_.*": "HBM[16]",
        ".*in_24_.*": "HBM[16]",
        ".*in_25_.*": "HBM[16]",
        ".*in_26_.*": "HBM[16]",
        ".*in_2_.*": "HBM[0]",
        ".*in_3_.*": "HBM[0]",
        ".*in_4_.*": "HBM[0]",
        ".*in_5_.*": "HBM[0]",
        ".*in_6_.*": "HBM[0]",
        ".*in_7_.*": "HBM[0]",
        ".*in_8_.*": "HBM[0]",
        ".*in_9_.*": "HBM[0]",
        "ap_clk": "CLK_RST",
        "ap_rst_n": "CLK_RST",
        "interrupt": "CLK_RST",
        "s_axi_control_.*": "S_AXI_CONTROL"
    }
}
