{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:04:23 2018 " "Info: Processing started: Sat Mar 10 11:04:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CH10_DHT11_1 -c CH10_DHT11_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CH10_DHT11_1 -c CH10_DHT11_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CH10_DHT11_1 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CH10_DHT11_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[0\]\|combout " "Warning: Node \"LCMx\[0\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[1\]\|combout " "Warning: Node \"LCMx\[1\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[1\]\[0\]~latch\|combout " "Warning: Node \"LCM_com_data\[1\]\[0\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[3\]\[3\]~latch\|combout " "Warning: Node \"LCM_com_data\[3\]\[3\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[14\]\[6\]~latch\|combout " "Warning: Node \"LCM_com_data\[14\]\[6\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[1\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[1\]\[0\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[16\]\[3\]~latch\|combout " "Warning: Node \"LCM_com_data\[16\]\[3\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[17\]\[2\]~latch\|combout " "Warning: Node \"LCM_com_data\[17\]\[2\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[16\]\[2\]~latch\|combout " "Warning: Node \"LCM_com_data\[16\]\[2\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[17\]\[1\]~latch\|combout " "Warning: Node \"LCM_com_data\[17\]\[1\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[16\]\[1\]~latch\|combout " "Warning: Node \"LCM_com_data\[16\]\[1\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[13\]\[2\]~latch\|combout " "Warning: Node \"LCM_com_data\[13\]\[2\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[12\]\[5\]~latch\|combout " "Warning: Node \"LCM_com_data\[12\]\[5\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[17\]\[3\]~latch\|combout " "Warning: Node \"LCM_com_data\[17\]\[3\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[16\]\[0\]~latch\|combout " "Warning: Node \"LCM_com_data\[16\]\[0\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[17\]\[0\]~latch\|combout " "Warning: Node \"LCM_com_data\[17\]\[0\]~latch\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[16\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[16\]\[3\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[2\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[16\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[16\]\[2\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[1\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[16\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[16\]\[1\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[3\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[16\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[16\]\[0\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[0\]\|combout\" is a latch" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[0\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[0\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[1\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[1\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[2\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[2\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[3\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[3\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|RSo~latch\|combout " "Warning: Node \"LCMset\|RSo~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH10_DHT11_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH10_DHT11_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[17\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[5\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[17\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[5\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[5\]  " "Info: Automatically promoted node FD\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[5\]~25 " "Info: Destination node FD\[5\]~25" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[5]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[0\]  " "Info: Automatically promoted node FD\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[1\]~17 " "Info: Destination node FD\[1\]~17" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[1]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[0\]~51 " "Info: Destination node FD\[0\]~51" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[0]~51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[7\]  " "Info: Automatically promoted node FD\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[7\]~29 " "Info: Destination node FD\[7\]~29" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[7]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_P~6  " "Info: Automatically promoted node LCM_P~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[3\]\[3\]~head_lut " "Info: Destination node LCM_com_data\[3\]\[3\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[3][3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[1\]\[0\]~head_lut " "Info: Destination node LCM_com_data\[1\]\[0\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[1][0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LN~head_lut " "Info: Destination node LN~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 102 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LN~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data2\[20\]\[1\]~0 " "Info: Destination node LCM_com_data2\[20\]\[1\]~0" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data2[20][1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[19\]\[7\]~head_lut " "Info: Destination node LCM_com_data\[19\]\[7\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[19][7]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[16\]\[7\]~head_lut " "Info: Destination node LCM_com_data\[16\]\[7\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[16][7]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[18\]\[0\]~head_lut " "Info: Destination node LCM_com_data\[18\]\[0\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[18][0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[14\]\[6\]~head_lut " "Info: Destination node LCM_com_data\[14\]\[6\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[14][6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[12\]\[5\]~head_lut " "Info: Destination node LCM_com_data\[12\]\[5\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[12][5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[13\]\[2\]~head_lut " "Info: Destination node LCM_com_data\[13\]\[2\]~head_lut" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[13][2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_P~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[17\]  " "Info: Automatically promoted node FD\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[17\]~49 " "Info: Destination node FD\[17\]~49" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[17]~49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 924 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM\[0\] " "Info: Destination node LCM\[0\]" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM\[1\] " "Info: Destination node LCM\[1\]" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 209 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_com_data2\[20\]\[1\]~0  " "Info: Automatically promoted node LCM_com_data2\[20\]\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data2[20][1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_RESET  " "Info: Automatically promoted node LCM_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|RSo~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|RSo~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|RSo~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_RESET~0 " "Info: Destination node LCM_RESET~0" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_RESET~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[16\]\[0\]~5 " "Info: Destination node LCM_com_data\[16\]\[0\]~5" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[16][0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[0\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[0\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[1\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[1\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[2\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[2\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[3\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[3\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/lcm_4bit_driver.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS~4 " "Info: Destination node RS~4" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS~5 " "Info: Destination node RS~5" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_INI\[1\]~4 " "Info: Destination node LCM_INI\[1\]~4" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 159 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_INI[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Info: Automatically promoted node rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "times\[10\]~13 " "Info: Destination node times\[10\]~13" {  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 121 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { times[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch10_dht11_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/ch10_dht11_1.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH10/CH10_DHT11_1/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Info: Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:04:28 2018 " "Info: Processing ended: Sat Mar 10 11:04:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
