/*******************************************************************
* Copyright (C) 2010 - 2020 Xilinx, Inc. All rights reserved.
* SPDX-License-Identifier: MIT
*******************************************************************/


#include "xparameters.h"
#include "xclk_wiz.h"

/*
* The configuration table for devices
*/

XClk_Wiz_Config XClk_Wiz_ConfigTable[] =
{
	{
		XPAR_CLK_MONITOR_DEVICE_ID,
		XPAR_CLK_MONITOR_BASEADDR,
		XPAR_CLK_MONITOR_ENABLE_CLOCK_MONITOR,
		XPAR_CLK_MONITOR_ENABLE_USER_CLOCK0,
		XPAR_CLK_MONITOR_ENABLE_USER_CLOCK1,
		XPAR_CLK_MONITOR_ENABLE_USER_CLOCK2,
		XPAR_CLK_MONITOR_ENABLE_USER_CLOCK3,
		XPAR_CLK_MONITOR_REF_CLK_FREQ,
		XPAR_CLK_MONITOR_USER_CLK_FREQ0,
		XPAR_CLK_MONITOR_USER_CLK_FREQ1,
		XPAR_CLK_MONITOR_USER_CLK_FREQ2,
		XPAR_CLK_MONITOR_USER_CLK_FREQ3,
		XPAR_CLK_MONITOR_PRECISION,
		XPAR_CLK_MONITOR_ENABLE_PLL0,
		XPAR_CLK_MONITOR_ENABLE_PLL1
	},
	{
		XPAR_CLK_WIZ_DYN_RECONFIG_DEVICE_ID,
		XPAR_CLK_WIZ_DYN_RECONFIG_BASEADDR,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_CLOCK_MONITOR,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_USER_CLOCK0,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_USER_CLOCK1,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_USER_CLOCK2,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_USER_CLOCK3,
		XPAR_CLK_WIZ_DYN_RECONFIG_REF_CLK_FREQ,
		XPAR_CLK_WIZ_DYN_RECONFIG_USER_CLK_FREQ0,
		XPAR_CLK_WIZ_DYN_RECONFIG_USER_CLK_FREQ1,
		XPAR_CLK_WIZ_DYN_RECONFIG_USER_CLK_FREQ2,
		XPAR_CLK_WIZ_DYN_RECONFIG_USER_CLK_FREQ3,
		XPAR_CLK_WIZ_DYN_RECONFIG_PRECISION,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_PLL0,
		XPAR_CLK_WIZ_DYN_RECONFIG_ENABLE_PLL1
	}
};
