
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002422  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000124  00800060  00002422  000024b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000006  00800184  00800184  000025da  2**0
                  ALLOC
  3 .stab         000026c4  00000000  00000000  000025dc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000172b  00000000  00000000  00004ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  000063cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000658b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000679f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  00008db1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0000a27f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0000b58c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0000b76c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0000ba73  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c48d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 04 0f 	jmp	0x1e08	; 0x1e08 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e2       	ldi	r30, 0x22	; 34
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 38       	cpi	r26, 0x84	; 132
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 e8       	ldi	r26, 0x84	; 132
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 38       	cpi	r26, 0x8A	; 138
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 07 	call	0xeea	; 0xeea <main>
      8a:	0c 94 0f 12 	jmp	0x241e	; 0x241e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 cf 11 	jmp	0x239e	; 0x239e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 eb 11 	jmp	0x23d6	; 0x23d6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 f7 11 	jmp	0x23ee	; 0x23ee <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 f7 11 	jmp	0x23ee	; 0x23ee <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 cf 11 	jmp	0x239e	; 0x239e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 eb 11 	jmp	0x23d6	; 0x23d6 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 f3 11 	jmp	0x23e6	; 0x23e6 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 f7 11 	jmp	0x23ee	; 0x23ee <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 f7 11 	jmp	0x23ee	; 0x23ee <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 db 11 	jmp	0x23b6	; 0x23b6 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 f7 11 	jmp	0x23ee	; 0x23ee <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 d8 11 	jmp	0x23b0	; 0x23b0 <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 f4 11 	jmp	0x23e8	; 0x23e8 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 df 11 	jmp	0x23be	; 0x23be <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 fb 11 	jmp	0x23f6	; 0x23f6 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 d7 11 	jmp	0x23ae	; 0x23ae <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 f3 11 	jmp	0x23e6	; 0x23e6 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <main>:
/*******************************************************************************
 *                               CONTROL ECU MAIN                              *
 *******************************************************************************/

int main()
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	ad 97       	sbiw	r28, 0x2d	; 45
     ef4:	0f b6       	in	r0, 0x3f	; 63
     ef6:	f8 94       	cli
     ef8:	de bf       	out	0x3e, r29	; 62
     efa:	0f be       	out	0x3f, r0	; 63
     efc:	cd bf       	out	0x3d, r28	; 61
	    UART_Config.baud_rate= 9600;
		UART_Config.bit_data = EIGHT_BIT_FRAME;
		UART_Config.parity= DISABLE_PARITY;
		UART_Config.stop_bit=ONE_STOP_BIT;
	 */
	UART_ConfigType config_UART = {EIGHT_BIT_FRAME, DISABLE_PARITY, ONE_STOP_BIT, 9600};
     efe:	ce 01       	movw	r24, r28
     f00:	04 96       	adiw	r24, 0x04	; 4
     f02:	9b 8f       	std	Y+27, r25	; 0x1b
     f04:	8a 8f       	std	Y+26, r24	; 0x1a
     f06:	ef e7       	ldi	r30, 0x7F	; 127
     f08:	f1 e0       	ldi	r31, 0x01	; 1
     f0a:	fd 8f       	std	Y+29, r31	; 0x1d
     f0c:	ec 8f       	std	Y+28, r30	; 0x1c
     f0e:	f5 e0       	ldi	r31, 0x05	; 5
     f10:	fe 8f       	std	Y+30, r31	; 0x1e
     f12:	ec 8d       	ldd	r30, Y+28	; 0x1c
     f14:	fd 8d       	ldd	r31, Y+29	; 0x1d
     f16:	00 80       	ld	r0, Z
     f18:	8c 8d       	ldd	r24, Y+28	; 0x1c
     f1a:	9d 8d       	ldd	r25, Y+29	; 0x1d
     f1c:	01 96       	adiw	r24, 0x01	; 1
     f1e:	9d 8f       	std	Y+29, r25	; 0x1d
     f20:	8c 8f       	std	Y+28, r24	; 0x1c
     f22:	ea 8d       	ldd	r30, Y+26	; 0x1a
     f24:	fb 8d       	ldd	r31, Y+27	; 0x1b
     f26:	00 82       	st	Z, r0
     f28:	8a 8d       	ldd	r24, Y+26	; 0x1a
     f2a:	9b 8d       	ldd	r25, Y+27	; 0x1b
     f2c:	01 96       	adiw	r24, 0x01	; 1
     f2e:	9b 8f       	std	Y+27, r25	; 0x1b
     f30:	8a 8f       	std	Y+26, r24	; 0x1a
     f32:	9e 8d       	ldd	r25, Y+30	; 0x1e
     f34:	91 50       	subi	r25, 0x01	; 1
     f36:	9e 8f       	std	Y+30, r25	; 0x1e
     f38:	ee 8d       	ldd	r30, Y+30	; 0x1e
     f3a:	ee 23       	and	r30, r30
     f3c:	51 f7       	brne	.-44     	; 0xf12 <main+0x28>
	g_Timer1Config.initial_value=0;      ----> value counter starts counting from
	g_Timer1Config.compare_value=46836;  ----> setting value of compare match register of timer1
	g_Timer1Config.mode=CTC_OCR1A;       ----> configure timer1 to work in compare mode using channel A
	g_Timer1Config.prescaler= F_CPU_1024;  ----> use prescaler of 64
	 */
	Timer1_ConfigType Timer1_Config_Motor = {0,46875,F_CPU_64, CTC_OCR1A};
     f3e:	ce 01       	movw	r24, r28
     f40:	09 96       	adiw	r24, 0x09	; 9
     f42:	98 a3       	std	Y+32, r25	; 0x20
     f44:	8f 8f       	std	Y+31, r24	; 0x1f
     f46:	e9 e7       	ldi	r30, 0x79	; 121
     f48:	f1 e0       	ldi	r31, 0x01	; 1
     f4a:	fa a3       	std	Y+34, r31	; 0x22
     f4c:	e9 a3       	std	Y+33, r30	; 0x21
     f4e:	f6 e0       	ldi	r31, 0x06	; 6
     f50:	fb a3       	std	Y+35, r31	; 0x23
     f52:	e9 a1       	ldd	r30, Y+33	; 0x21
     f54:	fa a1       	ldd	r31, Y+34	; 0x22
     f56:	00 80       	ld	r0, Z
     f58:	89 a1       	ldd	r24, Y+33	; 0x21
     f5a:	9a a1       	ldd	r25, Y+34	; 0x22
     f5c:	01 96       	adiw	r24, 0x01	; 1
     f5e:	9a a3       	std	Y+34, r25	; 0x22
     f60:	89 a3       	std	Y+33, r24	; 0x21
     f62:	ef 8d       	ldd	r30, Y+31	; 0x1f
     f64:	f8 a1       	ldd	r31, Y+32	; 0x20
     f66:	00 82       	st	Z, r0
     f68:	8f 8d       	ldd	r24, Y+31	; 0x1f
     f6a:	98 a1       	ldd	r25, Y+32	; 0x20
     f6c:	01 96       	adiw	r24, 0x01	; 1
     f6e:	98 a3       	std	Y+32, r25	; 0x20
     f70:	8f 8f       	std	Y+31, r24	; 0x1f
     f72:	9b a1       	ldd	r25, Y+35	; 0x23
     f74:	91 50       	subi	r25, 0x01	; 1
     f76:	9b a3       	std	Y+35, r25	; 0x23
     f78:	eb a1       	ldd	r30, Y+35	; 0x23
     f7a:	ee 23       	and	r30, r30
     f7c:	51 f7       	brne	.-44     	; 0xf52 <main+0x68>
		 g_Timer1Config.initial_value=0;      ----> value counter starts counting from
	     g_Timer1Config.compare_value=58536;  ----> setting value of compare match register of timer1
		 g_Timer1Config.mode= CTC_OCR1A;      ----> configure timer1 to work in compare mode using channel A
		 g_Timer1Config.prescaler= F_CPU_1024;----> use prescaler of 1024
	 */
	Timer1_ConfigType Timer1_Config_Buzzer = {0,58536,F_CPU_1024,CTC_OCR1A};
     f7e:	ce 01       	movw	r24, r28
     f80:	0f 96       	adiw	r24, 0x0f	; 15
     f82:	9d a3       	std	Y+37, r25	; 0x25
     f84:	8c a3       	std	Y+36, r24	; 0x24
     f86:	e3 e7       	ldi	r30, 0x73	; 115
     f88:	f1 e0       	ldi	r31, 0x01	; 1
     f8a:	ff a3       	std	Y+39, r31	; 0x27
     f8c:	ee a3       	std	Y+38, r30	; 0x26
     f8e:	f6 e0       	ldi	r31, 0x06	; 6
     f90:	f8 a7       	std	Y+40, r31	; 0x28
     f92:	ee a1       	ldd	r30, Y+38	; 0x26
     f94:	ff a1       	ldd	r31, Y+39	; 0x27
     f96:	00 80       	ld	r0, Z
     f98:	8e a1       	ldd	r24, Y+38	; 0x26
     f9a:	9f a1       	ldd	r25, Y+39	; 0x27
     f9c:	01 96       	adiw	r24, 0x01	; 1
     f9e:	9f a3       	std	Y+39, r25	; 0x27
     fa0:	8e a3       	std	Y+38, r24	; 0x26
     fa2:	ec a1       	ldd	r30, Y+36	; 0x24
     fa4:	fd a1       	ldd	r31, Y+37	; 0x25
     fa6:	00 82       	st	Z, r0
     fa8:	8c a1       	ldd	r24, Y+36	; 0x24
     faa:	9d a1       	ldd	r25, Y+37	; 0x25
     fac:	01 96       	adiw	r24, 0x01	; 1
     fae:	9d a3       	std	Y+37, r25	; 0x25
     fb0:	8c a3       	std	Y+36, r24	; 0x24
     fb2:	98 a5       	ldd	r25, Y+40	; 0x28
     fb4:	91 50       	subi	r25, 0x01	; 1
     fb6:	98 a7       	std	Y+40, r25	; 0x28
     fb8:	e8 a5       	ldd	r30, Y+40	; 0x28
     fba:	ee 23       	and	r30, r30
     fbc:	51 f7       	brne	.-44     	; 0xf92 <main+0xa8>
	/* Configuration of EEPROM:
	 * 0x33 ---->  address of the slave device.
	 * FAST_MODE ---> the bit rate
	 * */
	TWI_ConfigType g_TWI_Config = {0x33, FAST_MODE};
     fbe:	ce 01       	movw	r24, r28
     fc0:	45 96       	adiw	r24, 0x15	; 21
     fc2:	9a a7       	std	Y+42, r25	; 0x2a
     fc4:	89 a7       	std	Y+41, r24	; 0x29
     fc6:	ee e6       	ldi	r30, 0x6E	; 110
     fc8:	f1 e0       	ldi	r31, 0x01	; 1
     fca:	fc a7       	std	Y+44, r31	; 0x2c
     fcc:	eb a7       	std	Y+43, r30	; 0x2b
     fce:	f5 e0       	ldi	r31, 0x05	; 5
     fd0:	fd a7       	std	Y+45, r31	; 0x2d
     fd2:	eb a5       	ldd	r30, Y+43	; 0x2b
     fd4:	fc a5       	ldd	r31, Y+44	; 0x2c
     fd6:	00 80       	ld	r0, Z
     fd8:	8b a5       	ldd	r24, Y+43	; 0x2b
     fda:	9c a5       	ldd	r25, Y+44	; 0x2c
     fdc:	01 96       	adiw	r24, 0x01	; 1
     fde:	9c a7       	std	Y+44, r25	; 0x2c
     fe0:	8b a7       	std	Y+43, r24	; 0x2b
     fe2:	e9 a5       	ldd	r30, Y+41	; 0x29
     fe4:	fa a5       	ldd	r31, Y+42	; 0x2a
     fe6:	00 82       	st	Z, r0
     fe8:	89 a5       	ldd	r24, Y+41	; 0x29
     fea:	9a a5       	ldd	r25, Y+42	; 0x2a
     fec:	01 96       	adiw	r24, 0x01	; 1
     fee:	9a a7       	std	Y+42, r25	; 0x2a
     ff0:	89 a7       	std	Y+41, r24	; 0x29
     ff2:	9d a5       	ldd	r25, Y+45	; 0x2d
     ff4:	91 50       	subi	r25, 0x01	; 1
     ff6:	9d a7       	std	Y+45, r25	; 0x2d
     ff8:	ed a5       	ldd	r30, Y+45	; 0x2d
     ffa:	ee 23       	and	r30, r30
     ffc:	51 f7       	brne	.-44     	; 0xfd2 <main+0xe8>

	uint8 state = SETTING_NEW_PASSWORD;  /* variable to carry which state to controllers are working in*/
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	8b 83       	std	Y+3, r24	; 0x03

	/* variable carrying result of comparing confirm password with new pass when setting new password
	 * and comparing entered password with one of the system when requesting to open the door or change password
	 */
	uint8 check = WRONG_PASS;
    1002:	1a 82       	std	Y+2, r1	; 0x02

	/* variable to count number of consecutive wrong password entered by the user*/
	uint8 g_enterPassMaxTrials = 0;
    1004:	19 82       	std	Y+1, r1	; 0x01

	UART_init(&config_UART); /*enable UART driver */
    1006:	ce 01       	movw	r24, r28
    1008:	04 96       	adiw	r24, 0x04	; 4
    100a:	0e 94 86 10 	call	0x210c	; 0x210c <UART_init>
	TWI_init(&g_TWI_Config); /* enable I2C driver */
    100e:	ce 01       	movw	r24, r28
    1010:	45 96       	adiw	r24, 0x15	; 21
    1012:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <TWI_init>
	DcMotor_Init(); /* enable dc_motor driver */
    1016:	0e 94 4d 0a 	call	0x149a	; 0x149a <DcMotor_Init>
	Buzzer_init(); /*enable buzzer driver */
    101a:	0e 94 24 0a 	call	0x1448	; 0x1448 <Buzzer_init>

	/*Enable general interrupt*/
	sei();
    101e:	78 94       	sei
    1020:	03 c0       	rjmp	.+6      	; 0x1028 <main+0x13e>
	{
		/* setting a password for the system or user requires changing password*/
		while((state == SETTING_NEW_PASSWORD) && (check == WRONG_PASS))
		{

			check = CONTORL_step1SetNewPass();
    1022:	0e 94 49 09 	call	0x1292	; 0x1292 <CONTORL_step1SetNewPass>
    1026:	8a 83       	std	Y+2, r24	; 0x02
	sei();

	while(1)
	{
		/* setting a password for the system or user requires changing password*/
		while((state == SETTING_NEW_PASSWORD) && (check == WRONG_PASS))
    1028:	8b 81       	ldd	r24, Y+3	; 0x03
    102a:	81 30       	cpi	r24, 0x01	; 1
    102c:	19 f4       	brne	.+6      	; 0x1034 <main+0x14a>
    102e:	8a 81       	ldd	r24, Y+2	; 0x02
    1030:	88 23       	and	r24, r24
    1032:	b9 f3       	breq	.-18     	; 0x1022 <main+0x138>

		/*
		 * When HMI_ECU sends READY_TO_COMMUNICATE, CONTROL_ECU will start to receive open the door or change password
		 * In case of the password is wrong for 3 times --> buzzer will turn on for 1 minute
		 * */
		while(UART_receiveByte() != READY_TO_COMMUNICATE);
    1034:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    1038:	82 30       	cpi	r24, 0x02	; 2
    103a:	e1 f7       	brne	.-8      	; 0x1034 <main+0x14a>
		state = UART_receiveByte();
    103c:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    1040:	8b 83       	std	Y+3, r24	; 0x03

		if(state == STEP_3_OPEN_DOOR)
    1042:	8b 81       	ldd	r24, Y+3	; 0x03
    1044:	83 30       	cpi	r24, 0x03	; 3
    1046:	09 f0       	breq	.+2      	; 0x104a <main+0x160>
    1048:	51 c0       	rjmp	.+162    	; 0x10ec <main+0x202>
		{
			check = CONTROL_checkPassword();
    104a:	0e 94 8f 09 	call	0x131e	; 0x131e <CONTROL_checkPassword>
    104e:	8a 83       	std	Y+2, r24	; 0x02

			if(check == MATCH)
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	85 30       	cpi	r24, 0x05	; 5
    1054:	51 f5       	brne	.+84     	; 0x10aa <main+0x1c0>
			{
				g_enterPassMaxTrials = 0; /* clear counter of consecutive wrong passwords*/
    1056:	19 82       	std	Y+1, r1	; 0x01

				Timer1_setCallBack(CONTROL_motorConrolling);
    1058:	8b ee       	ldi	r24, 0xEB	; 235
    105a:	99 e0       	ldi	r25, 0x09	; 9
    105c:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <Timer1_setCallBack>
				Timer1_init(&Timer1_Config_Motor);
    1060:	ce 01       	movw	r24, r28
    1062:	09 96       	adiw	r24, 0x09	; 9
    1064:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <Timer1_init>

				motorState = ROTATE_MOTOR_CW;
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	80 93 85 01 	sts	0x0185, r24

				/* make motor rotate CW for another 15 seconds */
				DcMotor_Rotate(CW, MAX_MOTOR_SPEED);
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	64 e6       	ldi	r22, 0x64	; 100
    1072:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <DcMotor_Rotate>
				while(motorState == ROTATE_MOTOR_CW);
    1076:	80 91 85 01 	lds	r24, 0x0185
    107a:	81 30       	cpi	r24, 0x01	; 1
    107c:	e1 f3       	breq	.-8      	; 0x1076 <main+0x18c>

				/* stop motor after receiving two interrupts */
				DcMotor_Rotate(STOP, ZERO_SPEED);
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	60 e0       	ldi	r22, 0x00	; 0
    1082:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <DcMotor_Rotate>
				while(motorState == STOP_MOTOR);
    1086:	80 91 85 01 	lds	r24, 0x0185
    108a:	82 30       	cpi	r24, 0x02	; 2
    108c:	e1 f3       	breq	.-8      	; 0x1086 <main+0x19c>

				/* make motor rotate A_CW for another 15 seconds */
				DcMotor_Rotate(A_CW, MAX_MOTOR_SPEED);
    108e:	82 e0       	ldi	r24, 0x02	; 2
    1090:	64 e6       	ldi	r22, 0x64	; 100
    1092:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <DcMotor_Rotate>
				while(motorState == ROTATE_MOTOR_A_CW);
    1096:	80 91 85 01 	lds	r24, 0x0185
    109a:	88 23       	and	r24, r24
    109c:	e1 f3       	breq	.-8      	; 0x1096 <main+0x1ac>

				/* stop motor*/
				DcMotor_Rotate(STOP, ZERO_SPEED);
    109e:	80 e0       	ldi	r24, 0x00	; 0
    10a0:	60 e0       	ldi	r22, 0x00	; 0
    10a2:	0e 94 68 0a 	call	0x14d0	; 0x14d0 <DcMotor_Rotate>

				Timer1_deInit(); /* stop timer1*/
    10a6:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <Timer1_deInit>
			}
			if (check == NOT_MATCHING)
    10aa:	8a 81       	ldd	r24, Y+2	; 0x02
    10ac:	86 30       	cpi	r24, 0x06	; 6
    10ae:	09 f0       	breq	.+2      	; 0x10b2 <main+0x1c8>
    10b0:	bb cf       	rjmp	.-138    	; 0x1028 <main+0x13e>
			{
				g_enterPassMaxTrials++;
    10b2:	89 81       	ldd	r24, Y+1	; 0x01
    10b4:	8f 5f       	subi	r24, 0xFF	; 255
    10b6:	89 83       	std	Y+1, r24	; 0x01
				if(g_enterPassMaxTrials >= 3)
    10b8:	89 81       	ldd	r24, Y+1	; 0x01
    10ba:	83 30       	cpi	r24, 0x03	; 3
    10bc:	08 f4       	brcc	.+2      	; 0x10c0 <main+0x1d6>
    10be:	b4 cf       	rjmp	.-152    	; 0x1028 <main+0x13e>
				{
					g_enterPassMaxTrials=0; /* clear counter of consecutive wrong passwords*/
    10c0:	19 82       	std	Y+1, r1	; 0x01

					/*start timer1 with configuration used for buzzer*/
					Timer1_setCallBack(CONTROL_buzzerProcessing);
    10c2:	8f e0       	ldi	r24, 0x0F	; 15
    10c4:	9a e0       	ldi	r25, 0x0A	; 10
    10c6:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <Timer1_setCallBack>
					Timer1_init(&Timer1_Config_Buzzer);
    10ca:	ce 01       	movw	r24, r28
    10cc:	0f 96       	adiw	r24, 0x0f	; 15
    10ce:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <Timer1_init>

					/*turn on buzzer for 1 minute */
					Buzzer_on();
    10d2:	0e 94 35 0a 	call	0x146a	; 0x146a <Buzzer_on>
					while(stop_buzzer != 1);
    10d6:	80 91 84 01 	lds	r24, 0x0184
    10da:	81 30       	cpi	r24, 0x01	; 1
    10dc:	e1 f7       	brne	.-8      	; 0x10d6 <main+0x1ec>
					Buzzer_off();
    10de:	0e 94 41 0a 	call	0x1482	; 0x1482 <Buzzer_off>

					/*stop timer1*/
					Timer1_deInit();
    10e2:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <Timer1_deInit>
					stop_buzzer = 0;
    10e6:	10 92 84 01 	sts	0x0184, r1
    10ea:	9e cf       	rjmp	.-196    	; 0x1028 <main+0x13e>
				}
			}
		}
		else if (state == STEP_4_CHANGE_PASS)
    10ec:	8b 81       	ldd	r24, Y+3	; 0x03
    10ee:	84 30       	cpi	r24, 0x04	; 4
    10f0:	61 f5       	brne	.+88     	; 0x114a <main+0x260>
		{
			check = CONTROL_checkPassword();
    10f2:	0e 94 8f 09 	call	0x131e	; 0x131e <CONTROL_checkPassword>
    10f6:	8a 83       	std	Y+2, r24	; 0x02
			if(check == MATCH)
    10f8:	8a 81       	ldd	r24, Y+2	; 0x02
    10fa:	85 30       	cpi	r24, 0x05	; 5
    10fc:	29 f4       	brne	.+10     	; 0x1108 <main+0x21e>
			{
				g_enterPassMaxTrials = 0;
    10fe:	19 82       	std	Y+1, r1	; 0x01
				state = SETTING_NEW_PASSWORD;
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	8b 83       	std	Y+3, r24	; 0x03
				check = WRONG_PASS;
    1104:	1a 82       	std	Y+2, r1	; 0x02
    1106:	90 cf       	rjmp	.-224    	; 0x1028 <main+0x13e>
			}
			else if (check == NOT_MATCHING)
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	86 30       	cpi	r24, 0x06	; 6
    110c:	09 f0       	breq	.+2      	; 0x1110 <main+0x226>
    110e:	8c cf       	rjmp	.-232    	; 0x1028 <main+0x13e>
			{

				g_enterPassMaxTrials++;
    1110:	89 81       	ldd	r24, Y+1	; 0x01
    1112:	8f 5f       	subi	r24, 0xFF	; 255
    1114:	89 83       	std	Y+1, r24	; 0x01
				if(g_enterPassMaxTrials >= 3)
    1116:	89 81       	ldd	r24, Y+1	; 0x01
    1118:	83 30       	cpi	r24, 0x03	; 3
    111a:	08 f4       	brcc	.+2      	; 0x111e <main+0x234>
    111c:	85 cf       	rjmp	.-246    	; 0x1028 <main+0x13e>
				{
					g_enterPassMaxTrials=0; /* clear counter of consecutive wrong passwords*/
    111e:	19 82       	std	Y+1, r1	; 0x01

					/*start timer1 with configuration used for buzzer*/
					Timer1_setCallBack(CONTROL_buzzerProcessing);
    1120:	8f e0       	ldi	r24, 0x0F	; 15
    1122:	9a e0       	ldi	r25, 0x0A	; 10
    1124:	0e 94 a8 0f 	call	0x1f50	; 0x1f50 <Timer1_setCallBack>
					Timer1_init(&Timer1_Config_Buzzer);
    1128:	ce 01       	movw	r24, r28
    112a:	0f 96       	adiw	r24, 0x0f	; 15
    112c:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <Timer1_init>

					/*turn on buzzer for 1 minute */
					Buzzer_on();
    1130:	0e 94 35 0a 	call	0x146a	; 0x146a <Buzzer_on>
					while(stop_buzzer != 1);
    1134:	80 91 84 01 	lds	r24, 0x0184
    1138:	81 30       	cpi	r24, 0x01	; 1
    113a:	e1 f7       	brne	.-8      	; 0x1134 <main+0x24a>
					Buzzer_off();
    113c:	0e 94 41 0a 	call	0x1482	; 0x1482 <Buzzer_off>

					/*stop timer1*/
					Timer1_deInit();
    1140:	0e 94 9e 0f 	call	0x1f3c	; 0x1f3c <Timer1_deInit>
					stop_buzzer = 0;
    1144:	10 92 84 01 	sts	0x0184, r1
    1148:	6f cf       	rjmp	.-290    	; 0x1028 <main+0x13e>
				}
			}
		}
		else
		{
			state = SETTING_NEW_PASSWORD;
    114a:	81 e0       	ldi	r24, 0x01	; 1
    114c:	8b 83       	std	Y+3, r24	; 0x03
			check = WRONG_PASS;
    114e:	1a 82       	std	Y+2, r1	; 0x02
    1150:	6b cf       	rjmp	.-298    	; 0x1028 <main+0x13e>

00001152 <storePassword>:
/*
 * Description:
 * Function to store the password in EEPROM
 */
static void storePassword(uint8 *pass_ptr)
{
    1152:	df 93       	push	r29
    1154:	cf 93       	push	r28
    1156:	cd b7       	in	r28, 0x3d	; 61
    1158:	de b7       	in	r29, 0x3e	; 62
    115a:	61 97       	sbiw	r28, 0x11	; 17
    115c:	0f b6       	in	r0, 0x3f	; 63
    115e:	f8 94       	cli
    1160:	de bf       	out	0x3e, r29	; 62
    1162:	0f be       	out	0x3f, r0	; 63
    1164:	cd bf       	out	0x3d, r28	; 61
    1166:	99 8b       	std	Y+17, r25	; 0x11
    1168:	88 8b       	std	Y+16, r24	; 0x10
	uint8 index;

	for(index = 0; index<PASSWORD_SIZE;index++)
    116a:	1f 86       	std	Y+15, r1	; 0x0f
    116c:	85 c0       	rjmp	.+266    	; 0x1278 <storePassword+0x126>
	{
		EEPROM_writeByte(index,pass_ptr[index]);
    116e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1170:	48 2f       	mov	r20, r24
    1172:	50 e0       	ldi	r21, 0x00	; 0
    1174:	8f 85       	ldd	r24, Y+15	; 0x0f
    1176:	28 2f       	mov	r18, r24
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	88 89       	ldd	r24, Y+16	; 0x10
    117c:	99 89       	ldd	r25, Y+17	; 0x11
    117e:	fc 01       	movw	r30, r24
    1180:	e2 0f       	add	r30, r18
    1182:	f3 1f       	adc	r31, r19
    1184:	20 81       	ld	r18, Z
    1186:	ca 01       	movw	r24, r20
    1188:	62 2f       	mov	r22, r18
    118a:	0e 94 ad 0a 	call	0x155a	; 0x155a <EEPROM_writeByte>
    118e:	80 e0       	ldi	r24, 0x00	; 0
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	a0 ef       	ldi	r26, 0xF0	; 240
    1194:	b1 e4       	ldi	r27, 0x41	; 65
    1196:	8b 87       	std	Y+11, r24	; 0x0b
    1198:	9c 87       	std	Y+12, r25	; 0x0c
    119a:	ad 87       	std	Y+13, r26	; 0x0d
    119c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    119e:	6b 85       	ldd	r22, Y+11	; 0x0b
    11a0:	7c 85       	ldd	r23, Y+12	; 0x0c
    11a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    11a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    11a6:	20 e0       	ldi	r18, 0x00	; 0
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	4a ef       	ldi	r20, 0xFA	; 250
    11ac:	54 e4       	ldi	r21, 0x44	; 68
    11ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11b2:	dc 01       	movw	r26, r24
    11b4:	cb 01       	movw	r24, r22
    11b6:	8f 83       	std	Y+7, r24	; 0x07
    11b8:	98 87       	std	Y+8, r25	; 0x08
    11ba:	a9 87       	std	Y+9, r26	; 0x09
    11bc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    11be:	6f 81       	ldd	r22, Y+7	; 0x07
    11c0:	78 85       	ldd	r23, Y+8	; 0x08
    11c2:	89 85       	ldd	r24, Y+9	; 0x09
    11c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    11c6:	20 e0       	ldi	r18, 0x00	; 0
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	40 e8       	ldi	r20, 0x80	; 128
    11cc:	5f e3       	ldi	r21, 0x3F	; 63
    11ce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11d2:	88 23       	and	r24, r24
    11d4:	2c f4       	brge	.+10     	; 0x11e0 <storePassword+0x8e>
		__ticks = 1;
    11d6:	81 e0       	ldi	r24, 0x01	; 1
    11d8:	90 e0       	ldi	r25, 0x00	; 0
    11da:	9e 83       	std	Y+6, r25	; 0x06
    11dc:	8d 83       	std	Y+5, r24	; 0x05
    11de:	3f c0       	rjmp	.+126    	; 0x125e <storePassword+0x10c>
	else if (__tmp > 65535)
    11e0:	6f 81       	ldd	r22, Y+7	; 0x07
    11e2:	78 85       	ldd	r23, Y+8	; 0x08
    11e4:	89 85       	ldd	r24, Y+9	; 0x09
    11e6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11e8:	20 e0       	ldi	r18, 0x00	; 0
    11ea:	3f ef       	ldi	r19, 0xFF	; 255
    11ec:	4f e7       	ldi	r20, 0x7F	; 127
    11ee:	57 e4       	ldi	r21, 0x47	; 71
    11f0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    11f4:	18 16       	cp	r1, r24
    11f6:	4c f5       	brge	.+82     	; 0x124a <storePassword+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    11fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    11fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    11fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    1200:	20 e0       	ldi	r18, 0x00	; 0
    1202:	30 e0       	ldi	r19, 0x00	; 0
    1204:	40 e2       	ldi	r20, 0x20	; 32
    1206:	51 e4       	ldi	r21, 0x41	; 65
    1208:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    120c:	dc 01       	movw	r26, r24
    120e:	cb 01       	movw	r24, r22
    1210:	bc 01       	movw	r22, r24
    1212:	cd 01       	movw	r24, r26
    1214:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1218:	dc 01       	movw	r26, r24
    121a:	cb 01       	movw	r24, r22
    121c:	9e 83       	std	Y+6, r25	; 0x06
    121e:	8d 83       	std	Y+5, r24	; 0x05
    1220:	0f c0       	rjmp	.+30     	; 0x1240 <storePassword+0xee>
    1222:	88 ec       	ldi	r24, 0xC8	; 200
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	9c 83       	std	Y+4, r25	; 0x04
    1228:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    122a:	8b 81       	ldd	r24, Y+3	; 0x03
    122c:	9c 81       	ldd	r25, Y+4	; 0x04
    122e:	01 97       	sbiw	r24, 0x01	; 1
    1230:	f1 f7       	brne	.-4      	; 0x122e <storePassword+0xdc>
    1232:	9c 83       	std	Y+4, r25	; 0x04
    1234:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1236:	8d 81       	ldd	r24, Y+5	; 0x05
    1238:	9e 81       	ldd	r25, Y+6	; 0x06
    123a:	01 97       	sbiw	r24, 0x01	; 1
    123c:	9e 83       	std	Y+6, r25	; 0x06
    123e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1240:	8d 81       	ldd	r24, Y+5	; 0x05
    1242:	9e 81       	ldd	r25, Y+6	; 0x06
    1244:	00 97       	sbiw	r24, 0x00	; 0
    1246:	69 f7       	brne	.-38     	; 0x1222 <storePassword+0xd0>
    1248:	14 c0       	rjmp	.+40     	; 0x1272 <storePassword+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    124a:	6f 81       	ldd	r22, Y+7	; 0x07
    124c:	78 85       	ldd	r23, Y+8	; 0x08
    124e:	89 85       	ldd	r24, Y+9	; 0x09
    1250:	9a 85       	ldd	r25, Y+10	; 0x0a
    1252:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1256:	dc 01       	movw	r26, r24
    1258:	cb 01       	movw	r24, r22
    125a:	9e 83       	std	Y+6, r25	; 0x06
    125c:	8d 83       	std	Y+5, r24	; 0x05
    125e:	8d 81       	ldd	r24, Y+5	; 0x05
    1260:	9e 81       	ldd	r25, Y+6	; 0x06
    1262:	9a 83       	std	Y+2, r25	; 0x02
    1264:	89 83       	std	Y+1, r24	; 0x01
    1266:	89 81       	ldd	r24, Y+1	; 0x01
    1268:	9a 81       	ldd	r25, Y+2	; 0x02
    126a:	01 97       	sbiw	r24, 0x01	; 1
    126c:	f1 f7       	brne	.-4      	; 0x126a <storePassword+0x118>
    126e:	9a 83       	std	Y+2, r25	; 0x02
    1270:	89 83       	std	Y+1, r24	; 0x01
 */
static void storePassword(uint8 *pass_ptr)
{
	uint8 index;

	for(index = 0; index<PASSWORD_SIZE;index++)
    1272:	8f 85       	ldd	r24, Y+15	; 0x0f
    1274:	8f 5f       	subi	r24, 0xFF	; 255
    1276:	8f 87       	std	Y+15, r24	; 0x0f
    1278:	8f 85       	ldd	r24, Y+15	; 0x0f
    127a:	85 30       	cpi	r24, 0x05	; 5
    127c:	08 f4       	brcc	.+2      	; 0x1280 <storePassword+0x12e>
    127e:	77 cf       	rjmp	.-274    	; 0x116e <storePassword+0x1c>
	{
		EEPROM_writeByte(index,pass_ptr[index]);
		_delay_ms(30);
	}

}
    1280:	61 96       	adiw	r28, 0x11	; 17
    1282:	0f b6       	in	r0, 0x3f	; 63
    1284:	f8 94       	cli
    1286:	de bf       	out	0x3e, r29	; 62
    1288:	0f be       	out	0x3f, r0	; 63
    128a:	cd bf       	out	0x3d, r28	; 61
    128c:	cf 91       	pop	r28
    128e:	df 91       	pop	r29
    1290:	08 95       	ret

00001292 <CONTORL_step1SetNewPass>:
 * 	  3- Compare between them.
 * 	  4- In case of the two passwords are not matched return not MATCH.
 * 	  5- In case of the two passwords are matched return WRONG_PASS.
 * */
uint8 CONTORL_step1SetNewPass(void)
{
    1292:	df 93       	push	r29
    1294:	cf 93       	push	r28
    1296:	cd b7       	in	r28, 0x3d	; 61
    1298:	de b7       	in	r29, 0x3e	; 62
    129a:	2e 97       	sbiw	r28, 0x0e	; 14
    129c:	0f b6       	in	r0, 0x3f	; 63
    129e:	f8 94       	cli
    12a0:	de bf       	out	0x3e, r29	; 62
    12a2:	0f be       	out	0x3f, r0	; 63
    12a4:	cd bf       	out	0x3d, r28	; 61
	uint8 password[PASSWORD_SIZE+1]; /* string to receive password*/
	uint8 confirmation_password[PASSWORD_SIZE+1];
	uint8 password_MatchingFlag; /* flag to check if two passwords sent match or not*/

	while(UART_receiveByte() != READY_TO_COMMUNICATE){};
    12a6:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    12aa:	82 30       	cpi	r24, 0x02	; 2
    12ac:	e1 f7       	brne	.-8      	; 0x12a6 <CONTORL_step1SetNewPass+0x14>
	UART_receiveString(password);
    12ae:	ce 01       	movw	r24, r28
    12b0:	02 96       	adiw	r24, 0x02	; 2
    12b2:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <UART_receiveString>

	while(UART_receiveByte() != READY_TO_COMMUNICATE){};
    12b6:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    12ba:	82 30       	cpi	r24, 0x02	; 2
    12bc:	e1 f7       	brne	.-8      	; 0x12b6 <CONTORL_step1SetNewPass+0x24>
	UART_receiveString(confirmation_password);
    12be:	ce 01       	movw	r24, r28
    12c0:	08 96       	adiw	r24, 0x08	; 8
    12c2:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <UART_receiveString>

	password_MatchingFlag = strcmp(password, confirmation_password);
    12c6:	ce 01       	movw	r24, r28
    12c8:	02 96       	adiw	r24, 0x02	; 2
    12ca:	9e 01       	movw	r18, r28
    12cc:	28 5f       	subi	r18, 0xF8	; 248
    12ce:	3f 4f       	sbci	r19, 0xFF	; 255
    12d0:	b9 01       	movw	r22, r18
    12d2:	0e 94 06 12 	call	0x240c	; 0x240c <strcmp>
    12d6:	89 83       	std	Y+1, r24	; 0x01

	if (password_MatchingFlag == 0)
    12d8:	89 81       	ldd	r24, Y+1	; 0x01
    12da:	88 23       	and	r24, r24
    12dc:	71 f4       	brne	.+28     	; 0x12fa <CONTORL_step1SetNewPass+0x68>
	{
		/* store password in EEPROM */
		storePassword(confirmation_password);
    12de:	ce 01       	movw	r24, r28
    12e0:	08 96       	adiw	r24, 0x08	; 8
    12e2:	0e 94 a9 08 	call	0x1152	; 0x1152 <storePassword>

		while(UART_receiveByte() != READY_TO_COMMUNICATE);
    12e6:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    12ea:	82 30       	cpi	r24, 0x02	; 2
    12ec:	e1 f7       	brne	.-8      	; 0x12e6 <CONTORL_step1SetNewPass+0x54>
		UART_sendByte(MATCH);
    12ee:	85 e0       	ldi	r24, 0x05	; 5
    12f0:	0e 94 1b 11 	call	0x2236	; 0x2236 <UART_sendByte>
		return MATCH;
    12f4:	85 e0       	ldi	r24, 0x05	; 5
    12f6:	8e 87       	std	Y+14, r24	; 0x0e
    12f8:	08 c0       	rjmp	.+16     	; 0x130a <CONTORL_step1SetNewPass+0x78>
	}
	else
	{
		while(UART_receiveByte() != READY_TO_COMMUNICATE);
    12fa:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    12fe:	82 30       	cpi	r24, 0x02	; 2
    1300:	e1 f7       	brne	.-8      	; 0x12fa <CONTORL_step1SetNewPass+0x68>
		UART_sendByte(WRONG_PASS);
    1302:	80 e0       	ldi	r24, 0x00	; 0
    1304:	0e 94 1b 11 	call	0x2236	; 0x2236 <UART_sendByte>
		return WRONG_PASS;
    1308:	1e 86       	std	Y+14, r1	; 0x0e
    130a:	8e 85       	ldd	r24, Y+14	; 0x0e
	}
}
    130c:	2e 96       	adiw	r28, 0x0e	; 14
    130e:	0f b6       	in	r0, 0x3f	; 63
    1310:	f8 94       	cli
    1312:	de bf       	out	0x3e, r29	; 62
    1314:	0f be       	out	0x3f, r0	; 63
    1316:	cd bf       	out	0x3d, r28	; 61
    1318:	cf 91       	pop	r28
    131a:	df 91       	pop	r29
    131c:	08 95       	ret

0000131e <CONTROL_checkPassword>:
 * 	  3- Compare between them.
 * 	  4- In case of the two passwords are not matched return NOT_MATCHING.
 * 	  5- In case of the two passwords are matched return match.
 * */
uint8 CONTROL_checkPassword(void)
{
    131e:	df 93       	push	r29
    1320:	cf 93       	push	r28
    1322:	cd b7       	in	r28, 0x3d	; 61
    1324:	de b7       	in	r29, 0x3e	; 62
    1326:	60 97       	sbiw	r28, 0x10	; 16
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	f8 94       	cli
    132c:	de bf       	out	0x3e, r29	; 62
    132e:	0f be       	out	0x3f, r0	; 63
    1330:	cd bf       	out	0x3d, r28	; 61
	uint8 dump_variable; /* a dumb variable to receive */

	uint8 enteredPassword[PASSWORD_SIZE+1];
	uint8 storedPassword[PASSWORD_SIZE+1];

	while(UART_receiveByte() != READY_TO_COMMUNICATE);
    1332:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    1336:	82 30       	cpi	r24, 0x02	; 2
    1338:	e1 f7       	brne	.-8      	; 0x1332 <CONTROL_checkPassword+0x14>
	UART_receiveString(enteredPassword);
    133a:	ce 01       	movw	r24, r28
    133c:	04 96       	adiw	r24, 0x04	; 4
    133e:	0e 94 6a 11 	call	0x22d4	; 0x22d4 <UART_receiveString>

	for(index = 0; index < PASSWORD_SIZE; index++ )
    1342:	1b 82       	std	Y+3, r1	; 0x03
    1344:	13 c0       	rjmp	.+38     	; 0x136c <CONTROL_checkPassword+0x4e>
	{
		dump_variable = EEPROM_readByte(index,&storedPassword[index]);
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	48 2f       	mov	r20, r24
    134a:	50 e0       	ldi	r21, 0x00	; 0
    134c:	8b 81       	ldd	r24, Y+3	; 0x03
    134e:	88 2f       	mov	r24, r24
    1350:	90 e0       	ldi	r25, 0x00	; 0
    1352:	9e 01       	movw	r18, r28
    1354:	26 5f       	subi	r18, 0xF6	; 246
    1356:	3f 4f       	sbci	r19, 0xFF	; 255
    1358:	28 0f       	add	r18, r24
    135a:	39 1f       	adc	r19, r25
    135c:	ca 01       	movw	r24, r20
    135e:	b9 01       	movw	r22, r18
    1360:	0e 94 ee 0a 	call	0x15dc	; 0x15dc <EEPROM_readByte>
    1364:	89 83       	std	Y+1, r24	; 0x01
	uint8 storedPassword[PASSWORD_SIZE+1];

	while(UART_receiveByte() != READY_TO_COMMUNICATE);
	UART_receiveString(enteredPassword);

	for(index = 0; index < PASSWORD_SIZE; index++ )
    1366:	8b 81       	ldd	r24, Y+3	; 0x03
    1368:	8f 5f       	subi	r24, 0xFF	; 255
    136a:	8b 83       	std	Y+3, r24	; 0x03
    136c:	8b 81       	ldd	r24, Y+3	; 0x03
    136e:	85 30       	cpi	r24, 0x05	; 5
    1370:	50 f3       	brcs	.-44     	; 0x1346 <CONTROL_checkPassword+0x28>
	{
		dump_variable = EEPROM_readByte(index,&storedPassword[index]);
	}

	storedPassword[index] = '\0';
    1372:	8b 81       	ldd	r24, Y+3	; 0x03
    1374:	28 2f       	mov	r18, r24
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	ce 01       	movw	r24, r28
    137a:	0a 96       	adiw	r24, 0x0a	; 10
    137c:	fc 01       	movw	r30, r24
    137e:	e2 0f       	add	r30, r18
    1380:	f3 1f       	adc	r31, r19
    1382:	10 82       	st	Z, r1

	isMatching = strcmp(enteredPassword, storedPassword);
    1384:	ce 01       	movw	r24, r28
    1386:	04 96       	adiw	r24, 0x04	; 4
    1388:	9e 01       	movw	r18, r28
    138a:	26 5f       	subi	r18, 0xF6	; 246
    138c:	3f 4f       	sbci	r19, 0xFF	; 255
    138e:	b9 01       	movw	r22, r18
    1390:	0e 94 06 12 	call	0x240c	; 0x240c <strcmp>
    1394:	8a 83       	std	Y+2, r24	; 0x02

	if(isMatching == 0)
    1396:	8a 81       	ldd	r24, Y+2	; 0x02
    1398:	88 23       	and	r24, r24
    139a:	51 f4       	brne	.+20     	; 0x13b0 <CONTROL_checkPassword+0x92>
	{
		while(UART_receiveByte() != READY_TO_COMMUNICATE);
    139c:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    13a0:	82 30       	cpi	r24, 0x02	; 2
    13a2:	e1 f7       	brne	.-8      	; 0x139c <CONTROL_checkPassword+0x7e>
		UART_sendByte(MATCH);
    13a4:	85 e0       	ldi	r24, 0x05	; 5
    13a6:	0e 94 1b 11 	call	0x2236	; 0x2236 <UART_sendByte>
		return MATCH;
    13aa:	85 e0       	ldi	r24, 0x05	; 5
    13ac:	88 8b       	std	Y+16, r24	; 0x10
    13ae:	09 c0       	rjmp	.+18     	; 0x13c2 <CONTROL_checkPassword+0xa4>
	}
	else
	{
		while(UART_receiveByte() != READY_TO_COMMUNICATE);
    13b0:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    13b4:	82 30       	cpi	r24, 0x02	; 2
    13b6:	e1 f7       	brne	.-8      	; 0x13b0 <CONTROL_checkPassword+0x92>
		UART_sendByte(NOT_MATCHING);
    13b8:	86 e0       	ldi	r24, 0x06	; 6
    13ba:	0e 94 1b 11 	call	0x2236	; 0x2236 <UART_sendByte>
		return NOT_MATCHING;
    13be:	86 e0       	ldi	r24, 0x06	; 6
    13c0:	88 8b       	std	Y+16, r24	; 0x10
    13c2:	88 89       	ldd	r24, Y+16	; 0x10
	}
}
    13c4:	60 96       	adiw	r28, 0x10	; 16
    13c6:	0f b6       	in	r0, 0x3f	; 63
    13c8:	f8 94       	cli
    13ca:	de bf       	out	0x3e, r29	; 62
    13cc:	0f be       	out	0x3f, r0	; 63
    13ce:	cd bf       	out	0x3d, r28	; 61
    13d0:	cf 91       	pop	r28
    13d2:	df 91       	pop	r29
    13d4:	08 95       	ret

000013d6 <CONTROL_motorConrolling>:
/*
 * Description:
 * call back function of timer1, to control motor while opening and closing the door
 */
void CONTROL_motorConrolling (void)
{
    13d6:	df 93       	push	r29
    13d8:	cf 93       	push	r28
    13da:	cd b7       	in	r28, 0x3d	; 61
    13dc:	de b7       	in	r29, 0x3e	; 62

	static uint8 timer1_tick=0;
	timer1_tick++;
    13de:	80 91 86 01 	lds	r24, 0x0186
    13e2:	8f 5f       	subi	r24, 0xFF	; 255
    13e4:	80 93 86 01 	sts	0x0186, r24

	if(timer1_tick == 40)
    13e8:	80 91 86 01 	lds	r24, 0x0186
    13ec:	88 32       	cpi	r24, 0x28	; 40
    13ee:	21 f4       	brne	.+8      	; 0x13f8 <CONTROL_motorConrolling+0x22>
	{
		motorState= STOP_MOTOR;
    13f0:	82 e0       	ldi	r24, 0x02	; 2
    13f2:	80 93 85 01 	sts	0x0185, r24
    13f6:	10 c0       	rjmp	.+32     	; 0x1418 <CONTROL_motorConrolling+0x42>
	}
	else if(timer1_tick == 48)
    13f8:	80 91 86 01 	lds	r24, 0x0186
    13fc:	80 33       	cpi	r24, 0x30	; 48
    13fe:	19 f4       	brne	.+6      	; 0x1406 <CONTROL_motorConrolling+0x30>
	{
		motorState = ROTATE_MOTOR_A_CW;
    1400:	10 92 85 01 	sts	0x0185, r1
    1404:	09 c0       	rjmp	.+18     	; 0x1418 <CONTROL_motorConrolling+0x42>
	}
	else if(timer1_tick == 88 )
    1406:	80 91 86 01 	lds	r24, 0x0186
    140a:	88 35       	cpi	r24, 0x58	; 88
    140c:	29 f4       	brne	.+10     	; 0x1418 <CONTROL_motorConrolling+0x42>
	{
		motorState= STOP_MOTOR;
    140e:	82 e0       	ldi	r24, 0x02	; 2
    1410:	80 93 85 01 	sts	0x0185, r24
		timer1_tick=0;
    1414:	10 92 86 01 	sts	0x0186, r1
	}
}
    1418:	cf 91       	pop	r28
    141a:	df 91       	pop	r29
    141c:	08 95       	ret

0000141e <CONTROL_buzzerProcessing>:
 * Description:
 * Function to set stop_buzzer after to turn off buzzer
 * after 1 minute from turning it on
 */
void CONTROL_buzzerProcessing(void)
{
    141e:	df 93       	push	r29
    1420:	cf 93       	push	r28
    1422:	cd b7       	in	r28, 0x3d	; 61
    1424:	de b7       	in	r29, 0x3e	; 62
	static uint8 timer1_tick_buzzer =0;
	timer1_tick_buzzer++;
    1426:	80 91 87 01 	lds	r24, 0x0187
    142a:	8f 5f       	subi	r24, 0xFF	; 255
    142c:	80 93 87 01 	sts	0x0187, r24
	if(timer1_tick_buzzer==8)
    1430:	80 91 87 01 	lds	r24, 0x0187
    1434:	88 30       	cpi	r24, 0x08	; 8
    1436:	29 f4       	brne	.+10     	; 0x1442 <CONTROL_buzzerProcessing+0x24>
	{
		stop_buzzer=1;
    1438:	81 e0       	ldi	r24, 0x01	; 1
    143a:	80 93 84 01 	sts	0x0184, r24
		timer1_tick_buzzer=0;
    143e:	10 92 87 01 	sts	0x0187, r1
	}
}
    1442:	cf 91       	pop	r28
    1444:	df 91       	pop	r29
    1446:	08 95       	ret

00001448 <Buzzer_init>:
 * Function to initiate buzzer drive:
 * Setup the direction for the buzzer pin as output pin through the GPIO driver
 * Turn off the buzzer through the GPIO.
 */
void Buzzer_init(void)
{
    1448:	df 93       	push	r29
    144a:	cf 93       	push	r28
    144c:	cd b7       	in	r28, 0x3d	; 61
    144e:	de b7       	in	r29, 0x3e	; 62
	/* setup buzzer Pin to be output throught GPIO Driver */
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    1450:	83 e0       	ldi	r24, 0x03	; 3
    1452:	67 e0       	ldi	r22, 0x07	; 7
    1454:	41 e0       	ldi	r20, 0x01	; 1
    1456:	0e 94 4e 0b 	call	0x169c	; 0x169c <GPIO_setupPinDirection>

	/*Turn off buzzer through GPIO */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    145a:	83 e0       	ldi	r24, 0x03	; 3
    145c:	67 e0       	ldi	r22, 0x07	; 7
    145e:	40 e0       	ldi	r20, 0x00	; 0
    1460:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
}
    1464:	cf 91       	pop	r28
    1466:	df 91       	pop	r29
    1468:	08 95       	ret

0000146a <Buzzer_on>:
/*
 * Description:
 * Function to enable the Buzzer through the GPIO.
 */
void Buzzer_on(void)
{
    146a:	df 93       	push	r29
    146c:	cf 93       	push	r28
    146e:	cd b7       	in	r28, 0x3d	; 61
    1470:	de b7       	in	r29, 0x3e	; 62
	/*Turn ON buzzer through GPIO */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
    1472:	83 e0       	ldi	r24, 0x03	; 3
    1474:	67 e0       	ldi	r22, 0x07	; 7
    1476:	41 e0       	ldi	r20, 0x01	; 1
    1478:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
}
    147c:	cf 91       	pop	r28
    147e:	df 91       	pop	r29
    1480:	08 95       	ret

00001482 <Buzzer_off>:
/*
 * Description:
 * Function to disable the Buzzer through the GPIO.
 */
void Buzzer_off(void)
{
    1482:	df 93       	push	r29
    1484:	cf 93       	push	r28
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
	/*Turn off buzzer through GPIO */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    148a:	83 e0       	ldi	r24, 0x03	; 3
    148c:	67 e0       	ldi	r22, 0x07	; 7
    148e:	40 e0       	ldi	r20, 0x00	; 0
    1490:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
}
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	08 95       	ret

0000149a <DcMotor_Init>:
 *  1.The Function responsible for setup the direction for the two
 *  motor pins through the GPIO driver.
 *  2.Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void)
{
    149a:	df 93       	push	r29
    149c:	cf 93       	push	r28
    149e:	cd b7       	in	r28, 0x3d	; 61
    14a0:	de b7       	in	r29, 0x3e	; 62
	/* Setup DC_Motor two pins to be output pins */
	GPIO_setupPinDirection(DC_MOTOR_FIRST_BIN_PORT_ID, DC_MOTOR_FIRST_BIN_ID, PIN_OUTPUT);
    14a2:	81 e0       	ldi	r24, 0x01	; 1
    14a4:	60 e0       	ldi	r22, 0x00	; 0
    14a6:	41 e0       	ldi	r20, 0x01	; 1
    14a8:	0e 94 4e 0b 	call	0x169c	; 0x169c <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_SECOND_BIN__PORT_ID, DC_MOTOR_SECOND_BIN_ID, PIN_OUTPUT);
    14ac:	81 e0       	ldi	r24, 0x01	; 1
    14ae:	61 e0       	ldi	r22, 0x01	; 1
    14b0:	41 e0       	ldi	r20, 0x01	; 1
    14b2:	0e 94 4e 0b 	call	0x169c	; 0x169c <GPIO_setupPinDirection>

	/*Stop DC_Motor at the beginning when calling the function */
	GPIO_writePin(DC_MOTOR_FIRST_BIN_PORT_ID, DC_MOTOR_FIRST_BIN_ID, LOGIC_LOW);
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	60 e0       	ldi	r22, 0x00	; 0
    14ba:	40 e0       	ldi	r20, 0x00	; 0
    14bc:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_SECOND_BIN_ID, DC_MOTOR_SECOND_BIN_ID, LOGIC_LOW);
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	61 e0       	ldi	r22, 0x01	; 1
    14c4:	40 e0       	ldi	r20, 0x00	; 0
    14c6:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
}
    14ca:	cf 91       	pop	r28
    14cc:	df 91       	pop	r29
    14ce:	08 95       	ret

000014d0 <DcMotor_Rotate>:
 *   stop the motor based on the state input state value.
 * 2.Send the required duty cycle to the PWM driver based on the
 *   required speed value.
 */
void DcMotor_Rotate(DcMotor_State state,uint8 speed)
{
    14d0:	df 93       	push	r29
    14d2:	cf 93       	push	r28
    14d4:	00 d0       	rcall	.+0      	; 0x14d6 <DcMotor_Rotate+0x6>
    14d6:	00 d0       	rcall	.+0      	; 0x14d8 <DcMotor_Rotate+0x8>
    14d8:	cd b7       	in	r28, 0x3d	; 61
    14da:	de b7       	in	r29, 0x3e	; 62
    14dc:	89 83       	std	Y+1, r24	; 0x01
    14de:	6a 83       	std	Y+2, r22	; 0x02
	/*Set motor state to stop or rotate CW/ OR A-CW */
	switch(state)
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	28 2f       	mov	r18, r24
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	3c 83       	std	Y+4, r19	; 0x04
    14e8:	2b 83       	std	Y+3, r18	; 0x03
    14ea:	8b 81       	ldd	r24, Y+3	; 0x03
    14ec:	9c 81       	ldd	r25, Y+4	; 0x04
    14ee:	81 30       	cpi	r24, 0x01	; 1
    14f0:	91 05       	cpc	r25, r1
    14f2:	a1 f0       	breq	.+40     	; 0x151c <DcMotor_Rotate+0x4c>
    14f4:	2b 81       	ldd	r18, Y+3	; 0x03
    14f6:	3c 81       	ldd	r19, Y+4	; 0x04
    14f8:	22 30       	cpi	r18, 0x02	; 2
    14fa:	31 05       	cpc	r19, r1
    14fc:	d1 f0       	breq	.+52     	; 0x1532 <DcMotor_Rotate+0x62>
    14fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1500:	9c 81       	ldd	r25, Y+4	; 0x04
    1502:	00 97       	sbiw	r24, 0x00	; 0
    1504:	01 f5       	brne	.+64     	; 0x1546 <DcMotor_Rotate+0x76>
	{
	case STOP:
		GPIO_writePin(DC_MOTOR_FIRST_BIN_PORT_ID, DC_MOTOR_FIRST_BIN_ID, LOGIC_LOW);
    1506:	81 e0       	ldi	r24, 0x01	; 1
    1508:	60 e0       	ldi	r22, 0x00	; 0
    150a:	40 e0       	ldi	r20, 0x00	; 0
    150c:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_SECOND_BIN__PORT_ID, DC_MOTOR_SECOND_BIN_ID, LOGIC_LOW);
    1510:	81 e0       	ldi	r24, 0x01	; 1
    1512:	61 e0       	ldi	r22, 0x01	; 1
    1514:	40 e0       	ldi	r20, 0x00	; 0
    1516:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
    151a:	15 c0       	rjmp	.+42     	; 0x1546 <DcMotor_Rotate+0x76>
		break;
	case CW:
		GPIO_writePin(DC_MOTOR_FIRST_BIN_PORT_ID, DC_MOTOR_FIRST_BIN_ID, LOGIC_LOW);
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	60 e0       	ldi	r22, 0x00	; 0
    1520:	40 e0       	ldi	r20, 0x00	; 0
    1522:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_SECOND_BIN__PORT_ID, DC_MOTOR_SECOND_BIN_ID, LOGIC_HIGH);
    1526:	81 e0       	ldi	r24, 0x01	; 1
    1528:	61 e0       	ldi	r22, 0x01	; 1
    152a:	41 e0       	ldi	r20, 0x01	; 1
    152c:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
    1530:	0a c0       	rjmp	.+20     	; 0x1546 <DcMotor_Rotate+0x76>
		break;
	case A_CW:
		GPIO_writePin(DC_MOTOR_FIRST_BIN_PORT_ID, DC_MOTOR_FIRST_BIN_ID, LOGIC_HIGH);
    1532:	81 e0       	ldi	r24, 0x01	; 1
    1534:	60 e0       	ldi	r22, 0x00	; 0
    1536:	41 e0       	ldi	r20, 0x01	; 1
    1538:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_SECOND_BIN__PORT_ID, DC_MOTOR_SECOND_BIN_ID, LOGIC_LOW);
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	61 e0       	ldi	r22, 0x01	; 1
    1540:	40 e0       	ldi	r20, 0x00	; 0
    1542:	0e 94 39 0c 	call	0x1872	; 0x1872 <GPIO_writePin>
		break;
	}

	/*Send the required duty cycle to the PWM driver based on the required speed value*/
	 PWM_Timer0_Start(speed);
    1546:	8a 81       	ldd	r24, Y+2	; 0x02
    1548:	0e 94 8c 0e 	call	0x1d18	; 0x1d18 <PWM_Timer0_Start>
}
    154c:	0f 90       	pop	r0
    154e:	0f 90       	pop	r0
    1550:	0f 90       	pop	r0
    1552:	0f 90       	pop	r0
    1554:	cf 91       	pop	r28
    1556:	df 91       	pop	r29
    1558:	08 95       	ret

0000155a <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    155a:	df 93       	push	r29
    155c:	cf 93       	push	r28
    155e:	00 d0       	rcall	.+0      	; 0x1560 <EEPROM_writeByte+0x6>
    1560:	00 d0       	rcall	.+0      	; 0x1562 <EEPROM_writeByte+0x8>
    1562:	cd b7       	in	r28, 0x3d	; 61
    1564:	de b7       	in	r29, 0x3e	; 62
    1566:	9a 83       	std	Y+2, r25	; 0x02
    1568:	89 83       	std	Y+1, r24	; 0x01
    156a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    156c:	0e 94 1f 10 	call	0x203e	; 0x203e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1570:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    1574:	88 30       	cpi	r24, 0x08	; 8
    1576:	11 f0       	breq	.+4      	; 0x157c <EEPROM_writeByte+0x22>
        return ERROR;
    1578:	1c 82       	std	Y+4, r1	; 0x04
    157a:	28 c0       	rjmp	.+80     	; 0x15cc <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    157c:	89 81       	ldd	r24, Y+1	; 0x01
    157e:	9a 81       	ldd	r25, Y+2	; 0x02
    1580:	80 70       	andi	r24, 0x00	; 0
    1582:	97 70       	andi	r25, 0x07	; 7
    1584:	88 0f       	add	r24, r24
    1586:	89 2f       	mov	r24, r25
    1588:	88 1f       	adc	r24, r24
    158a:	99 0b       	sbc	r25, r25
    158c:	91 95       	neg	r25
    158e:	80 6a       	ori	r24, 0xA0	; 160
    1590:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1594:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    1598:	88 31       	cpi	r24, 0x18	; 24
    159a:	11 f0       	breq	.+4      	; 0x15a0 <EEPROM_writeByte+0x46>
        return ERROR; 
    159c:	1c 82       	std	Y+4, r1	; 0x04
    159e:	16 c0       	rjmp	.+44     	; 0x15cc <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    15a0:	89 81       	ldd	r24, Y+1	; 0x01
    15a2:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15a6:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    15aa:	88 32       	cpi	r24, 0x28	; 40
    15ac:	11 f0       	breq	.+4      	; 0x15b2 <EEPROM_writeByte+0x58>
        return ERROR;
    15ae:	1c 82       	std	Y+4, r1	; 0x04
    15b0:	0d c0       	rjmp	.+26     	; 0x15cc <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    15b2:	8b 81       	ldd	r24, Y+3	; 0x03
    15b4:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    15b8:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    15bc:	88 32       	cpi	r24, 0x28	; 40
    15be:	11 f0       	breq	.+4      	; 0x15c4 <EEPROM_writeByte+0x6a>
        return ERROR;
    15c0:	1c 82       	std	Y+4, r1	; 0x04
    15c2:	04 c0       	rjmp	.+8      	; 0x15cc <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    15c4:	0e 94 2f 10 	call	0x205e	; 0x205e <TWI_stop>
	
    return SUCCESS;
    15c8:	81 e0       	ldi	r24, 0x01	; 1
    15ca:	8c 83       	std	Y+4, r24	; 0x04
    15cc:	8c 81       	ldd	r24, Y+4	; 0x04
}
    15ce:	0f 90       	pop	r0
    15d0:	0f 90       	pop	r0
    15d2:	0f 90       	pop	r0
    15d4:	0f 90       	pop	r0
    15d6:	cf 91       	pop	r28
    15d8:	df 91       	pop	r29
    15da:	08 95       	ret

000015dc <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	00 d0       	rcall	.+0      	; 0x15e2 <EEPROM_readByte+0x6>
    15e2:	00 d0       	rcall	.+0      	; 0x15e4 <EEPROM_readByte+0x8>
    15e4:	0f 92       	push	r0
    15e6:	cd b7       	in	r28, 0x3d	; 61
    15e8:	de b7       	in	r29, 0x3e	; 62
    15ea:	9a 83       	std	Y+2, r25	; 0x02
    15ec:	89 83       	std	Y+1, r24	; 0x01
    15ee:	7c 83       	std	Y+4, r23	; 0x04
    15f0:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    15f2:	0e 94 1f 10 	call	0x203e	; 0x203e <TWI_start>
    if (TWI_getStatus() != TWI_START)
    15f6:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    15fa:	88 30       	cpi	r24, 0x08	; 8
    15fc:	11 f0       	breq	.+4      	; 0x1602 <EEPROM_readByte+0x26>
        return ERROR;
    15fe:	1d 82       	std	Y+5, r1	; 0x05
    1600:	44 c0       	rjmp	.+136    	; 0x168a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1602:	89 81       	ldd	r24, Y+1	; 0x01
    1604:	9a 81       	ldd	r25, Y+2	; 0x02
    1606:	80 70       	andi	r24, 0x00	; 0
    1608:	97 70       	andi	r25, 0x07	; 7
    160a:	88 0f       	add	r24, r24
    160c:	89 2f       	mov	r24, r25
    160e:	88 1f       	adc	r24, r24
    1610:	99 0b       	sbc	r25, r25
    1612:	91 95       	neg	r25
    1614:	80 6a       	ori	r24, 0xA0	; 160
    1616:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    161a:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    161e:	88 31       	cpi	r24, 0x18	; 24
    1620:	11 f0       	breq	.+4      	; 0x1626 <EEPROM_readByte+0x4a>
        return ERROR;
    1622:	1d 82       	std	Y+5, r1	; 0x05
    1624:	32 c0       	rjmp	.+100    	; 0x168a <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    162c:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    1630:	88 32       	cpi	r24, 0x28	; 40
    1632:	11 f0       	breq	.+4      	; 0x1638 <EEPROM_readByte+0x5c>
        return ERROR;
    1634:	1d 82       	std	Y+5, r1	; 0x05
    1636:	29 c0       	rjmp	.+82     	; 0x168a <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1638:	0e 94 1f 10 	call	0x203e	; 0x203e <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    163c:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    1640:	80 31       	cpi	r24, 0x10	; 16
    1642:	11 f0       	breq	.+4      	; 0x1648 <EEPROM_readByte+0x6c>
        return ERROR;
    1644:	1d 82       	std	Y+5, r1	; 0x05
    1646:	21 c0       	rjmp	.+66     	; 0x168a <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1648:	89 81       	ldd	r24, Y+1	; 0x01
    164a:	9a 81       	ldd	r25, Y+2	; 0x02
    164c:	80 70       	andi	r24, 0x00	; 0
    164e:	97 70       	andi	r25, 0x07	; 7
    1650:	88 0f       	add	r24, r24
    1652:	89 2f       	mov	r24, r25
    1654:	88 1f       	adc	r24, r24
    1656:	99 0b       	sbc	r25, r25
    1658:	91 95       	neg	r25
    165a:	81 6a       	ori	r24, 0xA1	; 161
    165c:	0e 94 3a 10 	call	0x2074	; 0x2074 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1660:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    1664:	80 34       	cpi	r24, 0x40	; 64
    1666:	11 f0       	breq	.+4      	; 0x166c <EEPROM_readByte+0x90>
        return ERROR;
    1668:	1d 82       	std	Y+5, r1	; 0x05
    166a:	0f c0       	rjmp	.+30     	; 0x168a <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    166c:	0e 94 64 10 	call	0x20c8	; 0x20c8 <TWI_readByteWithNACK>
    1670:	eb 81       	ldd	r30, Y+3	; 0x03
    1672:	fc 81       	ldd	r31, Y+4	; 0x04
    1674:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1676:	0e 94 77 10 	call	0x20ee	; 0x20ee <TWI_getStatus>
    167a:	88 35       	cpi	r24, 0x58	; 88
    167c:	11 f0       	breq	.+4      	; 0x1682 <EEPROM_readByte+0xa6>
        return ERROR;
    167e:	1d 82       	std	Y+5, r1	; 0x05
    1680:	04 c0       	rjmp	.+8      	; 0x168a <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1682:	0e 94 2f 10 	call	0x205e	; 0x205e <TWI_stop>

    return SUCCESS;
    1686:	81 e0       	ldi	r24, 0x01	; 1
    1688:	8d 83       	std	Y+5, r24	; 0x05
    168a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    168c:	0f 90       	pop	r0
    168e:	0f 90       	pop	r0
    1690:	0f 90       	pop	r0
    1692:	0f 90       	pop	r0
    1694:	0f 90       	pop	r0
    1696:	cf 91       	pop	r28
    1698:	df 91       	pop	r29
    169a:	08 95       	ret

0000169c <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    169c:	df 93       	push	r29
    169e:	cf 93       	push	r28
    16a0:	00 d0       	rcall	.+0      	; 0x16a2 <GPIO_setupPinDirection+0x6>
    16a2:	00 d0       	rcall	.+0      	; 0x16a4 <GPIO_setupPinDirection+0x8>
    16a4:	0f 92       	push	r0
    16a6:	cd b7       	in	r28, 0x3d	; 61
    16a8:	de b7       	in	r29, 0x3e	; 62
    16aa:	89 83       	std	Y+1, r24	; 0x01
    16ac:	6a 83       	std	Y+2, r22	; 0x02
    16ae:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    16b0:	8a 81       	ldd	r24, Y+2	; 0x02
    16b2:	88 30       	cpi	r24, 0x08	; 8
    16b4:	08 f0       	brcs	.+2      	; 0x16b8 <GPIO_setupPinDirection+0x1c>
    16b6:	d5 c0       	rjmp	.+426    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
    16b8:	89 81       	ldd	r24, Y+1	; 0x01
    16ba:	84 30       	cpi	r24, 0x04	; 4
    16bc:	08 f0       	brcs	.+2      	; 0x16c0 <GPIO_setupPinDirection+0x24>
    16be:	d1 c0       	rjmp	.+418    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    16c0:	89 81       	ldd	r24, Y+1	; 0x01
    16c2:	28 2f       	mov	r18, r24
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	3d 83       	std	Y+5, r19	; 0x05
    16c8:	2c 83       	std	Y+4, r18	; 0x04
    16ca:	8c 81       	ldd	r24, Y+4	; 0x04
    16cc:	9d 81       	ldd	r25, Y+5	; 0x05
    16ce:	81 30       	cpi	r24, 0x01	; 1
    16d0:	91 05       	cpc	r25, r1
    16d2:	09 f4       	brne	.+2      	; 0x16d6 <GPIO_setupPinDirection+0x3a>
    16d4:	43 c0       	rjmp	.+134    	; 0x175c <GPIO_setupPinDirection+0xc0>
    16d6:	2c 81       	ldd	r18, Y+4	; 0x04
    16d8:	3d 81       	ldd	r19, Y+5	; 0x05
    16da:	22 30       	cpi	r18, 0x02	; 2
    16dc:	31 05       	cpc	r19, r1
    16de:	2c f4       	brge	.+10     	; 0x16ea <GPIO_setupPinDirection+0x4e>
    16e0:	8c 81       	ldd	r24, Y+4	; 0x04
    16e2:	9d 81       	ldd	r25, Y+5	; 0x05
    16e4:	00 97       	sbiw	r24, 0x00	; 0
    16e6:	71 f0       	breq	.+28     	; 0x1704 <GPIO_setupPinDirection+0x68>
    16e8:	bc c0       	rjmp	.+376    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
    16ea:	2c 81       	ldd	r18, Y+4	; 0x04
    16ec:	3d 81       	ldd	r19, Y+5	; 0x05
    16ee:	22 30       	cpi	r18, 0x02	; 2
    16f0:	31 05       	cpc	r19, r1
    16f2:	09 f4       	brne	.+2      	; 0x16f6 <GPIO_setupPinDirection+0x5a>
    16f4:	5f c0       	rjmp	.+190    	; 0x17b4 <GPIO_setupPinDirection+0x118>
    16f6:	8c 81       	ldd	r24, Y+4	; 0x04
    16f8:	9d 81       	ldd	r25, Y+5	; 0x05
    16fa:	83 30       	cpi	r24, 0x03	; 3
    16fc:	91 05       	cpc	r25, r1
    16fe:	09 f4       	brne	.+2      	; 0x1702 <GPIO_setupPinDirection+0x66>
    1700:	85 c0       	rjmp	.+266    	; 0x180c <GPIO_setupPinDirection+0x170>
    1702:	af c0       	rjmp	.+350    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1704:	8b 81       	ldd	r24, Y+3	; 0x03
    1706:	81 30       	cpi	r24, 0x01	; 1
    1708:	a1 f4       	brne	.+40     	; 0x1732 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    170a:	aa e3       	ldi	r26, 0x3A	; 58
    170c:	b0 e0       	ldi	r27, 0x00	; 0
    170e:	ea e3       	ldi	r30, 0x3A	; 58
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	80 81       	ld	r24, Z
    1714:	48 2f       	mov	r20, r24
    1716:	8a 81       	ldd	r24, Y+2	; 0x02
    1718:	28 2f       	mov	r18, r24
    171a:	30 e0       	ldi	r19, 0x00	; 0
    171c:	81 e0       	ldi	r24, 0x01	; 1
    171e:	90 e0       	ldi	r25, 0x00	; 0
    1720:	02 2e       	mov	r0, r18
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <GPIO_setupPinDirection+0x8c>
    1724:	88 0f       	add	r24, r24
    1726:	99 1f       	adc	r25, r25
    1728:	0a 94       	dec	r0
    172a:	e2 f7       	brpl	.-8      	; 0x1724 <GPIO_setupPinDirection+0x88>
    172c:	84 2b       	or	r24, r20
    172e:	8c 93       	st	X, r24
    1730:	98 c0       	rjmp	.+304    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1732:	aa e3       	ldi	r26, 0x3A	; 58
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	ea e3       	ldi	r30, 0x3A	; 58
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	80 81       	ld	r24, Z
    173c:	48 2f       	mov	r20, r24
    173e:	8a 81       	ldd	r24, Y+2	; 0x02
    1740:	28 2f       	mov	r18, r24
    1742:	30 e0       	ldi	r19, 0x00	; 0
    1744:	81 e0       	ldi	r24, 0x01	; 1
    1746:	90 e0       	ldi	r25, 0x00	; 0
    1748:	02 2e       	mov	r0, r18
    174a:	02 c0       	rjmp	.+4      	; 0x1750 <GPIO_setupPinDirection+0xb4>
    174c:	88 0f       	add	r24, r24
    174e:	99 1f       	adc	r25, r25
    1750:	0a 94       	dec	r0
    1752:	e2 f7       	brpl	.-8      	; 0x174c <GPIO_setupPinDirection+0xb0>
    1754:	80 95       	com	r24
    1756:	84 23       	and	r24, r20
    1758:	8c 93       	st	X, r24
    175a:	83 c0       	rjmp	.+262    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    175c:	8b 81       	ldd	r24, Y+3	; 0x03
    175e:	81 30       	cpi	r24, 0x01	; 1
    1760:	a1 f4       	brne	.+40     	; 0x178a <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1762:	a7 e3       	ldi	r26, 0x37	; 55
    1764:	b0 e0       	ldi	r27, 0x00	; 0
    1766:	e7 e3       	ldi	r30, 0x37	; 55
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	48 2f       	mov	r20, r24
    176e:	8a 81       	ldd	r24, Y+2	; 0x02
    1770:	28 2f       	mov	r18, r24
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	81 e0       	ldi	r24, 0x01	; 1
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	02 2e       	mov	r0, r18
    177a:	02 c0       	rjmp	.+4      	; 0x1780 <GPIO_setupPinDirection+0xe4>
    177c:	88 0f       	add	r24, r24
    177e:	99 1f       	adc	r25, r25
    1780:	0a 94       	dec	r0
    1782:	e2 f7       	brpl	.-8      	; 0x177c <GPIO_setupPinDirection+0xe0>
    1784:	84 2b       	or	r24, r20
    1786:	8c 93       	st	X, r24
    1788:	6c c0       	rjmp	.+216    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    178a:	a7 e3       	ldi	r26, 0x37	; 55
    178c:	b0 e0       	ldi	r27, 0x00	; 0
    178e:	e7 e3       	ldi	r30, 0x37	; 55
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	80 81       	ld	r24, Z
    1794:	48 2f       	mov	r20, r24
    1796:	8a 81       	ldd	r24, Y+2	; 0x02
    1798:	28 2f       	mov	r18, r24
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	02 2e       	mov	r0, r18
    17a2:	02 c0       	rjmp	.+4      	; 0x17a8 <GPIO_setupPinDirection+0x10c>
    17a4:	88 0f       	add	r24, r24
    17a6:	99 1f       	adc	r25, r25
    17a8:	0a 94       	dec	r0
    17aa:	e2 f7       	brpl	.-8      	; 0x17a4 <GPIO_setupPinDirection+0x108>
    17ac:	80 95       	com	r24
    17ae:	84 23       	and	r24, r20
    17b0:	8c 93       	st	X, r24
    17b2:	57 c0       	rjmp	.+174    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    17b4:	8b 81       	ldd	r24, Y+3	; 0x03
    17b6:	81 30       	cpi	r24, 0x01	; 1
    17b8:	a1 f4       	brne	.+40     	; 0x17e2 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    17ba:	a4 e3       	ldi	r26, 0x34	; 52
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e4 e3       	ldi	r30, 0x34	; 52
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	48 2f       	mov	r20, r24
    17c6:	8a 81       	ldd	r24, Y+2	; 0x02
    17c8:	28 2f       	mov	r18, r24
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	81 e0       	ldi	r24, 0x01	; 1
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	02 2e       	mov	r0, r18
    17d2:	02 c0       	rjmp	.+4      	; 0x17d8 <GPIO_setupPinDirection+0x13c>
    17d4:	88 0f       	add	r24, r24
    17d6:	99 1f       	adc	r25, r25
    17d8:	0a 94       	dec	r0
    17da:	e2 f7       	brpl	.-8      	; 0x17d4 <GPIO_setupPinDirection+0x138>
    17dc:	84 2b       	or	r24, r20
    17de:	8c 93       	st	X, r24
    17e0:	40 c0       	rjmp	.+128    	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    17e2:	a4 e3       	ldi	r26, 0x34	; 52
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	e4 e3       	ldi	r30, 0x34	; 52
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	80 81       	ld	r24, Z
    17ec:	48 2f       	mov	r20, r24
    17ee:	8a 81       	ldd	r24, Y+2	; 0x02
    17f0:	28 2f       	mov	r18, r24
    17f2:	30 e0       	ldi	r19, 0x00	; 0
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	02 2e       	mov	r0, r18
    17fa:	02 c0       	rjmp	.+4      	; 0x1800 <GPIO_setupPinDirection+0x164>
    17fc:	88 0f       	add	r24, r24
    17fe:	99 1f       	adc	r25, r25
    1800:	0a 94       	dec	r0
    1802:	e2 f7       	brpl	.-8      	; 0x17fc <GPIO_setupPinDirection+0x160>
    1804:	80 95       	com	r24
    1806:	84 23       	and	r24, r20
    1808:	8c 93       	st	X, r24
    180a:	2b c0       	rjmp	.+86     	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    180c:	8b 81       	ldd	r24, Y+3	; 0x03
    180e:	81 30       	cpi	r24, 0x01	; 1
    1810:	a1 f4       	brne	.+40     	; 0x183a <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1812:	a1 e3       	ldi	r26, 0x31	; 49
    1814:	b0 e0       	ldi	r27, 0x00	; 0
    1816:	e1 e3       	ldi	r30, 0x31	; 49
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	80 81       	ld	r24, Z
    181c:	48 2f       	mov	r20, r24
    181e:	8a 81       	ldd	r24, Y+2	; 0x02
    1820:	28 2f       	mov	r18, r24
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	81 e0       	ldi	r24, 0x01	; 1
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	02 2e       	mov	r0, r18
    182a:	02 c0       	rjmp	.+4      	; 0x1830 <GPIO_setupPinDirection+0x194>
    182c:	88 0f       	add	r24, r24
    182e:	99 1f       	adc	r25, r25
    1830:	0a 94       	dec	r0
    1832:	e2 f7       	brpl	.-8      	; 0x182c <GPIO_setupPinDirection+0x190>
    1834:	84 2b       	or	r24, r20
    1836:	8c 93       	st	X, r24
    1838:	14 c0       	rjmp	.+40     	; 0x1862 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    183a:	a1 e3       	ldi	r26, 0x31	; 49
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	e1 e3       	ldi	r30, 0x31	; 49
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	48 2f       	mov	r20, r24
    1846:	8a 81       	ldd	r24, Y+2	; 0x02
    1848:	28 2f       	mov	r18, r24
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	81 e0       	ldi	r24, 0x01	; 1
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	02 2e       	mov	r0, r18
    1852:	02 c0       	rjmp	.+4      	; 0x1858 <GPIO_setupPinDirection+0x1bc>
    1854:	88 0f       	add	r24, r24
    1856:	99 1f       	adc	r25, r25
    1858:	0a 94       	dec	r0
    185a:	e2 f7       	brpl	.-8      	; 0x1854 <GPIO_setupPinDirection+0x1b8>
    185c:	80 95       	com	r24
    185e:	84 23       	and	r24, r20
    1860:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1862:	0f 90       	pop	r0
    1864:	0f 90       	pop	r0
    1866:	0f 90       	pop	r0
    1868:	0f 90       	pop	r0
    186a:	0f 90       	pop	r0
    186c:	cf 91       	pop	r28
    186e:	df 91       	pop	r29
    1870:	08 95       	ret

00001872 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1872:	df 93       	push	r29
    1874:	cf 93       	push	r28
    1876:	00 d0       	rcall	.+0      	; 0x1878 <GPIO_writePin+0x6>
    1878:	00 d0       	rcall	.+0      	; 0x187a <GPIO_writePin+0x8>
    187a:	0f 92       	push	r0
    187c:	cd b7       	in	r28, 0x3d	; 61
    187e:	de b7       	in	r29, 0x3e	; 62
    1880:	89 83       	std	Y+1, r24	; 0x01
    1882:	6a 83       	std	Y+2, r22	; 0x02
    1884:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1886:	8a 81       	ldd	r24, Y+2	; 0x02
    1888:	88 30       	cpi	r24, 0x08	; 8
    188a:	08 f0       	brcs	.+2      	; 0x188e <GPIO_writePin+0x1c>
    188c:	d5 c0       	rjmp	.+426    	; 0x1a38 <GPIO_writePin+0x1c6>
    188e:	89 81       	ldd	r24, Y+1	; 0x01
    1890:	84 30       	cpi	r24, 0x04	; 4
    1892:	08 f0       	brcs	.+2      	; 0x1896 <GPIO_writePin+0x24>
    1894:	d1 c0       	rjmp	.+418    	; 0x1a38 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1896:	89 81       	ldd	r24, Y+1	; 0x01
    1898:	28 2f       	mov	r18, r24
    189a:	30 e0       	ldi	r19, 0x00	; 0
    189c:	3d 83       	std	Y+5, r19	; 0x05
    189e:	2c 83       	std	Y+4, r18	; 0x04
    18a0:	8c 81       	ldd	r24, Y+4	; 0x04
    18a2:	9d 81       	ldd	r25, Y+5	; 0x05
    18a4:	81 30       	cpi	r24, 0x01	; 1
    18a6:	91 05       	cpc	r25, r1
    18a8:	09 f4       	brne	.+2      	; 0x18ac <GPIO_writePin+0x3a>
    18aa:	43 c0       	rjmp	.+134    	; 0x1932 <GPIO_writePin+0xc0>
    18ac:	2c 81       	ldd	r18, Y+4	; 0x04
    18ae:	3d 81       	ldd	r19, Y+5	; 0x05
    18b0:	22 30       	cpi	r18, 0x02	; 2
    18b2:	31 05       	cpc	r19, r1
    18b4:	2c f4       	brge	.+10     	; 0x18c0 <GPIO_writePin+0x4e>
    18b6:	8c 81       	ldd	r24, Y+4	; 0x04
    18b8:	9d 81       	ldd	r25, Y+5	; 0x05
    18ba:	00 97       	sbiw	r24, 0x00	; 0
    18bc:	71 f0       	breq	.+28     	; 0x18da <GPIO_writePin+0x68>
    18be:	bc c0       	rjmp	.+376    	; 0x1a38 <GPIO_writePin+0x1c6>
    18c0:	2c 81       	ldd	r18, Y+4	; 0x04
    18c2:	3d 81       	ldd	r19, Y+5	; 0x05
    18c4:	22 30       	cpi	r18, 0x02	; 2
    18c6:	31 05       	cpc	r19, r1
    18c8:	09 f4       	brne	.+2      	; 0x18cc <GPIO_writePin+0x5a>
    18ca:	5f c0       	rjmp	.+190    	; 0x198a <GPIO_writePin+0x118>
    18cc:	8c 81       	ldd	r24, Y+4	; 0x04
    18ce:	9d 81       	ldd	r25, Y+5	; 0x05
    18d0:	83 30       	cpi	r24, 0x03	; 3
    18d2:	91 05       	cpc	r25, r1
    18d4:	09 f4       	brne	.+2      	; 0x18d8 <GPIO_writePin+0x66>
    18d6:	85 c0       	rjmp	.+266    	; 0x19e2 <GPIO_writePin+0x170>
    18d8:	af c0       	rjmp	.+350    	; 0x1a38 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    18da:	8b 81       	ldd	r24, Y+3	; 0x03
    18dc:	81 30       	cpi	r24, 0x01	; 1
    18de:	a1 f4       	brne	.+40     	; 0x1908 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    18e0:	ab e3       	ldi	r26, 0x3B	; 59
    18e2:	b0 e0       	ldi	r27, 0x00	; 0
    18e4:	eb e3       	ldi	r30, 0x3B	; 59
    18e6:	f0 e0       	ldi	r31, 0x00	; 0
    18e8:	80 81       	ld	r24, Z
    18ea:	48 2f       	mov	r20, r24
    18ec:	8a 81       	ldd	r24, Y+2	; 0x02
    18ee:	28 2f       	mov	r18, r24
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	81 e0       	ldi	r24, 0x01	; 1
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	02 2e       	mov	r0, r18
    18f8:	02 c0       	rjmp	.+4      	; 0x18fe <GPIO_writePin+0x8c>
    18fa:	88 0f       	add	r24, r24
    18fc:	99 1f       	adc	r25, r25
    18fe:	0a 94       	dec	r0
    1900:	e2 f7       	brpl	.-8      	; 0x18fa <GPIO_writePin+0x88>
    1902:	84 2b       	or	r24, r20
    1904:	8c 93       	st	X, r24
    1906:	98 c0       	rjmp	.+304    	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1908:	ab e3       	ldi	r26, 0x3B	; 59
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	eb e3       	ldi	r30, 0x3B	; 59
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	48 2f       	mov	r20, r24
    1914:	8a 81       	ldd	r24, Y+2	; 0x02
    1916:	28 2f       	mov	r18, r24
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	81 e0       	ldi	r24, 0x01	; 1
    191c:	90 e0       	ldi	r25, 0x00	; 0
    191e:	02 2e       	mov	r0, r18
    1920:	02 c0       	rjmp	.+4      	; 0x1926 <GPIO_writePin+0xb4>
    1922:	88 0f       	add	r24, r24
    1924:	99 1f       	adc	r25, r25
    1926:	0a 94       	dec	r0
    1928:	e2 f7       	brpl	.-8      	; 0x1922 <GPIO_writePin+0xb0>
    192a:	80 95       	com	r24
    192c:	84 23       	and	r24, r20
    192e:	8c 93       	st	X, r24
    1930:	83 c0       	rjmp	.+262    	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1932:	8b 81       	ldd	r24, Y+3	; 0x03
    1934:	81 30       	cpi	r24, 0x01	; 1
    1936:	a1 f4       	brne	.+40     	; 0x1960 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1938:	a8 e3       	ldi	r26, 0x38	; 56
    193a:	b0 e0       	ldi	r27, 0x00	; 0
    193c:	e8 e3       	ldi	r30, 0x38	; 56
    193e:	f0 e0       	ldi	r31, 0x00	; 0
    1940:	80 81       	ld	r24, Z
    1942:	48 2f       	mov	r20, r24
    1944:	8a 81       	ldd	r24, Y+2	; 0x02
    1946:	28 2f       	mov	r18, r24
    1948:	30 e0       	ldi	r19, 0x00	; 0
    194a:	81 e0       	ldi	r24, 0x01	; 1
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	02 2e       	mov	r0, r18
    1950:	02 c0       	rjmp	.+4      	; 0x1956 <GPIO_writePin+0xe4>
    1952:	88 0f       	add	r24, r24
    1954:	99 1f       	adc	r25, r25
    1956:	0a 94       	dec	r0
    1958:	e2 f7       	brpl	.-8      	; 0x1952 <GPIO_writePin+0xe0>
    195a:	84 2b       	or	r24, r20
    195c:	8c 93       	st	X, r24
    195e:	6c c0       	rjmp	.+216    	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1960:	a8 e3       	ldi	r26, 0x38	; 56
    1962:	b0 e0       	ldi	r27, 0x00	; 0
    1964:	e8 e3       	ldi	r30, 0x38	; 56
    1966:	f0 e0       	ldi	r31, 0x00	; 0
    1968:	80 81       	ld	r24, Z
    196a:	48 2f       	mov	r20, r24
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	28 2f       	mov	r18, r24
    1970:	30 e0       	ldi	r19, 0x00	; 0
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	02 2e       	mov	r0, r18
    1978:	02 c0       	rjmp	.+4      	; 0x197e <GPIO_writePin+0x10c>
    197a:	88 0f       	add	r24, r24
    197c:	99 1f       	adc	r25, r25
    197e:	0a 94       	dec	r0
    1980:	e2 f7       	brpl	.-8      	; 0x197a <GPIO_writePin+0x108>
    1982:	80 95       	com	r24
    1984:	84 23       	and	r24, r20
    1986:	8c 93       	st	X, r24
    1988:	57 c0       	rjmp	.+174    	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    198a:	8b 81       	ldd	r24, Y+3	; 0x03
    198c:	81 30       	cpi	r24, 0x01	; 1
    198e:	a1 f4       	brne	.+40     	; 0x19b8 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1990:	a5 e3       	ldi	r26, 0x35	; 53
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e5 e3       	ldi	r30, 0x35	; 53
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	48 2f       	mov	r20, r24
    199c:	8a 81       	ldd	r24, Y+2	; 0x02
    199e:	28 2f       	mov	r18, r24
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	90 e0       	ldi	r25, 0x00	; 0
    19a6:	02 2e       	mov	r0, r18
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <GPIO_writePin+0x13c>
    19aa:	88 0f       	add	r24, r24
    19ac:	99 1f       	adc	r25, r25
    19ae:	0a 94       	dec	r0
    19b0:	e2 f7       	brpl	.-8      	; 0x19aa <GPIO_writePin+0x138>
    19b2:	84 2b       	or	r24, r20
    19b4:	8c 93       	st	X, r24
    19b6:	40 c0       	rjmp	.+128    	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    19b8:	a5 e3       	ldi	r26, 0x35	; 53
    19ba:	b0 e0       	ldi	r27, 0x00	; 0
    19bc:	e5 e3       	ldi	r30, 0x35	; 53
    19be:	f0 e0       	ldi	r31, 0x00	; 0
    19c0:	80 81       	ld	r24, Z
    19c2:	48 2f       	mov	r20, r24
    19c4:	8a 81       	ldd	r24, Y+2	; 0x02
    19c6:	28 2f       	mov	r18, r24
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	81 e0       	ldi	r24, 0x01	; 1
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	02 2e       	mov	r0, r18
    19d0:	02 c0       	rjmp	.+4      	; 0x19d6 <GPIO_writePin+0x164>
    19d2:	88 0f       	add	r24, r24
    19d4:	99 1f       	adc	r25, r25
    19d6:	0a 94       	dec	r0
    19d8:	e2 f7       	brpl	.-8      	; 0x19d2 <GPIO_writePin+0x160>
    19da:	80 95       	com	r24
    19dc:	84 23       	and	r24, r20
    19de:	8c 93       	st	X, r24
    19e0:	2b c0       	rjmp	.+86     	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    19e2:	8b 81       	ldd	r24, Y+3	; 0x03
    19e4:	81 30       	cpi	r24, 0x01	; 1
    19e6:	a1 f4       	brne	.+40     	; 0x1a10 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    19e8:	a2 e3       	ldi	r26, 0x32	; 50
    19ea:	b0 e0       	ldi	r27, 0x00	; 0
    19ec:	e2 e3       	ldi	r30, 0x32	; 50
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	80 81       	ld	r24, Z
    19f2:	48 2f       	mov	r20, r24
    19f4:	8a 81       	ldd	r24, Y+2	; 0x02
    19f6:	28 2f       	mov	r18, r24
    19f8:	30 e0       	ldi	r19, 0x00	; 0
    19fa:	81 e0       	ldi	r24, 0x01	; 1
    19fc:	90 e0       	ldi	r25, 0x00	; 0
    19fe:	02 2e       	mov	r0, r18
    1a00:	02 c0       	rjmp	.+4      	; 0x1a06 <GPIO_writePin+0x194>
    1a02:	88 0f       	add	r24, r24
    1a04:	99 1f       	adc	r25, r25
    1a06:	0a 94       	dec	r0
    1a08:	e2 f7       	brpl	.-8      	; 0x1a02 <GPIO_writePin+0x190>
    1a0a:	84 2b       	or	r24, r20
    1a0c:	8c 93       	st	X, r24
    1a0e:	14 c0       	rjmp	.+40     	; 0x1a38 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1a10:	a2 e3       	ldi	r26, 0x32	; 50
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e2 e3       	ldi	r30, 0x32	; 50
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	48 2f       	mov	r20, r24
    1a1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1e:	28 2f       	mov	r18, r24
    1a20:	30 e0       	ldi	r19, 0x00	; 0
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	02 2e       	mov	r0, r18
    1a28:	02 c0       	rjmp	.+4      	; 0x1a2e <GPIO_writePin+0x1bc>
    1a2a:	88 0f       	add	r24, r24
    1a2c:	99 1f       	adc	r25, r25
    1a2e:	0a 94       	dec	r0
    1a30:	e2 f7       	brpl	.-8      	; 0x1a2a <GPIO_writePin+0x1b8>
    1a32:	80 95       	com	r24
    1a34:	84 23       	and	r24, r20
    1a36:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1a38:	0f 90       	pop	r0
    1a3a:	0f 90       	pop	r0
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	0f 90       	pop	r0
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <GPIO_readPin+0x6>
    1a4e:	00 d0       	rcall	.+0      	; 0x1a50 <GPIO_readPin+0x8>
    1a50:	0f 92       	push	r0
    1a52:	cd b7       	in	r28, 0x3d	; 61
    1a54:	de b7       	in	r29, 0x3e	; 62
    1a56:	8a 83       	std	Y+2, r24	; 0x02
    1a58:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1a5a:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1a5c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a5e:	88 30       	cpi	r24, 0x08	; 8
    1a60:	08 f0       	brcs	.+2      	; 0x1a64 <GPIO_readPin+0x1c>
    1a62:	84 c0       	rjmp	.+264    	; 0x1b6c <GPIO_readPin+0x124>
    1a64:	8a 81       	ldd	r24, Y+2	; 0x02
    1a66:	84 30       	cpi	r24, 0x04	; 4
    1a68:	08 f0       	brcs	.+2      	; 0x1a6c <GPIO_readPin+0x24>
    1a6a:	80 c0       	rjmp	.+256    	; 0x1b6c <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6e:	28 2f       	mov	r18, r24
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	3d 83       	std	Y+5, r19	; 0x05
    1a74:	2c 83       	std	Y+4, r18	; 0x04
    1a76:	4c 81       	ldd	r20, Y+4	; 0x04
    1a78:	5d 81       	ldd	r21, Y+5	; 0x05
    1a7a:	41 30       	cpi	r20, 0x01	; 1
    1a7c:	51 05       	cpc	r21, r1
    1a7e:	79 f1       	breq	.+94     	; 0x1ade <GPIO_readPin+0x96>
    1a80:	8c 81       	ldd	r24, Y+4	; 0x04
    1a82:	9d 81       	ldd	r25, Y+5	; 0x05
    1a84:	82 30       	cpi	r24, 0x02	; 2
    1a86:	91 05       	cpc	r25, r1
    1a88:	34 f4       	brge	.+12     	; 0x1a96 <GPIO_readPin+0x4e>
    1a8a:	2c 81       	ldd	r18, Y+4	; 0x04
    1a8c:	3d 81       	ldd	r19, Y+5	; 0x05
    1a8e:	21 15       	cp	r18, r1
    1a90:	31 05       	cpc	r19, r1
    1a92:	69 f0       	breq	.+26     	; 0x1aae <GPIO_readPin+0x66>
    1a94:	6b c0       	rjmp	.+214    	; 0x1b6c <GPIO_readPin+0x124>
    1a96:	4c 81       	ldd	r20, Y+4	; 0x04
    1a98:	5d 81       	ldd	r21, Y+5	; 0x05
    1a9a:	42 30       	cpi	r20, 0x02	; 2
    1a9c:	51 05       	cpc	r21, r1
    1a9e:	b9 f1       	breq	.+110    	; 0x1b0e <GPIO_readPin+0xc6>
    1aa0:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa2:	9d 81       	ldd	r25, Y+5	; 0x05
    1aa4:	83 30       	cpi	r24, 0x03	; 3
    1aa6:	91 05       	cpc	r25, r1
    1aa8:	09 f4       	brne	.+2      	; 0x1aac <GPIO_readPin+0x64>
    1aaa:	49 c0       	rjmp	.+146    	; 0x1b3e <GPIO_readPin+0xf6>
    1aac:	5f c0       	rjmp	.+190    	; 0x1b6c <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1aae:	e9 e3       	ldi	r30, 0x39	; 57
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	28 2f       	mov	r18, r24
    1ab6:	30 e0       	ldi	r19, 0x00	; 0
    1ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aba:	88 2f       	mov	r24, r24
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	a9 01       	movw	r20, r18
    1ac0:	02 c0       	rjmp	.+4      	; 0x1ac6 <GPIO_readPin+0x7e>
    1ac2:	55 95       	asr	r21
    1ac4:	47 95       	ror	r20
    1ac6:	8a 95       	dec	r24
    1ac8:	e2 f7       	brpl	.-8      	; 0x1ac2 <GPIO_readPin+0x7a>
    1aca:	ca 01       	movw	r24, r20
    1acc:	81 70       	andi	r24, 0x01	; 1
    1ace:	90 70       	andi	r25, 0x00	; 0
    1ad0:	88 23       	and	r24, r24
    1ad2:	19 f0       	breq	.+6      	; 0x1ada <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1ad4:	81 e0       	ldi	r24, 0x01	; 1
    1ad6:	89 83       	std	Y+1, r24	; 0x01
    1ad8:	49 c0       	rjmp	.+146    	; 0x1b6c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ada:	19 82       	std	Y+1, r1	; 0x01
    1adc:	47 c0       	rjmp	.+142    	; 0x1b6c <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1ade:	e6 e3       	ldi	r30, 0x36	; 54
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	28 2f       	mov	r18, r24
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	8b 81       	ldd	r24, Y+3	; 0x03
    1aea:	88 2f       	mov	r24, r24
    1aec:	90 e0       	ldi	r25, 0x00	; 0
    1aee:	a9 01       	movw	r20, r18
    1af0:	02 c0       	rjmp	.+4      	; 0x1af6 <GPIO_readPin+0xae>
    1af2:	55 95       	asr	r21
    1af4:	47 95       	ror	r20
    1af6:	8a 95       	dec	r24
    1af8:	e2 f7       	brpl	.-8      	; 0x1af2 <GPIO_readPin+0xaa>
    1afa:	ca 01       	movw	r24, r20
    1afc:	81 70       	andi	r24, 0x01	; 1
    1afe:	90 70       	andi	r25, 0x00	; 0
    1b00:	88 23       	and	r24, r24
    1b02:	19 f0       	breq	.+6      	; 0x1b0a <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	89 83       	std	Y+1, r24	; 0x01
    1b08:	31 c0       	rjmp	.+98     	; 0x1b6c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b0a:	19 82       	std	Y+1, r1	; 0x01
    1b0c:	2f c0       	rjmp	.+94     	; 0x1b6c <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1b0e:	e3 e3       	ldi	r30, 0x33	; 51
    1b10:	f0 e0       	ldi	r31, 0x00	; 0
    1b12:	80 81       	ld	r24, Z
    1b14:	28 2f       	mov	r18, r24
    1b16:	30 e0       	ldi	r19, 0x00	; 0
    1b18:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1a:	88 2f       	mov	r24, r24
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	a9 01       	movw	r20, r18
    1b20:	02 c0       	rjmp	.+4      	; 0x1b26 <GPIO_readPin+0xde>
    1b22:	55 95       	asr	r21
    1b24:	47 95       	ror	r20
    1b26:	8a 95       	dec	r24
    1b28:	e2 f7       	brpl	.-8      	; 0x1b22 <GPIO_readPin+0xda>
    1b2a:	ca 01       	movw	r24, r20
    1b2c:	81 70       	andi	r24, 0x01	; 1
    1b2e:	90 70       	andi	r25, 0x00	; 0
    1b30:	88 23       	and	r24, r24
    1b32:	19 f0       	breq	.+6      	; 0x1b3a <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1b34:	81 e0       	ldi	r24, 0x01	; 1
    1b36:	89 83       	std	Y+1, r24	; 0x01
    1b38:	19 c0       	rjmp	.+50     	; 0x1b6c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b3a:	19 82       	std	Y+1, r1	; 0x01
    1b3c:	17 c0       	rjmp	.+46     	; 0x1b6c <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1b3e:	e0 e3       	ldi	r30, 0x30	; 48
    1b40:	f0 e0       	ldi	r31, 0x00	; 0
    1b42:	80 81       	ld	r24, Z
    1b44:	28 2f       	mov	r18, r24
    1b46:	30 e0       	ldi	r19, 0x00	; 0
    1b48:	8b 81       	ldd	r24, Y+3	; 0x03
    1b4a:	88 2f       	mov	r24, r24
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	a9 01       	movw	r20, r18
    1b50:	02 c0       	rjmp	.+4      	; 0x1b56 <GPIO_readPin+0x10e>
    1b52:	55 95       	asr	r21
    1b54:	47 95       	ror	r20
    1b56:	8a 95       	dec	r24
    1b58:	e2 f7       	brpl	.-8      	; 0x1b52 <GPIO_readPin+0x10a>
    1b5a:	ca 01       	movw	r24, r20
    1b5c:	81 70       	andi	r24, 0x01	; 1
    1b5e:	90 70       	andi	r25, 0x00	; 0
    1b60:	88 23       	and	r24, r24
    1b62:	19 f0       	breq	.+6      	; 0x1b6a <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1b64:	81 e0       	ldi	r24, 0x01	; 1
    1b66:	89 83       	std	Y+1, r24	; 0x01
    1b68:	01 c0       	rjmp	.+2      	; 0x1b6c <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1b6a:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1b6c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b6e:	0f 90       	pop	r0
    1b70:	0f 90       	pop	r0
    1b72:	0f 90       	pop	r0
    1b74:	0f 90       	pop	r0
    1b76:	0f 90       	pop	r0
    1b78:	cf 91       	pop	r28
    1b7a:	df 91       	pop	r29
    1b7c:	08 95       	ret

00001b7e <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1b7e:	df 93       	push	r29
    1b80:	cf 93       	push	r28
    1b82:	00 d0       	rcall	.+0      	; 0x1b84 <GPIO_setupPortDirection+0x6>
    1b84:	00 d0       	rcall	.+0      	; 0x1b86 <GPIO_setupPortDirection+0x8>
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	89 83       	std	Y+1, r24	; 0x01
    1b8c:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b8e:	89 81       	ldd	r24, Y+1	; 0x01
    1b90:	84 30       	cpi	r24, 0x04	; 4
    1b92:	90 f5       	brcc	.+100    	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
    1b96:	28 2f       	mov	r18, r24
    1b98:	30 e0       	ldi	r19, 0x00	; 0
    1b9a:	3c 83       	std	Y+4, r19	; 0x04
    1b9c:	2b 83       	std	Y+3, r18	; 0x03
    1b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba2:	81 30       	cpi	r24, 0x01	; 1
    1ba4:	91 05       	cpc	r25, r1
    1ba6:	d1 f0       	breq	.+52     	; 0x1bdc <GPIO_setupPortDirection+0x5e>
    1ba8:	2b 81       	ldd	r18, Y+3	; 0x03
    1baa:	3c 81       	ldd	r19, Y+4	; 0x04
    1bac:	22 30       	cpi	r18, 0x02	; 2
    1bae:	31 05       	cpc	r19, r1
    1bb0:	2c f4       	brge	.+10     	; 0x1bbc <GPIO_setupPortDirection+0x3e>
    1bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb4:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb6:	00 97       	sbiw	r24, 0x00	; 0
    1bb8:	61 f0       	breq	.+24     	; 0x1bd2 <GPIO_setupPortDirection+0x54>
    1bba:	1e c0       	rjmp	.+60     	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
    1bbc:	2b 81       	ldd	r18, Y+3	; 0x03
    1bbe:	3c 81       	ldd	r19, Y+4	; 0x04
    1bc0:	22 30       	cpi	r18, 0x02	; 2
    1bc2:	31 05       	cpc	r19, r1
    1bc4:	81 f0       	breq	.+32     	; 0x1be6 <GPIO_setupPortDirection+0x68>
    1bc6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bc8:	9c 81       	ldd	r25, Y+4	; 0x04
    1bca:	83 30       	cpi	r24, 0x03	; 3
    1bcc:	91 05       	cpc	r25, r1
    1bce:	81 f0       	breq	.+32     	; 0x1bf0 <GPIO_setupPortDirection+0x72>
    1bd0:	13 c0       	rjmp	.+38     	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1bd2:	ea e3       	ldi	r30, 0x3A	; 58
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd8:	80 83       	st	Z, r24
    1bda:	0e c0       	rjmp	.+28     	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1bdc:	e7 e3       	ldi	r30, 0x37	; 55
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	8a 81       	ldd	r24, Y+2	; 0x02
    1be2:	80 83       	st	Z, r24
    1be4:	09 c0       	rjmp	.+18     	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1be6:	e4 e3       	ldi	r30, 0x34	; 52
    1be8:	f0 e0       	ldi	r31, 0x00	; 0
    1bea:	8a 81       	ldd	r24, Y+2	; 0x02
    1bec:	80 83       	st	Z, r24
    1bee:	04 c0       	rjmp	.+8      	; 0x1bf8 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1bf0:	e1 e3       	ldi	r30, 0x31	; 49
    1bf2:	f0 e0       	ldi	r31, 0x00	; 0
    1bf4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf6:	80 83       	st	Z, r24
			break;
		}
	}
}
    1bf8:	0f 90       	pop	r0
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	0f 90       	pop	r0
    1c00:	cf 91       	pop	r28
    1c02:	df 91       	pop	r29
    1c04:	08 95       	ret

00001c06 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1c06:	df 93       	push	r29
    1c08:	cf 93       	push	r28
    1c0a:	00 d0       	rcall	.+0      	; 0x1c0c <GPIO_writePort+0x6>
    1c0c:	00 d0       	rcall	.+0      	; 0x1c0e <GPIO_writePort+0x8>
    1c0e:	cd b7       	in	r28, 0x3d	; 61
    1c10:	de b7       	in	r29, 0x3e	; 62
    1c12:	89 83       	std	Y+1, r24	; 0x01
    1c14:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
    1c18:	84 30       	cpi	r24, 0x04	; 4
    1c1a:	90 f5       	brcc	.+100    	; 0x1c80 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1c1c:	89 81       	ldd	r24, Y+1	; 0x01
    1c1e:	28 2f       	mov	r18, r24
    1c20:	30 e0       	ldi	r19, 0x00	; 0
    1c22:	3c 83       	std	Y+4, r19	; 0x04
    1c24:	2b 83       	std	Y+3, r18	; 0x03
    1c26:	8b 81       	ldd	r24, Y+3	; 0x03
    1c28:	9c 81       	ldd	r25, Y+4	; 0x04
    1c2a:	81 30       	cpi	r24, 0x01	; 1
    1c2c:	91 05       	cpc	r25, r1
    1c2e:	d1 f0       	breq	.+52     	; 0x1c64 <GPIO_writePort+0x5e>
    1c30:	2b 81       	ldd	r18, Y+3	; 0x03
    1c32:	3c 81       	ldd	r19, Y+4	; 0x04
    1c34:	22 30       	cpi	r18, 0x02	; 2
    1c36:	31 05       	cpc	r19, r1
    1c38:	2c f4       	brge	.+10     	; 0x1c44 <GPIO_writePort+0x3e>
    1c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1c3e:	00 97       	sbiw	r24, 0x00	; 0
    1c40:	61 f0       	breq	.+24     	; 0x1c5a <GPIO_writePort+0x54>
    1c42:	1e c0       	rjmp	.+60     	; 0x1c80 <GPIO_writePort+0x7a>
    1c44:	2b 81       	ldd	r18, Y+3	; 0x03
    1c46:	3c 81       	ldd	r19, Y+4	; 0x04
    1c48:	22 30       	cpi	r18, 0x02	; 2
    1c4a:	31 05       	cpc	r19, r1
    1c4c:	81 f0       	breq	.+32     	; 0x1c6e <GPIO_writePort+0x68>
    1c4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c50:	9c 81       	ldd	r25, Y+4	; 0x04
    1c52:	83 30       	cpi	r24, 0x03	; 3
    1c54:	91 05       	cpc	r25, r1
    1c56:	81 f0       	breq	.+32     	; 0x1c78 <GPIO_writePort+0x72>
    1c58:	13 c0       	rjmp	.+38     	; 0x1c80 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1c5a:	eb e3       	ldi	r30, 0x3B	; 59
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c60:	80 83       	st	Z, r24
    1c62:	0e c0       	rjmp	.+28     	; 0x1c80 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1c64:	e8 e3       	ldi	r30, 0x38	; 56
    1c66:	f0 e0       	ldi	r31, 0x00	; 0
    1c68:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6a:	80 83       	st	Z, r24
    1c6c:	09 c0       	rjmp	.+18     	; 0x1c80 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1c6e:	e5 e3       	ldi	r30, 0x35	; 53
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	8a 81       	ldd	r24, Y+2	; 0x02
    1c74:	80 83       	st	Z, r24
    1c76:	04 c0       	rjmp	.+8      	; 0x1c80 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1c78:	e2 e3       	ldi	r30, 0x32	; 50
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7e:	80 83       	st	Z, r24
			break;
		}
	}
}
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	cf 91       	pop	r28
    1c8a:	df 91       	pop	r29
    1c8c:	08 95       	ret

00001c8e <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1c8e:	df 93       	push	r29
    1c90:	cf 93       	push	r28
    1c92:	00 d0       	rcall	.+0      	; 0x1c94 <GPIO_readPort+0x6>
    1c94:	00 d0       	rcall	.+0      	; 0x1c96 <GPIO_readPort+0x8>
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
    1c9a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1c9c:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca0:	84 30       	cpi	r24, 0x04	; 4
    1ca2:	90 f5       	brcc	.+100    	; 0x1d08 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1ca4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca6:	28 2f       	mov	r18, r24
    1ca8:	30 e0       	ldi	r19, 0x00	; 0
    1caa:	3c 83       	std	Y+4, r19	; 0x04
    1cac:	2b 83       	std	Y+3, r18	; 0x03
    1cae:	8b 81       	ldd	r24, Y+3	; 0x03
    1cb0:	9c 81       	ldd	r25, Y+4	; 0x04
    1cb2:	81 30       	cpi	r24, 0x01	; 1
    1cb4:	91 05       	cpc	r25, r1
    1cb6:	d1 f0       	breq	.+52     	; 0x1cec <GPIO_readPort+0x5e>
    1cb8:	2b 81       	ldd	r18, Y+3	; 0x03
    1cba:	3c 81       	ldd	r19, Y+4	; 0x04
    1cbc:	22 30       	cpi	r18, 0x02	; 2
    1cbe:	31 05       	cpc	r19, r1
    1cc0:	2c f4       	brge	.+10     	; 0x1ccc <GPIO_readPort+0x3e>
    1cc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc4:	9c 81       	ldd	r25, Y+4	; 0x04
    1cc6:	00 97       	sbiw	r24, 0x00	; 0
    1cc8:	61 f0       	breq	.+24     	; 0x1ce2 <GPIO_readPort+0x54>
    1cca:	1e c0       	rjmp	.+60     	; 0x1d08 <GPIO_readPort+0x7a>
    1ccc:	2b 81       	ldd	r18, Y+3	; 0x03
    1cce:	3c 81       	ldd	r19, Y+4	; 0x04
    1cd0:	22 30       	cpi	r18, 0x02	; 2
    1cd2:	31 05       	cpc	r19, r1
    1cd4:	81 f0       	breq	.+32     	; 0x1cf6 <GPIO_readPort+0x68>
    1cd6:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd8:	9c 81       	ldd	r25, Y+4	; 0x04
    1cda:	83 30       	cpi	r24, 0x03	; 3
    1cdc:	91 05       	cpc	r25, r1
    1cde:	81 f0       	breq	.+32     	; 0x1d00 <GPIO_readPort+0x72>
    1ce0:	13 c0       	rjmp	.+38     	; 0x1d08 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1ce2:	e9 e3       	ldi	r30, 0x39	; 57
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	89 83       	std	Y+1, r24	; 0x01
    1cea:	0e c0       	rjmp	.+28     	; 0x1d08 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1cec:	e6 e3       	ldi	r30, 0x36	; 54
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	89 83       	std	Y+1, r24	; 0x01
    1cf4:	09 c0       	rjmp	.+18     	; 0x1d08 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1cf6:	e3 e3       	ldi	r30, 0x33	; 51
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	80 81       	ld	r24, Z
    1cfc:	89 83       	std	Y+1, r24	; 0x01
    1cfe:	04 c0       	rjmp	.+8      	; 0x1d08 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1d00:	e0 e3       	ldi	r30, 0x30	; 48
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	80 81       	ld	r24, Z
    1d06:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1d08:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d0a:	0f 90       	pop	r0
    1d0c:	0f 90       	pop	r0
    1d0e:	0f 90       	pop	r0
    1d10:	0f 90       	pop	r0
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	08 95       	ret

00001d18 <PWM_Timer0_Start>:
 * Description:
 * The function responsible for trigger the Timer0 with the PWM Mode, to control
 * DC Motor speed according to temperature sensed by Temperature sensor.
 */
void PWM_Timer0_Start(uint8 duty_cycle)
{
    1d18:	0f 93       	push	r16
    1d1a:	1f 93       	push	r17
    1d1c:	df 93       	push	r29
    1d1e:	cf 93       	push	r28
    1d20:	0f 92       	push	r0
    1d22:	cd b7       	in	r28, 0x3d	; 61
    1d24:	de b7       	in	r29, 0x3e	; 62
    1d26:	89 83       	std	Y+1, r24	; 0x01
	/*set OC0 pin direction to be output pin */
	GPIO_setupPinDirection(OC0_PORT_ID, OC0_PIN_ID, PIN_OUTPUT);
    1d28:	81 e0       	ldi	r24, 0x01	; 1
    1d2a:	63 e0       	ldi	r22, 0x03	; 3
    1d2c:	41 e0       	ldi	r20, 0x01	; 1
    1d2e:	0e 94 4e 0b 	call	0x169c	; 0x169c <GPIO_setupPinDirection>

	/*start counting from zero*/
	TCNT0 =0;
    1d32:	e2 e5       	ldi	r30, 0x52	; 82
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	10 82       	st	Z, r1

	/* calculate compare value from duty cycle percentage and put it in compare reg */
	OCR0 =(uint8)( (float)(duty_cycle/100.0) *(TIMER0_MAX_COUNT));
    1d38:	0c e5       	ldi	r16, 0x5C	; 92
    1d3a:	10 e0       	ldi	r17, 0x00	; 0
    1d3c:	89 81       	ldd	r24, Y+1	; 0x01
    1d3e:	88 2f       	mov	r24, r24
    1d40:	90 e0       	ldi	r25, 0x00	; 0
    1d42:	aa 27       	eor	r26, r26
    1d44:	97 fd       	sbrc	r25, 7
    1d46:	a0 95       	com	r26
    1d48:	ba 2f       	mov	r27, r26
    1d4a:	bc 01       	movw	r22, r24
    1d4c:	cd 01       	movw	r24, r26
    1d4e:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    1d52:	dc 01       	movw	r26, r24
    1d54:	cb 01       	movw	r24, r22
    1d56:	bc 01       	movw	r22, r24
    1d58:	cd 01       	movw	r24, r26
    1d5a:	20 e0       	ldi	r18, 0x00	; 0
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	48 ec       	ldi	r20, 0xC8	; 200
    1d60:	52 e4       	ldi	r21, 0x42	; 66
    1d62:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1d66:	dc 01       	movw	r26, r24
    1d68:	cb 01       	movw	r24, r22
    1d6a:	bc 01       	movw	r22, r24
    1d6c:	cd 01       	movw	r24, r26
    1d6e:	20 e0       	ldi	r18, 0x00	; 0
    1d70:	30 e0       	ldi	r19, 0x00	; 0
    1d72:	4f e7       	ldi	r20, 0x7F	; 127
    1d74:	53 e4       	ldi	r21, 0x43	; 67
    1d76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d7a:	dc 01       	movw	r26, r24
    1d7c:	cb 01       	movw	r24, r22
    1d7e:	bc 01       	movw	r22, r24
    1d80:	cd 01       	movw	r24, r26
    1d82:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d86:	dc 01       	movw	r26, r24
    1d88:	cb 01       	movw	r24, r22
    1d8a:	f8 01       	movw	r30, r16
    1d8c:	80 83       	st	Z, r24
	/*
	 * set WGMO1, WGM00 to one For Fast PWM mode
	 * set COM01 to one and COM00 to zero for non-inverting mode
	 * set CS01 to one and CS00,CS02 to zero for prescalar 8 (F_CPU/8)
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1d8e:	e3 e5       	ldi	r30, 0x53	; 83
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	8a e6       	ldi	r24, 0x6A	; 106
    1d94:	80 83       	st	Z, r24
}
    1d96:	0f 90       	pop	r0
    1d98:	cf 91       	pop	r28
    1d9a:	df 91       	pop	r29
    1d9c:	1f 91       	pop	r17
    1d9e:	0f 91       	pop	r16
    1da0:	08 95       	ret

00001da2 <__vector_9>:

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/
ISR (TIMER1_OVF_vect)
{
    1da2:	1f 92       	push	r1
    1da4:	0f 92       	push	r0
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	0f 92       	push	r0
    1daa:	11 24       	eor	r1, r1
    1dac:	2f 93       	push	r18
    1dae:	3f 93       	push	r19
    1db0:	4f 93       	push	r20
    1db2:	5f 93       	push	r21
    1db4:	6f 93       	push	r22
    1db6:	7f 93       	push	r23
    1db8:	8f 93       	push	r24
    1dba:	9f 93       	push	r25
    1dbc:	af 93       	push	r26
    1dbe:	bf 93       	push	r27
    1dc0:	ef 93       	push	r30
    1dc2:	ff 93       	push	r31
    1dc4:	df 93       	push	r29
    1dc6:	cf 93       	push	r28
    1dc8:	cd b7       	in	r28, 0x3d	; 61
    1dca:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1dcc:	80 91 88 01 	lds	r24, 0x0188
    1dd0:	90 91 89 01 	lds	r25, 0x0189
    1dd4:	00 97       	sbiw	r24, 0x00	; 0
    1dd6:	29 f0       	breq	.+10     	; 0x1de2 <__vector_9+0x40>
	{
		(*g_callBackPtr)();
    1dd8:	e0 91 88 01 	lds	r30, 0x0188
    1ddc:	f0 91 89 01 	lds	r31, 0x0189
    1de0:	09 95       	icall
	}
}
    1de2:	cf 91       	pop	r28
    1de4:	df 91       	pop	r29
    1de6:	ff 91       	pop	r31
    1de8:	ef 91       	pop	r30
    1dea:	bf 91       	pop	r27
    1dec:	af 91       	pop	r26
    1dee:	9f 91       	pop	r25
    1df0:	8f 91       	pop	r24
    1df2:	7f 91       	pop	r23
    1df4:	6f 91       	pop	r22
    1df6:	5f 91       	pop	r21
    1df8:	4f 91       	pop	r20
    1dfa:	3f 91       	pop	r19
    1dfc:	2f 91       	pop	r18
    1dfe:	0f 90       	pop	r0
    1e00:	0f be       	out	0x3f, r0	; 63
    1e02:	0f 90       	pop	r0
    1e04:	1f 90       	pop	r1
    1e06:	18 95       	reti

00001e08 <__vector_7>:

ISR (TIMER1_COMPA_vect)
{
    1e08:	1f 92       	push	r1
    1e0a:	0f 92       	push	r0
    1e0c:	0f b6       	in	r0, 0x3f	; 63
    1e0e:	0f 92       	push	r0
    1e10:	11 24       	eor	r1, r1
    1e12:	2f 93       	push	r18
    1e14:	3f 93       	push	r19
    1e16:	4f 93       	push	r20
    1e18:	5f 93       	push	r21
    1e1a:	6f 93       	push	r22
    1e1c:	7f 93       	push	r23
    1e1e:	8f 93       	push	r24
    1e20:	9f 93       	push	r25
    1e22:	af 93       	push	r26
    1e24:	bf 93       	push	r27
    1e26:	ef 93       	push	r30
    1e28:	ff 93       	push	r31
    1e2a:	df 93       	push	r29
    1e2c:	cf 93       	push	r28
    1e2e:	cd b7       	in	r28, 0x3d	; 61
    1e30:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1e32:	80 91 88 01 	lds	r24, 0x0188
    1e36:	90 91 89 01 	lds	r25, 0x0189
    1e3a:	00 97       	sbiw	r24, 0x00	; 0
    1e3c:	29 f0       	breq	.+10     	; 0x1e48 <__vector_7+0x40>
	{
		(*g_callBackPtr)();
    1e3e:	e0 91 88 01 	lds	r30, 0x0188
    1e42:	f0 91 89 01 	lds	r31, 0x0189
    1e46:	09 95       	icall
	}
}
    1e48:	cf 91       	pop	r28
    1e4a:	df 91       	pop	r29
    1e4c:	ff 91       	pop	r31
    1e4e:	ef 91       	pop	r30
    1e50:	bf 91       	pop	r27
    1e52:	af 91       	pop	r26
    1e54:	9f 91       	pop	r25
    1e56:	8f 91       	pop	r24
    1e58:	7f 91       	pop	r23
    1e5a:	6f 91       	pop	r22
    1e5c:	5f 91       	pop	r21
    1e5e:	4f 91       	pop	r20
    1e60:	3f 91       	pop	r19
    1e62:	2f 91       	pop	r18
    1e64:	0f 90       	pop	r0
    1e66:	0f be       	out	0x3f, r0	; 63
    1e68:	0f 90       	pop	r0
    1e6a:	1f 90       	pop	r1
    1e6c:	18 95       	reti

00001e6e <Timer1_init>:
/*
 * Description:
 * Function to initialize the Timer driver
 */
void Timer1_init(const Timer1_ConfigType * Config_Ptr)
{
    1e6e:	df 93       	push	r29
    1e70:	cf 93       	push	r28
    1e72:	00 d0       	rcall	.+0      	; 0x1e74 <Timer1_init+0x6>
    1e74:	cd b7       	in	r28, 0x3d	; 61
    1e76:	de b7       	in	r29, 0x3e	; 62
    1e78:	9a 83       	std	Y+2, r25	; 0x02
    1e7a:	89 83       	std	Y+1, r24	; 0x01
	TCCR1A = (1<<FOC1A);
    1e7c:	ef e4       	ldi	r30, 0x4F	; 79
    1e7e:	f0 e0       	ldi	r31, 0x00	; 0
    1e80:	88 e0       	ldi	r24, 0x08	; 8
    1e82:	80 83       	st	Z, r24
	//TCCR1B = (1<<FOC1B);

	/* put initial value of timer1 in TCNT1 */
	TCNT1 = Config_Ptr->initial_value;
    1e84:	ac e4       	ldi	r26, 0x4C	; 76
    1e86:	b0 e0       	ldi	r27, 0x00	; 0
    1e88:	e9 81       	ldd	r30, Y+1	; 0x01
    1e8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e8c:	80 81       	ld	r24, Z
    1e8e:	91 81       	ldd	r25, Z+1	; 0x01
    1e90:	11 96       	adiw	r26, 0x01	; 1
    1e92:	9c 93       	st	X, r25
    1e94:	8e 93       	st	-X, r24

	/* Insert first two bits of Timer1_Mode in first two bits in TCCR1A */
	TCCR1A = ( TCCR1A & 0xFC ) | ( Config_Ptr->mode & 0x03);
    1e96:	af e4       	ldi	r26, 0x4F	; 79
    1e98:	b0 e0       	ldi	r27, 0x00	; 0
    1e9a:	ef e4       	ldi	r30, 0x4F	; 79
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	98 2f       	mov	r25, r24
    1ea2:	9c 7f       	andi	r25, 0xFC	; 252
    1ea4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ea6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ea8:	85 81       	ldd	r24, Z+5	; 0x05
    1eaa:	83 70       	andi	r24, 0x03	; 3
    1eac:	89 2b       	or	r24, r25
    1eae:	8c 93       	st	X, r24

	/*Insert bit-3 and bit-2 of Timer1_Mode in bit-4 and bit-3 bit in TCCR1B */
	TCCR1A = (TCCR1A & 0xE7) | ( (Config_Ptr->mode & 0x0C) <<1);
    1eb0:	af e4       	ldi	r26, 0x4F	; 79
    1eb2:	b0 e0       	ldi	r27, 0x00	; 0
    1eb4:	ef e4       	ldi	r30, 0x4F	; 79
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	28 2f       	mov	r18, r24
    1ebc:	27 7e       	andi	r18, 0xE7	; 231
    1ebe:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec2:	85 81       	ldd	r24, Z+5	; 0x05
    1ec4:	88 2f       	mov	r24, r24
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	8c 70       	andi	r24, 0x0C	; 12
    1eca:	90 70       	andi	r25, 0x00	; 0
    1ecc:	88 0f       	add	r24, r24
    1ece:	99 1f       	adc	r25, r25
    1ed0:	82 2b       	or	r24, r18
    1ed2:	8c 93       	st	X, r24

	/*Insert timer1_prescalar value in first three bits of TCCR1A */
	TCCR1B = (TCCR1B & 0XF8) | ( Config_Ptr->prescaler & 0x07);
    1ed4:	ae e4       	ldi	r26, 0x4E	; 78
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	ee e4       	ldi	r30, 0x4E	; 78
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	80 81       	ld	r24, Z
    1ede:	98 2f       	mov	r25, r24
    1ee0:	98 7f       	andi	r25, 0xF8	; 248
    1ee2:	e9 81       	ldd	r30, Y+1	; 0x01
    1ee4:	fa 81       	ldd	r31, Y+2	; 0x02
    1ee6:	84 81       	ldd	r24, Z+4	; 0x04
    1ee8:	87 70       	andi	r24, 0x07	; 7
    1eea:	89 2b       	or	r24, r25
    1eec:	8c 93       	st	X, r24

	/*
	 * put compare value of timer1 in OCR1A and enable OCIE1A for compare match
	 * interrupt, when working in CTC mode
	 */
	if(Config_Ptr->mode == CTC_OCR1A)
    1eee:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ef2:	85 81       	ldd	r24, Z+5	; 0x05
    1ef4:	84 30       	cpi	r24, 0x04	; 4
    1ef6:	89 f4       	brne	.+34     	; 0x1f1a <Timer1_init+0xac>
	{
		OCR1A = Config_Ptr->compare_value;
    1ef8:	aa e4       	ldi	r26, 0x4A	; 74
    1efa:	b0 e0       	ldi	r27, 0x00	; 0
    1efc:	e9 81       	ldd	r30, Y+1	; 0x01
    1efe:	fa 81       	ldd	r31, Y+2	; 0x02
    1f00:	82 81       	ldd	r24, Z+2	; 0x02
    1f02:	93 81       	ldd	r25, Z+3	; 0x03
    1f04:	11 96       	adiw	r26, 0x01	; 1
    1f06:	9c 93       	st	X, r25
    1f08:	8e 93       	st	-X, r24

		SET_BIT (TIMSK, OCIE1A);
    1f0a:	a9 e5       	ldi	r26, 0x59	; 89
    1f0c:	b0 e0       	ldi	r27, 0x00	; 0
    1f0e:	e9 e5       	ldi	r30, 0x59	; 89
    1f10:	f0 e0       	ldi	r31, 0x00	; 0
    1f12:	80 81       	ld	r24, Z
    1f14:	80 61       	ori	r24, 0x10	; 16
    1f16:	8c 93       	st	X, r24
    1f18:	0c c0       	rjmp	.+24     	; 0x1f32 <Timer1_init+0xc4>
	}
	else if(Config_Ptr->mode == NORMAL)
    1f1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1f1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1f1e:	85 81       	ldd	r24, Z+5	; 0x05
    1f20:	88 23       	and	r24, r24
    1f22:	39 f4       	brne	.+14     	; 0x1f32 <Timer1_init+0xc4>
	{
		/* Enable overflow interrupt enable when working in normal mode */
		SET_BIT(TIMSK, TOIE1);
    1f24:	a9 e5       	ldi	r26, 0x59	; 89
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	e9 e5       	ldi	r30, 0x59	; 89
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	84 60       	ori	r24, 0x04	; 4
    1f30:	8c 93       	st	X, r24
	}
	else
	{
		/*Do Nothing */
	}
}
    1f32:	0f 90       	pop	r0
    1f34:	0f 90       	pop	r0
    1f36:	cf 91       	pop	r28
    1f38:	df 91       	pop	r29
    1f3a:	08 95       	ret

00001f3c <Timer1_deInit>:
/*
 * Description:
 * Function to disable the Timer driver
 */
void Timer1_deInit(void)
{
    1f3c:	df 93       	push	r29
    1f3e:	cf 93       	push	r28
    1f40:	cd b7       	in	r28, 0x3d	; 61
    1f42:	de b7       	in	r29, 0x3e	; 62
	/* Stop timer1 by clearing CS12:0 in TCCR1B*/
	TCCR1B=0;
    1f44:	ee e4       	ldi	r30, 0x4E	; 78
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	10 82       	st	Z, r1
}
    1f4a:	cf 91       	pop	r28
    1f4c:	df 91       	pop	r29
    1f4e:	08 95       	ret

00001f50 <Timer1_setCallBack>:
/*
 * Description:
 * Function to set the Call Back function address
 */
void Timer1_setCallBack(void(*a_ptr)(void))
{
    1f50:	df 93       	push	r29
    1f52:	cf 93       	push	r28
    1f54:	00 d0       	rcall	.+0      	; 0x1f56 <Timer1_setCallBack+0x6>
    1f56:	cd b7       	in	r28, 0x3d	; 61
    1f58:	de b7       	in	r29, 0x3e	; 62
    1f5a:	9a 83       	std	Y+2, r25	; 0x02
    1f5c:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr = a_ptr;
    1f5e:	89 81       	ldd	r24, Y+1	; 0x01
    1f60:	9a 81       	ldd	r25, Y+2	; 0x02
    1f62:	90 93 89 01 	sts	0x0189, r25
    1f66:	80 93 88 01 	sts	0x0188, r24
}
    1f6a:	0f 90       	pop	r0
    1f6c:	0f 90       	pop	r0
    1f6e:	cf 91       	pop	r28
    1f70:	df 91       	pop	r29
    1f72:	08 95       	ret

00001f74 <TWI_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void TWI_init(const TWI_ConfigType* Confing_Ptr)
{
    1f74:	0f 93       	push	r16
    1f76:	1f 93       	push	r17
    1f78:	df 93       	push	r29
    1f7a:	cf 93       	push	r28
    1f7c:	00 d0       	rcall	.+0      	; 0x1f7e <TWI_init+0xa>
    1f7e:	cd b7       	in	r28, 0x3d	; 61
    1f80:	de b7       	in	r29, 0x3e	; 62
    1f82:	9a 83       	std	Y+2, r25	; 0x02
    1f84:	89 83       	std	Y+1, r24	; 0x01
    /*set TWI prescalar to be 1*/
	TWSR = (TWSR & 0xFC) | (0x00);
    1f86:	a1 e2       	ldi	r26, 0x21	; 33
    1f88:	b0 e0       	ldi	r27, 0x00	; 0
    1f8a:	e1 e2       	ldi	r30, 0x21	; 33
    1f8c:	f0 e0       	ldi	r31, 0x00	; 0
    1f8e:	80 81       	ld	r24, Z
    1f90:	8c 7f       	andi	r24, 0xFC	; 252
    1f92:	8c 93       	st	X, r24

	/*calculate TWBR*/
	TWBR= (uint8) ( ((float)F_CPU/Confing_Ptr->bit_rate)-16 )/2.0;
    1f94:	00 e2       	ldi	r16, 0x20	; 32
    1f96:	10 e0       	ldi	r17, 0x00	; 0
    1f98:	e9 81       	ldd	r30, Y+1	; 0x01
    1f9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1f9c:	81 81       	ldd	r24, Z+1	; 0x01
    1f9e:	92 81       	ldd	r25, Z+2	; 0x02
    1fa0:	a3 81       	ldd	r26, Z+3	; 0x03
    1fa2:	b4 81       	ldd	r27, Z+4	; 0x04
    1fa4:	bc 01       	movw	r22, r24
    1fa6:	cd 01       	movw	r24, r26
    1fa8:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    1fac:	9b 01       	movw	r18, r22
    1fae:	ac 01       	movw	r20, r24
    1fb0:	60 e0       	ldi	r22, 0x00	; 0
    1fb2:	74 e2       	ldi	r23, 0x24	; 36
    1fb4:	84 ef       	ldi	r24, 0xF4	; 244
    1fb6:	9a e4       	ldi	r25, 0x4A	; 74
    1fb8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1fbc:	dc 01       	movw	r26, r24
    1fbe:	cb 01       	movw	r24, r22
    1fc0:	bc 01       	movw	r22, r24
    1fc2:	cd 01       	movw	r24, r26
    1fc4:	20 e0       	ldi	r18, 0x00	; 0
    1fc6:	30 e0       	ldi	r19, 0x00	; 0
    1fc8:	40 e8       	ldi	r20, 0x80	; 128
    1fca:	51 e4       	ldi	r21, 0x41	; 65
    1fcc:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    1fd0:	dc 01       	movw	r26, r24
    1fd2:	cb 01       	movw	r24, r22
    1fd4:	bc 01       	movw	r22, r24
    1fd6:	cd 01       	movw	r24, r26
    1fd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fdc:	dc 01       	movw	r26, r24
    1fde:	cb 01       	movw	r24, r22
    1fe0:	88 2f       	mov	r24, r24
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	aa 27       	eor	r26, r26
    1fe6:	97 fd       	sbrc	r25, 7
    1fe8:	a0 95       	com	r26
    1fea:	ba 2f       	mov	r27, r26
    1fec:	bc 01       	movw	r22, r24
    1fee:	cd 01       	movw	r24, r26
    1ff0:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    1ff4:	dc 01       	movw	r26, r24
    1ff6:	cb 01       	movw	r24, r22
    1ff8:	bc 01       	movw	r22, r24
    1ffa:	cd 01       	movw	r24, r26
    1ffc:	20 e0       	ldi	r18, 0x00	; 0
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	40 e0       	ldi	r20, 0x00	; 0
    2002:	50 e4       	ldi	r21, 0x40	; 64
    2004:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2008:	dc 01       	movw	r26, r24
    200a:	cb 01       	movw	r24, r22
    200c:	bc 01       	movw	r22, r24
    200e:	cd 01       	movw	r24, r26
    2010:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2014:	dc 01       	movw	r26, r24
    2016:	cb 01       	movw	r24, r22
    2018:	f8 01       	movw	r30, r16
    201a:	80 83       	st	Z, r24
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = Confing_Ptr-> address;
    201c:	a2 e2       	ldi	r26, 0x22	; 34
    201e:	b0 e0       	ldi	r27, 0x00	; 0
    2020:	e9 81       	ldd	r30, Y+1	; 0x01
    2022:	fa 81       	ldd	r31, Y+2	; 0x02
    2024:	80 81       	ld	r24, Z
    2026:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    2028:	e6 e5       	ldi	r30, 0x56	; 86
    202a:	f0 e0       	ldi	r31, 0x00	; 0
    202c:	84 e0       	ldi	r24, 0x04	; 4
    202e:	80 83       	st	Z, r24
}
    2030:	0f 90       	pop	r0
    2032:	0f 90       	pop	r0
    2034:	cf 91       	pop	r28
    2036:	df 91       	pop	r29
    2038:	1f 91       	pop	r17
    203a:	0f 91       	pop	r16
    203c:	08 95       	ret

0000203e <TWI_start>:

void TWI_start(void)
{
    203e:	df 93       	push	r29
    2040:	cf 93       	push	r28
    2042:	cd b7       	in	r28, 0x3d	; 61
    2044:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2046:	e6 e5       	ldi	r30, 0x56	; 86
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	84 ea       	ldi	r24, 0xA4	; 164
    204c:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    204e:	e6 e5       	ldi	r30, 0x56	; 86
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	88 23       	and	r24, r24
    2056:	dc f7       	brge	.-10     	; 0x204e <TWI_start+0x10>
}
    2058:	cf 91       	pop	r28
    205a:	df 91       	pop	r29
    205c:	08 95       	ret

0000205e <TWI_stop>:

void TWI_stop(void)
{
    205e:	df 93       	push	r29
    2060:	cf 93       	push	r28
    2062:	cd b7       	in	r28, 0x3d	; 61
    2064:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2066:	e6 e5       	ldi	r30, 0x56	; 86
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	84 e9       	ldi	r24, 0x94	; 148
    206c:	80 83       	st	Z, r24
}
    206e:	cf 91       	pop	r28
    2070:	df 91       	pop	r29
    2072:	08 95       	ret

00002074 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2074:	df 93       	push	r29
    2076:	cf 93       	push	r28
    2078:	0f 92       	push	r0
    207a:	cd b7       	in	r28, 0x3d	; 61
    207c:	de b7       	in	r29, 0x3e	; 62
    207e:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    2080:	e3 e2       	ldi	r30, 0x23	; 35
    2082:	f0 e0       	ldi	r31, 0x00	; 0
    2084:	89 81       	ldd	r24, Y+1	; 0x01
    2086:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2088:	e6 e5       	ldi	r30, 0x56	; 86
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	84 e8       	ldi	r24, 0x84	; 132
    208e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is sent successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2090:	e6 e5       	ldi	r30, 0x56	; 86
    2092:	f0 e0       	ldi	r31, 0x00	; 0
    2094:	80 81       	ld	r24, Z
    2096:	88 23       	and	r24, r24
    2098:	dc f7       	brge	.-10     	; 0x2090 <TWI_writeByte+0x1c>
}
    209a:	0f 90       	pop	r0
    209c:	cf 91       	pop	r28
    209e:	df 91       	pop	r29
    20a0:	08 95       	ret

000020a2 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    20a2:	df 93       	push	r29
    20a4:	cf 93       	push	r28
    20a6:	cd b7       	in	r28, 0x3d	; 61
    20a8:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    20aa:	e6 e5       	ldi	r30, 0x56	; 86
    20ac:	f0 e0       	ldi	r31, 0x00	; 0
    20ae:	84 ec       	ldi	r24, 0xC4	; 196
    20b0:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    20b2:	e6 e5       	ldi	r30, 0x56	; 86
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	88 23       	and	r24, r24
    20ba:	dc f7       	brge	.-10     	; 0x20b2 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    20bc:	e3 e2       	ldi	r30, 0x23	; 35
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	80 81       	ld	r24, Z
}
    20c2:	cf 91       	pop	r28
    20c4:	df 91       	pop	r29
    20c6:	08 95       	ret

000020c8 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    20c8:	df 93       	push	r29
    20ca:	cf 93       	push	r28
    20cc:	cd b7       	in	r28, 0x3d	; 61
    20ce:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    20d0:	e6 e5       	ldi	r30, 0x56	; 86
    20d2:	f0 e0       	ldi	r31, 0x00	; 0
    20d4:	84 e8       	ldi	r24, 0x84	; 132
    20d6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    20d8:	e6 e5       	ldi	r30, 0x56	; 86
    20da:	f0 e0       	ldi	r31, 0x00	; 0
    20dc:	80 81       	ld	r24, Z
    20de:	88 23       	and	r24, r24
    20e0:	dc f7       	brge	.-10     	; 0x20d8 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    20e2:	e3 e2       	ldi	r30, 0x23	; 35
    20e4:	f0 e0       	ldi	r31, 0x00	; 0
    20e6:	80 81       	ld	r24, Z
}
    20e8:	cf 91       	pop	r28
    20ea:	df 91       	pop	r29
    20ec:	08 95       	ret

000020ee <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    20ee:	df 93       	push	r29
    20f0:	cf 93       	push	r28
    20f2:	0f 92       	push	r0
    20f4:	cd b7       	in	r28, 0x3d	; 61
    20f6:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    20f8:	e1 e2       	ldi	r30, 0x21	; 33
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	80 81       	ld	r24, Z
    20fe:	88 7f       	andi	r24, 0xF8	; 248
    2100:	89 83       	std	Y+1, r24	; 0x01
    return status;
    2102:	89 81       	ldd	r24, Y+1	; 0x01
}
    2104:	0f 90       	pop	r0
    2106:	cf 91       	pop	r28
    2108:	df 91       	pop	r29
    210a:	08 95       	ret

0000210c <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType* Config_Ptr)
{
    210c:	df 93       	push	r29
    210e:	cf 93       	push	r28
    2110:	00 d0       	rcall	.+0      	; 0x2112 <UART_init+0x6>
    2112:	00 d0       	rcall	.+0      	; 0x2114 <UART_init+0x8>
    2114:	cd b7       	in	r28, 0x3d	; 61
    2116:	de b7       	in	r29, 0x3e	; 62
    2118:	9c 83       	std	Y+4, r25	; 0x04
    211a:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    211c:	1a 82       	std	Y+2, r1	; 0x02
    211e:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2120:	eb e2       	ldi	r30, 0x2B	; 43
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	82 e0       	ldi	r24, 0x02	; 2
    2126:	80 83       	st	Z, r24
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    2128:	ea e2       	ldi	r30, 0x2A	; 42
    212a:	f0 e0       	ldi	r31, 0x00	; 0
    212c:	88 e1       	ldi	r24, 0x18	; 24
    212e:	80 83       	st	Z, r24
	/* insert UCSZ2 bit from bit_data */
	UCSRB = (UCSRB & 0XFB) | ( (Config_Ptr->bit_data & 0x04));
    2130:	aa e2       	ldi	r26, 0x2A	; 42
    2132:	b0 e0       	ldi	r27, 0x00	; 0
    2134:	ea e2       	ldi	r30, 0x2A	; 42
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	98 2f       	mov	r25, r24
    213c:	9b 7f       	andi	r25, 0xFB	; 251
    213e:	eb 81       	ldd	r30, Y+3	; 0x03
    2140:	fc 81       	ldd	r31, Y+4	; 0x04
    2142:	80 81       	ld	r24, Z
    2144:	84 70       	andi	r24, 0x04	; 4
    2146:	89 2b       	or	r24, r25
    2148:	8c 93       	st	X, r24
	 * URSEL   = 1 The URSEL must be one when writing the UCSRC
	 * UMSEL   = 0 Asynchronous Operation
	 * UCPOL   = 0 Used with the Synchronous operation only
	 * Insert the rest of the bits from Config_Ptr
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL);
    214a:	e0 e4       	ldi	r30, 0x40	; 64
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 e8       	ldi	r24, 0x80	; 128
    2150:	80 83       	st	Z, r24

	/* Insert bit_data in second and third bit in UCSRA */
	UCSRC = (UCSRC & 0xF9) | ( (Config_Ptr->bit_data & 0x03) << 1);
    2152:	a0 e4       	ldi	r26, 0x40	; 64
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	e0 e4       	ldi	r30, 0x40	; 64
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	80 81       	ld	r24, Z
    215c:	28 2f       	mov	r18, r24
    215e:	29 7f       	andi	r18, 0xF9	; 249
    2160:	eb 81       	ldd	r30, Y+3	; 0x03
    2162:	fc 81       	ldd	r31, Y+4	; 0x04
    2164:	80 81       	ld	r24, Z
    2166:	88 2f       	mov	r24, r24
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	83 70       	andi	r24, 0x03	; 3
    216c:	90 70       	andi	r25, 0x00	; 0
    216e:	88 0f       	add	r24, r24
    2170:	99 1f       	adc	r25, r25
    2172:	82 2b       	or	r24, r18
    2174:	8c 93       	st	X, r24
	
	/* Insert Parity in 5th and 4th bit in UCSRA */
	UCSRC = (UCSRC & 0xCF) | ( (Config_Ptr->parity & 0x03) << 4);
    2176:	a0 e4       	ldi	r26, 0x40	; 64
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e0 e4       	ldi	r30, 0x40	; 64
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	28 2f       	mov	r18, r24
    2182:	2f 7c       	andi	r18, 0xCF	; 207
    2184:	eb 81       	ldd	r30, Y+3	; 0x03
    2186:	fc 81       	ldd	r31, Y+4	; 0x04
    2188:	81 81       	ldd	r24, Z+1	; 0x01
    218a:	88 2f       	mov	r24, r24
    218c:	90 e0       	ldi	r25, 0x00	; 0
    218e:	83 70       	andi	r24, 0x03	; 3
    2190:	90 70       	andi	r25, 0x00	; 0
    2192:	82 95       	swap	r24
    2194:	92 95       	swap	r25
    2196:	90 7f       	andi	r25, 0xF0	; 240
    2198:	98 27       	eor	r25, r24
    219a:	80 7f       	andi	r24, 0xF0	; 240
    219c:	98 27       	eor	r25, r24
    219e:	82 2b       	or	r24, r18
    21a0:	8c 93       	st	X, r24

	/* Insert stob_bit in third bit in UCSRA */
	UCSRC = (UCSRC & 0xF7) | ( (Config_Ptr->stop_bit & 0x01) <<3);
    21a2:	a0 e4       	ldi	r26, 0x40	; 64
    21a4:	b0 e0       	ldi	r27, 0x00	; 0
    21a6:	e0 e4       	ldi	r30, 0x40	; 64
    21a8:	f0 e0       	ldi	r31, 0x00	; 0
    21aa:	80 81       	ld	r24, Z
    21ac:	28 2f       	mov	r18, r24
    21ae:	27 7f       	andi	r18, 0xF7	; 247
    21b0:	eb 81       	ldd	r30, Y+3	; 0x03
    21b2:	fc 81       	ldd	r31, Y+4	; 0x04
    21b4:	82 81       	ldd	r24, Z+2	; 0x02
    21b6:	88 2f       	mov	r24, r24
    21b8:	90 e0       	ldi	r25, 0x00	; 0
    21ba:	81 70       	andi	r24, 0x01	; 1
    21bc:	90 70       	andi	r25, 0x00	; 0
    21be:	88 0f       	add	r24, r24
    21c0:	99 1f       	adc	r25, r25
    21c2:	88 0f       	add	r24, r24
    21c4:	99 1f       	adc	r25, r25
    21c6:	88 0f       	add	r24, r24
    21c8:	99 1f       	adc	r25, r25
    21ca:	82 2b       	or	r24, r18
    21cc:	8c 93       	st	X, r24

	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    21ce:	eb 81       	ldd	r30, Y+3	; 0x03
    21d0:	fc 81       	ldd	r31, Y+4	; 0x04
    21d2:	83 81       	ldd	r24, Z+3	; 0x03
    21d4:	94 81       	ldd	r25, Z+4	; 0x04
    21d6:	cc 01       	movw	r24, r24
    21d8:	a0 e0       	ldi	r26, 0x00	; 0
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	88 0f       	add	r24, r24
    21de:	99 1f       	adc	r25, r25
    21e0:	aa 1f       	adc	r26, r26
    21e2:	bb 1f       	adc	r27, r27
    21e4:	88 0f       	add	r24, r24
    21e6:	99 1f       	adc	r25, r25
    21e8:	aa 1f       	adc	r26, r26
    21ea:	bb 1f       	adc	r27, r27
    21ec:	88 0f       	add	r24, r24
    21ee:	99 1f       	adc	r25, r25
    21f0:	aa 1f       	adc	r26, r26
    21f2:	bb 1f       	adc	r27, r27
    21f4:	9c 01       	movw	r18, r24
    21f6:	ad 01       	movw	r20, r26
    21f8:	80 e0       	ldi	r24, 0x00	; 0
    21fa:	92 e1       	ldi	r25, 0x12	; 18
    21fc:	aa e7       	ldi	r26, 0x7A	; 122
    21fe:	b0 e0       	ldi	r27, 0x00	; 0
    2200:	bc 01       	movw	r22, r24
    2202:	cd 01       	movw	r24, r26
    2204:	0e 94 ad 11 	call	0x235a	; 0x235a <__udivmodsi4>
    2208:	da 01       	movw	r26, r20
    220a:	c9 01       	movw	r24, r18
    220c:	01 97       	sbiw	r24, 0x01	; 1
    220e:	9a 83       	std	Y+2, r25	; 0x02
    2210:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2212:	e0 e4       	ldi	r30, 0x40	; 64
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	89 81       	ldd	r24, Y+1	; 0x01
    2218:	9a 81       	ldd	r25, Y+2	; 0x02
    221a:	89 2f       	mov	r24, r25
    221c:	99 27       	eor	r25, r25
    221e:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2220:	e9 e2       	ldi	r30, 0x29	; 41
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	89 81       	ldd	r24, Y+1	; 0x01
    2226:	80 83       	st	Z, r24
}
    2228:	0f 90       	pop	r0
    222a:	0f 90       	pop	r0
    222c:	0f 90       	pop	r0
    222e:	0f 90       	pop	r0
    2230:	cf 91       	pop	r28
    2232:	df 91       	pop	r29
    2234:	08 95       	ret

00002236 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2236:	df 93       	push	r29
    2238:	cf 93       	push	r28
    223a:	0f 92       	push	r0
    223c:	cd b7       	in	r28, 0x3d	; 61
    223e:	de b7       	in	r29, 0x3e	; 62
    2240:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2242:	eb e2       	ldi	r30, 0x2B	; 43
    2244:	f0 e0       	ldi	r31, 0x00	; 0
    2246:	80 81       	ld	r24, Z
    2248:	88 2f       	mov	r24, r24
    224a:	90 e0       	ldi	r25, 0x00	; 0
    224c:	80 72       	andi	r24, 0x20	; 32
    224e:	90 70       	andi	r25, 0x00	; 0
    2250:	00 97       	sbiw	r24, 0x00	; 0
    2252:	b9 f3       	breq	.-18     	; 0x2242 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2254:	ec e2       	ldi	r30, 0x2C	; 44
    2256:	f0 e0       	ldi	r31, 0x00	; 0
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    225c:	0f 90       	pop	r0
    225e:	cf 91       	pop	r28
    2260:	df 91       	pop	r29
    2262:	08 95       	ret

00002264 <UART_receiveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_receiveByte(void)
{
    2264:	df 93       	push	r29
    2266:	cf 93       	push	r28
    2268:	cd b7       	in	r28, 0x3d	; 61
    226a:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    226c:	eb e2       	ldi	r30, 0x2B	; 43
    226e:	f0 e0       	ldi	r31, 0x00	; 0
    2270:	80 81       	ld	r24, Z
    2272:	88 23       	and	r24, r24
    2274:	dc f7       	brge	.-10     	; 0x226c <UART_receiveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2276:	ec e2       	ldi	r30, 0x2C	; 44
    2278:	f0 e0       	ldi	r31, 0x00	; 0
    227a:	80 81       	ld	r24, Z
}
    227c:	cf 91       	pop	r28
    227e:	df 91       	pop	r29
    2280:	08 95       	ret

00002282 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2282:	df 93       	push	r29
    2284:	cf 93       	push	r28
    2286:	00 d0       	rcall	.+0      	; 0x2288 <UART_sendString+0x6>
    2288:	0f 92       	push	r0
    228a:	cd b7       	in	r28, 0x3d	; 61
    228c:	de b7       	in	r29, 0x3e	; 62
    228e:	9b 83       	std	Y+3, r25	; 0x03
    2290:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2292:	19 82       	std	Y+1, r1	; 0x01
    2294:	0e c0       	rjmp	.+28     	; 0x22b2 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    2296:	89 81       	ldd	r24, Y+1	; 0x01
    2298:	28 2f       	mov	r18, r24
    229a:	30 e0       	ldi	r19, 0x00	; 0
    229c:	8a 81       	ldd	r24, Y+2	; 0x02
    229e:	9b 81       	ldd	r25, Y+3	; 0x03
    22a0:	fc 01       	movw	r30, r24
    22a2:	e2 0f       	add	r30, r18
    22a4:	f3 1f       	adc	r31, r19
    22a6:	80 81       	ld	r24, Z
    22a8:	0e 94 1b 11 	call	0x2236	; 0x2236 <UART_sendByte>
		i++;
    22ac:	89 81       	ldd	r24, Y+1	; 0x01
    22ae:	8f 5f       	subi	r24, 0xFF	; 255
    22b0:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	28 2f       	mov	r18, r24
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	8a 81       	ldd	r24, Y+2	; 0x02
    22ba:	9b 81       	ldd	r25, Y+3	; 0x03
    22bc:	fc 01       	movw	r30, r24
    22be:	e2 0f       	add	r30, r18
    22c0:	f3 1f       	adc	r31, r19
    22c2:	80 81       	ld	r24, Z
    22c4:	88 23       	and	r24, r24
    22c6:	39 f7       	brne	.-50     	; 0x2296 <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    22c8:	0f 90       	pop	r0
    22ca:	0f 90       	pop	r0
    22cc:	0f 90       	pop	r0
    22ce:	cf 91       	pop	r28
    22d0:	df 91       	pop	r29
    22d2:	08 95       	ret

000022d4 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    22d4:	0f 93       	push	r16
    22d6:	1f 93       	push	r17
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	00 d0       	rcall	.+0      	; 0x22de <UART_receiveString+0xa>
    22de:	0f 92       	push	r0
    22e0:	cd b7       	in	r28, 0x3d	; 61
    22e2:	de b7       	in	r29, 0x3e	; 62
    22e4:	9b 83       	std	Y+3, r25	; 0x03
    22e6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    22e8:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_receiveByte();
    22ea:	89 81       	ldd	r24, Y+1	; 0x01
    22ec:	28 2f       	mov	r18, r24
    22ee:	30 e0       	ldi	r19, 0x00	; 0
    22f0:	8a 81       	ldd	r24, Y+2	; 0x02
    22f2:	9b 81       	ldd	r25, Y+3	; 0x03
    22f4:	8c 01       	movw	r16, r24
    22f6:	02 0f       	add	r16, r18
    22f8:	13 1f       	adc	r17, r19
    22fa:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    22fe:	f8 01       	movw	r30, r16
    2300:	80 83       	st	Z, r24
    2302:	0f c0       	rjmp	.+30     	; 0x2322 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2304:	89 81       	ldd	r24, Y+1	; 0x01
    2306:	8f 5f       	subi	r24, 0xFF	; 255
    2308:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_receiveByte();
    230a:	89 81       	ldd	r24, Y+1	; 0x01
    230c:	28 2f       	mov	r18, r24
    230e:	30 e0       	ldi	r19, 0x00	; 0
    2310:	8a 81       	ldd	r24, Y+2	; 0x02
    2312:	9b 81       	ldd	r25, Y+3	; 0x03
    2314:	8c 01       	movw	r16, r24
    2316:	02 0f       	add	r16, r18
    2318:	13 1f       	adc	r17, r19
    231a:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_receiveByte>
    231e:	f8 01       	movw	r30, r16
    2320:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_receiveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	28 2f       	mov	r18, r24
    2326:	30 e0       	ldi	r19, 0x00	; 0
    2328:	8a 81       	ldd	r24, Y+2	; 0x02
    232a:	9b 81       	ldd	r25, Y+3	; 0x03
    232c:	fc 01       	movw	r30, r24
    232e:	e2 0f       	add	r30, r18
    2330:	f3 1f       	adc	r31, r19
    2332:	80 81       	ld	r24, Z
    2334:	83 32       	cpi	r24, 0x23	; 35
    2336:	31 f7       	brne	.-52     	; 0x2304 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_receiveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2338:	89 81       	ldd	r24, Y+1	; 0x01
    233a:	28 2f       	mov	r18, r24
    233c:	30 e0       	ldi	r19, 0x00	; 0
    233e:	8a 81       	ldd	r24, Y+2	; 0x02
    2340:	9b 81       	ldd	r25, Y+3	; 0x03
    2342:	fc 01       	movw	r30, r24
    2344:	e2 0f       	add	r30, r18
    2346:	f3 1f       	adc	r31, r19
    2348:	10 82       	st	Z, r1
}
    234a:	0f 90       	pop	r0
    234c:	0f 90       	pop	r0
    234e:	0f 90       	pop	r0
    2350:	cf 91       	pop	r28
    2352:	df 91       	pop	r29
    2354:	1f 91       	pop	r17
    2356:	0f 91       	pop	r16
    2358:	08 95       	ret

0000235a <__udivmodsi4>:
    235a:	a1 e2       	ldi	r26, 0x21	; 33
    235c:	1a 2e       	mov	r1, r26
    235e:	aa 1b       	sub	r26, r26
    2360:	bb 1b       	sub	r27, r27
    2362:	fd 01       	movw	r30, r26
    2364:	0d c0       	rjmp	.+26     	; 0x2380 <__udivmodsi4_ep>

00002366 <__udivmodsi4_loop>:
    2366:	aa 1f       	adc	r26, r26
    2368:	bb 1f       	adc	r27, r27
    236a:	ee 1f       	adc	r30, r30
    236c:	ff 1f       	adc	r31, r31
    236e:	a2 17       	cp	r26, r18
    2370:	b3 07       	cpc	r27, r19
    2372:	e4 07       	cpc	r30, r20
    2374:	f5 07       	cpc	r31, r21
    2376:	20 f0       	brcs	.+8      	; 0x2380 <__udivmodsi4_ep>
    2378:	a2 1b       	sub	r26, r18
    237a:	b3 0b       	sbc	r27, r19
    237c:	e4 0b       	sbc	r30, r20
    237e:	f5 0b       	sbc	r31, r21

00002380 <__udivmodsi4_ep>:
    2380:	66 1f       	adc	r22, r22
    2382:	77 1f       	adc	r23, r23
    2384:	88 1f       	adc	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	1a 94       	dec	r1
    238a:	69 f7       	brne	.-38     	; 0x2366 <__udivmodsi4_loop>
    238c:	60 95       	com	r22
    238e:	70 95       	com	r23
    2390:	80 95       	com	r24
    2392:	90 95       	com	r25
    2394:	9b 01       	movw	r18, r22
    2396:	ac 01       	movw	r20, r24
    2398:	bd 01       	movw	r22, r26
    239a:	cf 01       	movw	r24, r30
    239c:	08 95       	ret

0000239e <__prologue_saves__>:
    239e:	2f 92       	push	r2
    23a0:	3f 92       	push	r3
    23a2:	4f 92       	push	r4
    23a4:	5f 92       	push	r5
    23a6:	6f 92       	push	r6
    23a8:	7f 92       	push	r7
    23aa:	8f 92       	push	r8
    23ac:	9f 92       	push	r9
    23ae:	af 92       	push	r10
    23b0:	bf 92       	push	r11
    23b2:	cf 92       	push	r12
    23b4:	df 92       	push	r13
    23b6:	ef 92       	push	r14
    23b8:	ff 92       	push	r15
    23ba:	0f 93       	push	r16
    23bc:	1f 93       	push	r17
    23be:	cf 93       	push	r28
    23c0:	df 93       	push	r29
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	ca 1b       	sub	r28, r26
    23c8:	db 0b       	sbc	r29, r27
    23ca:	0f b6       	in	r0, 0x3f	; 63
    23cc:	f8 94       	cli
    23ce:	de bf       	out	0x3e, r29	; 62
    23d0:	0f be       	out	0x3f, r0	; 63
    23d2:	cd bf       	out	0x3d, r28	; 61
    23d4:	09 94       	ijmp

000023d6 <__epilogue_restores__>:
    23d6:	2a 88       	ldd	r2, Y+18	; 0x12
    23d8:	39 88       	ldd	r3, Y+17	; 0x11
    23da:	48 88       	ldd	r4, Y+16	; 0x10
    23dc:	5f 84       	ldd	r5, Y+15	; 0x0f
    23de:	6e 84       	ldd	r6, Y+14	; 0x0e
    23e0:	7d 84       	ldd	r7, Y+13	; 0x0d
    23e2:	8c 84       	ldd	r8, Y+12	; 0x0c
    23e4:	9b 84       	ldd	r9, Y+11	; 0x0b
    23e6:	aa 84       	ldd	r10, Y+10	; 0x0a
    23e8:	b9 84       	ldd	r11, Y+9	; 0x09
    23ea:	c8 84       	ldd	r12, Y+8	; 0x08
    23ec:	df 80       	ldd	r13, Y+7	; 0x07
    23ee:	ee 80       	ldd	r14, Y+6	; 0x06
    23f0:	fd 80       	ldd	r15, Y+5	; 0x05
    23f2:	0c 81       	ldd	r16, Y+4	; 0x04
    23f4:	1b 81       	ldd	r17, Y+3	; 0x03
    23f6:	aa 81       	ldd	r26, Y+2	; 0x02
    23f8:	b9 81       	ldd	r27, Y+1	; 0x01
    23fa:	ce 0f       	add	r28, r30
    23fc:	d1 1d       	adc	r29, r1
    23fe:	0f b6       	in	r0, 0x3f	; 63
    2400:	f8 94       	cli
    2402:	de bf       	out	0x3e, r29	; 62
    2404:	0f be       	out	0x3f, r0	; 63
    2406:	cd bf       	out	0x3d, r28	; 61
    2408:	ed 01       	movw	r28, r26
    240a:	08 95       	ret

0000240c <strcmp>:
    240c:	fb 01       	movw	r30, r22
    240e:	dc 01       	movw	r26, r24
    2410:	8d 91       	ld	r24, X+
    2412:	01 90       	ld	r0, Z+
    2414:	80 19       	sub	r24, r0
    2416:	01 10       	cpse	r0, r1
    2418:	d9 f3       	breq	.-10     	; 0x2410 <strcmp+0x4>
    241a:	99 0b       	sbc	r25, r25
    241c:	08 95       	ret

0000241e <_exit>:
    241e:	f8 94       	cli

00002420 <__stop_program>:
    2420:	ff cf       	rjmp	.-2      	; 0x2420 <__stop_program>
