Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jan 10 11:38:49 2017
| Host         : DESKTOP-VO6VFHC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -rpx XADCdemo_timing_summary_routed.rpx
| Design       : XADCdemo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: XLXI_7/U0/DCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.631        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.631        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.683ns (45.832%)  route 1.989ns (54.168%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.870     8.986    clear
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.470    14.861    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[16]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X17Y75         FDRE (Setup_fdre_C_R)       -0.600    14.617    pwm_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.683ns (45.832%)  route 1.989ns (54.168%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.870     8.986    clear
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.470    14.861    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[17]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X17Y75         FDRE (Setup_fdre_C_R)       -0.600    14.617    pwm_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.683ns (45.832%)  route 1.989ns (54.168%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.870     8.986    clear
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.470    14.861    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[18]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X17Y75         FDRE (Setup_fdre_C_R)       -0.600    14.617    pwm_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 1.683ns (45.832%)  route 1.989ns (54.168%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.870     8.986    clear
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.470    14.861    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[19]/C
                         clock pessimism              0.391    15.252    
                         clock uncertainty           -0.035    15.217    
    SLICE_X17Y75         FDRE (Setup_fdre_C_R)       -0.600    14.617    pwm_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.683ns (45.403%)  route 2.024ns (54.597%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.905     9.021    clear
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.475    14.866    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[0]/C
                         clock pessimism              0.448    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X17Y71         FDRE (Setup_fdre_C_R)       -0.600    14.679    pwm_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.683ns (45.403%)  route 2.024ns (54.597%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.905     9.021    clear
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.475    14.866    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[1]/C
                         clock pessimism              0.448    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X17Y71         FDRE (Setup_fdre_C_R)       -0.600    14.679    pwm_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.683ns (45.403%)  route 2.024ns (54.597%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.905     9.021    clear
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.475    14.866    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
                         clock pessimism              0.448    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X17Y71         FDRE (Setup_fdre_C_R)       -0.600    14.679    pwm_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.683ns (45.403%)  route 2.024ns (54.597%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.905     9.021    clear
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.475    14.866    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[3]/C
                         clock pessimism              0.448    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X17Y71         FDRE (Setup_fdre_C_R)       -0.600    14.679    pwm_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.679    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.683ns (46.559%)  route 1.932ns (53.441%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.813     8.929    clear
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.473    14.864    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[4]/C
                         clock pessimism              0.425    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_R)       -0.600    14.654    pwm_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 1.683ns (46.559%)  route 1.932ns (53.441%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.646     5.314    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.456     5.770 r  pwm_count_reg[2]/Q
                         net (fo=3, routed)           1.119     6.889    pwm_count_reg[2]
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  pwm_count[0]_i_31/O
                         net (fo=1, routed)           0.000     7.013    pwm_count[0]_i_31_n_0
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.546 r  pwm_count_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.546    pwm_count_reg[0]_i_18_n_0
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.663 r  pwm_count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.663    pwm_count_reg[0]_i_13_n_0
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.780 r  pwm_count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.780    pwm_count_reg[0]_i_8_n_0
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.897 r  pwm_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.897    pwm_count1
    SLICE_X16Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.116 r  pwm_count_reg[0]_i_1/O[0]
                         net (fo=32, routed)          0.813     8.929    clear
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.473    14.864    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[5]/C
                         clock pessimism              0.425    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X17Y72         FDRE (Setup_fdre_C_R)       -0.600    14.654    pwm_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.546     1.458    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pwm_count_reg[19]/Q
                         net (fo=6, routed)           0.120     1.719    pwm_count_reg[19]
    SLICE_X17Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  pwm_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    pwm_count_reg[16]_i_1_n_4
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.812     1.971    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[19]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.105     1.563    pwm_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.547     1.459    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  pwm_count_reg[11]/Q
                         net (fo=11, routed)          0.120     1.720    pwm_count_reg[11]
    SLICE_X17Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  pwm_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    pwm_count_reg[8]_i_1_n_4
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.813     1.972    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[11]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X17Y73         FDRE (Hold_fdre_C_D)         0.105     1.564    pwm_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pwm_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.461    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  pwm_count_reg[7]/Q
                         net (fo=11, routed)          0.120     1.722    pwm_count_reg[7]
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  pwm_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    pwm_count_reg[4]_i_1_n_4
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.974    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[7]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X17Y72         FDRE (Hold_fdre_C_D)         0.105     1.566    pwm_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.546     1.458    clk_IBUF_BUFG
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pwm_count_reg[12]/Q
                         net (fo=6, routed)           0.115     1.714    pwm_count_reg[12]
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  pwm_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    pwm_count_reg[12]_i_1_n_7
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.812     1.971    clk_IBUF_BUFG
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[12]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X17Y74         FDRE (Hold_fdre_C_D)         0.105     1.563    pwm_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.461    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  pwm_count_reg[4]/Q
                         net (fo=10, routed)          0.115     1.717    pwm_count_reg[4]
    SLICE_X17Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  pwm_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    pwm_count_reg[4]_i_1_n_7
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.815     1.974    clk_IBUF_BUFG
    SLICE_X17Y72         FDRE                                         r  pwm_count_reg[4]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X17Y72         FDRE (Hold_fdre_C_D)         0.105     1.566    pwm_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.547     1.459    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y73         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  pwm_count_reg[8]/Q
                         net (fo=11, routed)          0.115     1.715    pwm_count_reg[8]
    SLICE_X17Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  pwm_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    pwm_count_reg[8]_i_1_n_7
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.813     1.972    clk_IBUF_BUFG
    SLICE_X17Y73         FDRE                                         r  pwm_count_reg[8]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X17Y73         FDRE (Hold_fdre_C_D)         0.105     1.564    pwm_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pwm_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.461    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  pwm_count_reg[3]/Q
                         net (fo=3, routed)           0.123     1.724    pwm_count_reg[3]
    SLICE_X17Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  pwm_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.832    pwm_count_reg[0]_i_2_n_4
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.975    clk_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  pwm_count_reg[3]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X17Y71         FDRE (Hold_fdre_C_D)         0.105     1.566    pwm_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     1.461    clk_IBUF_BUFG
    SLICE_X17Y78         FDRE                                         r  pwm_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y78         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  pwm_count_reg[28]/Q
                         net (fo=6, routed)           0.117     1.719    pwm_count_reg[28]
    SLICE_X17Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  pwm_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    pwm_count_reg[28]_i_1_n_7
    SLICE_X17Y78         FDRE                                         r  pwm_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.816     1.975    clk_IBUF_BUFG
    SLICE_X17Y78         FDRE                                         r  pwm_count_reg[28]/C
                         clock pessimism             -0.514     1.461    
    SLICE_X17Y78         FDRE (Hold_fdre_C_D)         0.105     1.566    pwm_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.546     1.458    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pwm_count_reg[16]/Q
                         net (fo=6, routed)           0.117     1.716    pwm_count_reg[16]
    SLICE_X17Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  pwm_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    pwm_count_reg[16]_i_1_n_7
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.812     1.971    clk_IBUF_BUFG
    SLICE_X17Y75         FDRE                                         r  pwm_count_reg[16]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.105     1.563    pwm_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.546     1.458    clk_IBUF_BUFG
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pwm_count_reg[14]/Q
                         net (fo=6, routed)           0.122     1.720    pwm_count_reg[14]
    SLICE_X17Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  pwm_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    pwm_count_reg[12]_i_1_n_5
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.812     1.971    clk_IBUF_BUFG
    SLICE_X17Y74         FDRE                                         r  pwm_count_reg[14]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X17Y74         FDRE (Hold_fdre_C_D)         0.105     1.563    pwm_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y71    pwm_count_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y73    pwm_count_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y73    pwm_count_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y74    pwm_count_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y74    pwm_count_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y74    pwm_count_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y74    pwm_count_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X17Y75    pwm_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y75    pwm_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y75    pwm_count_reg[16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y71    pwm_count_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y71    pwm_count_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y73    pwm_count_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y73    pwm_count_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[14]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y74    pwm_count_reg[15]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y75    pwm_count_reg[16]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X17Y75    pwm_count_reg[17]/C



