

================================================================
== Vitis HLS Report for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27'
================================================================
* Date:           Tue Jul  2 15:30:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5060|     5060|  50.600 us|  50.600 us|  5060|  5060|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_68_2  |     5058|     5058|        20|          6|          1|   840|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|      32|      5|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     406|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     438|    393|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_7ns_7ns_10_4_1_U126  |mac_muladd_4ns_7ns_7ns_10_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    +--------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                  Module                                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fc3_bias_U    |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_bias_ROM_AUTO_1R    |        0|  32|   5|    0|    10|   32|     1|          320|
    |fc3_weight_U  |lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27_fc3_weight_ROM_AUTO_1R  |        2|   0|   0|    0|   840|   32|     1|        26880|
    +--------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                         |        2|  32|   5|    0|   850|   64|     2|        27200|
    +--------------+-------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_199_p2             |         +|   0|  0|  13|           4|           1|
    |add_ln64_fu_187_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln68_fu_236_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage1_11001        |       and|   0|  0|   2|           1|           1|
    |ap_block_state20_io              |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_fadd_state15   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op96_write_state20  |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_181_p2              |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln68_fu_205_p2              |      icmp|   0|  0|  10|           7|           7|
    |ifzero19_fu_242_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln68_1_fu_273_p3          |    select|   0|  0|  32|           1|           1|
    |select_ln68_2_fu_219_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln68_fu_211_p3            |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 124|          53|          38|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  37|          7|    1|          7|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten26_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_o_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_sum_load               |   9|          2|   32|         64|
    |data_blk_n_W                            |   9|          2|    1|          2|
    |grp_fu_141_p0                           |  14|          3|   32|         96|
    |grp_fu_141_p1                           |  14|          3|   32|         96|
    |i_fu_76                                 |   9|          2|    7|         14|
    |indvar_flatten26_fu_84                  |   9|          2|   10|         20|
    |o_fu_80                                 |   9|          2|    4|          8|
    |sum_fu_72                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 200|         43|  178|        425|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |fc3_bias_load_reg_409                |  32|   0|   32|          0|
    |i_fu_76                              |   7|   0|    7|          0|
    |icmp_ln64_reg_341                    |   1|   0|    1|          0|
    |icmp_ln68_reg_345                    |   1|   0|    1|          0|
    |icmp_ln68_reg_345_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero19_reg_370                     |   1|   0|    1|          0|
    |indvar_flatten26_fu_84               |  10|   0|   10|          0|
    |mul20_i2_reg_399                     |  32|   0|   32|          0|
    |o_fu_80                              |   4|   0|    4|          0|
    |pW_load_reg_389                      |  32|   0|   32|          0|
    |pX_load_reg_374                      |  32|   0|   32|          0|
    |reg_149                              |  32|   0|   32|          0|
    |select_ln68_1_reg_394                |  32|   0|   32|          0|
    |select_ln68_2_reg_355                |   4|   0|    4|          0|
    |select_ln68_2_reg_355_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln68_reg_350                  |   7|   0|    7|          0|
    |sum_fu_72                            |  32|   0|   32|          0|
    |icmp_ln64_reg_341                    |  64|  32|    1|          0|
    |ifzero19_reg_370                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 406|  64|  280|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_236_p_din0     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_236_p_din1     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_236_p_opcode   |  out|    2|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_236_p_dout0    |   in|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_236_p_ce       |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_244_p_din0     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_244_p_din1     |  out|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_244_p_dout0    |   in|   32|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|grp_fu_244_p_ce       |  out|    1|  ap_ctrl_hs|  lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27|  return value|
|m_axi_data_AWVALID    |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_AWREADY    |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_AWADDR     |  out|   32|       m_axi|                                              data|       pointer|
|m_axi_data_AWID       |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_AWLEN      |  out|   32|       m_axi|                                              data|       pointer|
|m_axi_data_AWSIZE     |  out|    3|       m_axi|                                              data|       pointer|
|m_axi_data_AWBURST    |  out|    2|       m_axi|                                              data|       pointer|
|m_axi_data_AWLOCK     |  out|    2|       m_axi|                                              data|       pointer|
|m_axi_data_AWCACHE    |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_AWPROT     |  out|    3|       m_axi|                                              data|       pointer|
|m_axi_data_AWQOS      |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_AWREGION   |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_AWUSER     |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_WVALID     |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_WREADY     |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_WDATA      |  out|   32|       m_axi|                                              data|       pointer|
|m_axi_data_WSTRB      |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_WLAST      |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_WID        |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_WUSER      |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_ARVALID    |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_ARREADY    |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_ARADDR     |  out|   32|       m_axi|                                              data|       pointer|
|m_axi_data_ARID       |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_ARLEN      |  out|   32|       m_axi|                                              data|       pointer|
|m_axi_data_ARSIZE     |  out|    3|       m_axi|                                              data|       pointer|
|m_axi_data_ARBURST    |  out|    2|       m_axi|                                              data|       pointer|
|m_axi_data_ARLOCK     |  out|    2|       m_axi|                                              data|       pointer|
|m_axi_data_ARCACHE    |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_ARPROT     |  out|    3|       m_axi|                                              data|       pointer|
|m_axi_data_ARQOS      |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_ARREGION   |  out|    4|       m_axi|                                              data|       pointer|
|m_axi_data_ARUSER     |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RVALID     |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RREADY     |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RDATA      |   in|   32|       m_axi|                                              data|       pointer|
|m_axi_data_RLAST      |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RID        |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RFIFONUM   |   in|    9|       m_axi|                                              data|       pointer|
|m_axi_data_RUSER      |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_RRESP      |   in|    2|       m_axi|                                              data|       pointer|
|m_axi_data_BVALID     |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_BREADY     |  out|    1|       m_axi|                                              data|       pointer|
|m_axi_data_BRESP      |   in|    2|       m_axi|                                              data|       pointer|
|m_axi_data_BID        |   in|    1|       m_axi|                                              data|       pointer|
|m_axi_data_BUSER      |   in|    1|       m_axi|                                              data|       pointer|
|sext_ln64             |   in|   30|     ap_none|                                         sext_ln64|        scalar|
|f2_out_data_address0  |  out|    7|   ap_memory|                                       f2_out_data|         array|
|f2_out_data_ce0       |  out|    1|   ap_memory|                                       f2_out_data|         array|
|f2_out_data_q0        |   in|   32|   ap_memory|                                       f2_out_data|         array|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

