============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 15:53:39 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.329743s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (84.6%)

RUN-1004 : used memory is 269 MB, reserved memory is 245 MB, peak memory is 274 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96795677949952"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96795677949952"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86161338925056"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10007 instances
RUN-0007 : 6215 luts, 2947 seqs, 467 mslices, 247 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11180 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6644 nets have 2 pins
RUN-1001 : 3236 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 209 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1293     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     623     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 75
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10005 instances, 6215 luts, 2947 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47522, tnet num: 11178, tinst num: 10005, tnode num: 57296, tedge num: 77736.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11178 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.976440s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (72.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.73256e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10005.
PHY-3001 : Level 1 #clusters 1488.
PHY-3001 : End clustering;  0.105714s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (59.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 762320, overlap = 327.281
PHY-3002 : Step(2): len = 656130, overlap = 362.125
PHY-3002 : Step(3): len = 466725, overlap = 496.312
PHY-3002 : Step(4): len = 402762, overlap = 524.5
PHY-3002 : Step(5): len = 333085, overlap = 617.406
PHY-3002 : Step(6): len = 294692, overlap = 652.094
PHY-3002 : Step(7): len = 235265, overlap = 717.344
PHY-3002 : Step(8): len = 215877, overlap = 730.656
PHY-3002 : Step(9): len = 183859, overlap = 782.5
PHY-3002 : Step(10): len = 167847, overlap = 816.25
PHY-3002 : Step(11): len = 144996, overlap = 845.969
PHY-3002 : Step(12): len = 135815, overlap = 862.969
PHY-3002 : Step(13): len = 122249, overlap = 868.531
PHY-3002 : Step(14): len = 119277, overlap = 865.625
PHY-3002 : Step(15): len = 108577, overlap = 866.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.96356e-06
PHY-3002 : Step(16): len = 117276, overlap = 845.562
PHY-3002 : Step(17): len = 166104, overlap = 675.375
PHY-3002 : Step(18): len = 189328, overlap = 667.344
PHY-3002 : Step(19): len = 194961, overlap = 615.594
PHY-3002 : Step(20): len = 189462, overlap = 614.156
PHY-3002 : Step(21): len = 184927, overlap = 602.375
PHY-3002 : Step(22): len = 178619, overlap = 605.906
PHY-3002 : Step(23): len = 173543, overlap = 601.969
PHY-3002 : Step(24): len = 171263, overlap = 604.562
PHY-3002 : Step(25): len = 169090, overlap = 599.625
PHY-3002 : Step(26): len = 167053, overlap = 620.375
PHY-3002 : Step(27): len = 164154, overlap = 602.969
PHY-3002 : Step(28): len = 162065, overlap = 595.969
PHY-3002 : Step(29): len = 160350, overlap = 595.25
PHY-3002 : Step(30): len = 159049, overlap = 615.938
PHY-3002 : Step(31): len = 157578, overlap = 632.344
PHY-3002 : Step(32): len = 156170, overlap = 633
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.92712e-06
PHY-3002 : Step(33): len = 163597, overlap = 585.5
PHY-3002 : Step(34): len = 173867, overlap = 575.062
PHY-3002 : Step(35): len = 180007, overlap = 549.125
PHY-3002 : Step(36): len = 183648, overlap = 534.344
PHY-3002 : Step(37): len = 185141, overlap = 518.656
PHY-3002 : Step(38): len = 186491, overlap = 524.594
PHY-3002 : Step(39): len = 186889, overlap = 541.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.85424e-06
PHY-3002 : Step(40): len = 198177, overlap = 512.156
PHY-3002 : Step(41): len = 215003, overlap = 489.844
PHY-3002 : Step(42): len = 224348, overlap = 465.281
PHY-3002 : Step(43): len = 229052, overlap = 463.188
PHY-3002 : Step(44): len = 230413, overlap = 474.969
PHY-3002 : Step(45): len = 230791, overlap = 488.438
PHY-3002 : Step(46): len = 230253, overlap = 510.156
PHY-3002 : Step(47): len = 229365, overlap = 519.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.57085e-05
PHY-3002 : Step(48): len = 242921, overlap = 479.219
PHY-3002 : Step(49): len = 259627, overlap = 414.969
PHY-3002 : Step(50): len = 267395, overlap = 388.969
PHY-3002 : Step(51): len = 270290, overlap = 375.188
PHY-3002 : Step(52): len = 270967, overlap = 379
PHY-3002 : Step(53): len = 271900, overlap = 376.094
PHY-3002 : Step(54): len = 271781, overlap = 368.188
PHY-3002 : Step(55): len = 272286, overlap = 369.188
PHY-3002 : Step(56): len = 272507, overlap = 357.938
PHY-3002 : Step(57): len = 271757, overlap = 351.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.14169e-05
PHY-3002 : Step(58): len = 286078, overlap = 315.938
PHY-3002 : Step(59): len = 302944, overlap = 254.656
PHY-3002 : Step(60): len = 311763, overlap = 217.031
PHY-3002 : Step(61): len = 315836, overlap = 205.125
PHY-3002 : Step(62): len = 316969, overlap = 184.938
PHY-3002 : Step(63): len = 319355, overlap = 175.25
PHY-3002 : Step(64): len = 319285, overlap = 173.625
PHY-3002 : Step(65): len = 319406, overlap = 164.625
PHY-3002 : Step(66): len = 320312, overlap = 163.719
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.28339e-05
PHY-3002 : Step(67): len = 336799, overlap = 158.844
PHY-3002 : Step(68): len = 349899, overlap = 146.938
PHY-3002 : Step(69): len = 353523, overlap = 143.094
PHY-3002 : Step(70): len = 356151, overlap = 138.625
PHY-3002 : Step(71): len = 359248, overlap = 140.812
PHY-3002 : Step(72): len = 360765, overlap = 138.312
PHY-3002 : Step(73): len = 358648, overlap = 133
PHY-3002 : Step(74): len = 358215, overlap = 126.688
PHY-3002 : Step(75): len = 358372, overlap = 139.781
PHY-3002 : Step(76): len = 358122, overlap = 127.781
PHY-3002 : Step(77): len = 357806, overlap = 145.781
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000125668
PHY-3002 : Step(78): len = 369006, overlap = 114.719
PHY-3002 : Step(79): len = 377499, overlap = 99.5938
PHY-3002 : Step(80): len = 379027, overlap = 105.438
PHY-3002 : Step(81): len = 381012, overlap = 98
PHY-3002 : Step(82): len = 385452, overlap = 107.375
PHY-3002 : Step(83): len = 388026, overlap = 108.906
PHY-3002 : Step(84): len = 387028, overlap = 113.156
PHY-3002 : Step(85): len = 386883, overlap = 112.75
PHY-3002 : Step(86): len = 388704, overlap = 116.375
PHY-3002 : Step(87): len = 389930, overlap = 110.688
PHY-3002 : Step(88): len = 387939, overlap = 106.688
PHY-3002 : Step(89): len = 386938, overlap = 108.062
PHY-3002 : Step(90): len = 387293, overlap = 110.062
PHY-3002 : Step(91): len = 387813, overlap = 119.625
PHY-3002 : Step(92): len = 386091, overlap = 118.25
PHY-3002 : Step(93): len = 385607, overlap = 116.312
PHY-3002 : Step(94): len = 386043, overlap = 115.719
PHY-3002 : Step(95): len = 386386, overlap = 118.281
PHY-3002 : Step(96): len = 385319, overlap = 118.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000249344
PHY-3002 : Step(97): len = 393179, overlap = 104.625
PHY-3002 : Step(98): len = 396938, overlap = 98.5938
PHY-3002 : Step(99): len = 396727, overlap = 102.875
PHY-3002 : Step(100): len = 398360, overlap = 102
PHY-3002 : Step(101): len = 402342, overlap = 92.7812
PHY-3002 : Step(102): len = 405001, overlap = 91.4375
PHY-3002 : Step(103): len = 404140, overlap = 94.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000466996
PHY-3002 : Step(104): len = 409147, overlap = 88.4062
PHY-3002 : Step(105): len = 411497, overlap = 75.8438
PHY-3002 : Step(106): len = 411124, overlap = 82.7812
PHY-3002 : Step(107): len = 412593, overlap = 80.4688
PHY-3002 : Step(108): len = 416215, overlap = 79.0312
PHY-3002 : Step(109): len = 418596, overlap = 83.125
PHY-3002 : Step(110): len = 417204, overlap = 79.625
PHY-3002 : Step(111): len = 417524, overlap = 86.7812
PHY-3002 : Step(112): len = 419932, overlap = 83.9688
PHY-3002 : Step(113): len = 421255, overlap = 83.9688
PHY-3002 : Step(114): len = 420013, overlap = 83.5
PHY-3002 : Step(115): len = 419835, overlap = 83.5
PHY-3002 : Step(116): len = 421811, overlap = 76.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000933992
PHY-3002 : Step(117): len = 424913, overlap = 78.1875
PHY-3002 : Step(118): len = 428352, overlap = 79.125
PHY-3002 : Step(119): len = 429840, overlap = 72.6562
PHY-3002 : Step(120): len = 431880, overlap = 73
PHY-3002 : Step(121): len = 434083, overlap = 75.125
PHY-3002 : Step(122): len = 436638, overlap = 67.2812
PHY-3002 : Step(123): len = 437075, overlap = 67.3438
PHY-3002 : Step(124): len = 437991, overlap = 66.4688
PHY-3002 : Step(125): len = 439493, overlap = 72.2188
PHY-3002 : Step(126): len = 439962, overlap = 71.4688
PHY-3002 : Step(127): len = 440286, overlap = 73.7188
PHY-3002 : Step(128): len = 440945, overlap = 76.4062
PHY-3002 : Step(129): len = 441071, overlap = 75.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00164503
PHY-3002 : Step(130): len = 443197, overlap = 75.6562
PHY-3002 : Step(131): len = 444805, overlap = 75.7188
PHY-3002 : Step(132): len = 444851, overlap = 72.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013788s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11180.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 592320, over cnt = 1271(3%), over = 6917, worst = 43
PHY-1001 : End global iterations;  0.320050s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 82.16, top5 = 61.32, top10 = 51.75, top15 = 45.79.
PHY-3001 : End congestion estimation;  0.442242s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (67.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11178 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400384s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (74.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168332
PHY-3002 : Step(133): len = 492959, overlap = 35.8125
PHY-3002 : Step(134): len = 496508, overlap = 23.8438
PHY-3002 : Step(135): len = 494060, overlap = 22.6562
PHY-3002 : Step(136): len = 491568, overlap = 25.9688
PHY-3002 : Step(137): len = 490869, overlap = 23.9062
PHY-3002 : Step(138): len = 491135, overlap = 18.0625
PHY-3002 : Step(139): len = 492572, overlap = 19.125
PHY-3002 : Step(140): len = 490361, overlap = 19.4375
PHY-3002 : Step(141): len = 488078, overlap = 19.4375
PHY-3002 : Step(142): len = 485650, overlap = 21.2188
PHY-3002 : Step(143): len = 483324, overlap = 20.9062
PHY-3002 : Step(144): len = 479858, overlap = 19.6875
PHY-3002 : Step(145): len = 476277, overlap = 19.2188
PHY-3002 : Step(146): len = 473794, overlap = 19.3438
PHY-3002 : Step(147): len = 471564, overlap = 20.75
PHY-3002 : Step(148): len = 469850, overlap = 20.8125
PHY-3002 : Step(149): len = 469505, overlap = 20.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000336664
PHY-3002 : Step(150): len = 471614, overlap = 20.875
PHY-3002 : Step(151): len = 474764, overlap = 20.0625
PHY-3002 : Step(152): len = 477920, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000673328
PHY-3002 : Step(153): len = 481054, overlap = 18.125
PHY-3002 : Step(154): len = 490200, overlap = 16.1875
PHY-3002 : Step(155): len = 500832, overlap = 17.0312
PHY-3002 : Step(156): len = 500334, overlap = 16.625
PHY-3002 : Step(157): len = 498965, overlap = 14.8125
PHY-3002 : Step(158): len = 498346, overlap = 12.25
PHY-3002 : Step(159): len = 497465, overlap = 12.4062
PHY-3002 : Step(160): len = 497674, overlap = 12.5625
PHY-3002 : Step(161): len = 499376, overlap = 11.75
PHY-3002 : Step(162): len = 501771, overlap = 11.9375
PHY-3002 : Step(163): len = 501633, overlap = 8.375
PHY-3002 : Step(164): len = 500912, overlap = 6.5625
PHY-3002 : Step(165): len = 500270, overlap = 6.9375
PHY-3002 : Step(166): len = 499521, overlap = 6.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00130874
PHY-3002 : Step(167): len = 501062, overlap = 7.34375
PHY-3002 : Step(168): len = 503808, overlap = 7.78125
PHY-3002 : Step(169): len = 507557, overlap = 10.5
PHY-3002 : Step(170): len = 509315, overlap = 13.0938
PHY-3002 : Step(171): len = 510399, overlap = 17.6562
PHY-3002 : Step(172): len = 513256, overlap = 28.2812
PHY-3002 : Step(173): len = 516139, overlap = 29.5625
PHY-3002 : Step(174): len = 516701, overlap = 29.5312
PHY-3002 : Step(175): len = 515774, overlap = 28.25
PHY-3002 : Step(176): len = 514677, overlap = 27.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00261748
PHY-3002 : Step(177): len = 515825, overlap = 27.9688
PHY-3002 : Step(178): len = 518221, overlap = 27.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00423508
PHY-3002 : Step(179): len = 518612, overlap = 27.9062
PHY-3002 : Step(180): len = 520052, overlap = 26.375
PHY-3002 : Step(181): len = 521927, overlap = 26.5
PHY-3002 : Step(182): len = 523595, overlap = 24.1875
PHY-3002 : Step(183): len = 526035, overlap = 24.1562
PHY-3002 : Step(184): len = 527135, overlap = 25.3125
PHY-3002 : Step(185): len = 528442, overlap = 24.3125
PHY-3002 : Step(186): len = 528986, overlap = 24.0938
PHY-3002 : Step(187): len = 529501, overlap = 21.3125
PHY-3002 : Step(188): len = 529871, overlap = 22.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 28/11180.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 625168, over cnt = 1774(5%), over = 7811, worst = 65
PHY-1001 : End global iterations;  0.396175s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (78.9%)

PHY-1001 : Congestion index: top1 = 81.19, top5 = 61.97, top10 = 53.01, top15 = 47.26.
PHY-3001 : End congestion estimation;  0.524436s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (80.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11178 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425392s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (80.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151903
PHY-3002 : Step(189): len = 522794, overlap = 106.781
PHY-3002 : Step(190): len = 518782, overlap = 83.8438
PHY-3002 : Step(191): len = 511503, overlap = 79.9688
PHY-3002 : Step(192): len = 503872, overlap = 67.6562
PHY-3002 : Step(193): len = 496752, overlap = 61.5312
PHY-3002 : Step(194): len = 491390, overlap = 57
PHY-3002 : Step(195): len = 486183, overlap = 54.1562
PHY-3002 : Step(196): len = 481158, overlap = 54.9375
PHY-3002 : Step(197): len = 475812, overlap = 51.75
PHY-3002 : Step(198): len = 471587, overlap = 48.1562
PHY-3002 : Step(199): len = 468486, overlap = 56.2188
PHY-3002 : Step(200): len = 465102, overlap = 50.3125
PHY-3002 : Step(201): len = 461093, overlap = 51.25
PHY-3002 : Step(202): len = 457900, overlap = 54.0938
PHY-3002 : Step(203): len = 455754, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000303805
PHY-3002 : Step(204): len = 457761, overlap = 53.3125
PHY-3002 : Step(205): len = 461618, overlap = 48.375
PHY-3002 : Step(206): len = 461579, overlap = 46.5938
PHY-3002 : Step(207): len = 461872, overlap = 44.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000588542
PHY-3002 : Step(208): len = 464374, overlap = 44
PHY-3002 : Step(209): len = 470180, overlap = 34.0312
PHY-3002 : Step(210): len = 477269, overlap = 30.8125
PHY-3002 : Step(211): len = 480877, overlap = 30.8125
PHY-3002 : Step(212): len = 481281, overlap = 31.3438
PHY-3002 : Step(213): len = 480584, overlap = 30.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47522, tnet num: 11178, tinst num: 10005, tnode num: 57296, tedge num: 77736.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 221.12 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/11180.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586672, over cnt = 1850(5%), over = 6090, worst = 28
PHY-1001 : End global iterations;  0.468506s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (90.0%)

PHY-1001 : Congestion index: top1 = 64.94, top5 = 50.76, top10 = 44.37, top15 = 40.61.
PHY-1001 : End incremental global routing;  0.599120s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (83.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11178 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.401732s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (85.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9898 has valid locations, 41 needs to be replaced
PHY-3001 : design contains 10041 instances, 6224 luts, 2974 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 483934
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9440/11216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589656, over cnt = 1858(5%), over = 6106, worst = 28
PHY-1001 : End global iterations;  0.075366s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.2%)

PHY-1001 : Congestion index: top1 = 64.94, top5 = 50.75, top10 = 44.40, top15 = 40.66.
PHY-3001 : End congestion estimation;  0.228715s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47666, tnet num: 11214, tinst num: 10041, tnode num: 57521, tedge num: 77952.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.198004s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(214): len = 483554, overlap = 0
PHY-3002 : Step(215): len = 483499, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9453/11216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589144, over cnt = 1858(5%), over = 6091, worst = 28
PHY-1001 : End global iterations;  0.070249s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (89.0%)

PHY-1001 : Congestion index: top1 = 64.91, top5 = 50.80, top10 = 44.42, top15 = 40.68.
PHY-3001 : End congestion estimation;  0.226839s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (75.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444285s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (70.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00107523
PHY-3002 : Step(216): len = 483425, overlap = 30.5312
PHY-3002 : Step(217): len = 483512, overlap = 30.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00215046
PHY-3002 : Step(218): len = 483602, overlap = 30.5312
PHY-3002 : Step(219): len = 483602, overlap = 30.5312
PHY-3001 : Final: Len = 483602, Over = 30.5312
PHY-3001 : End incremental placement;  2.394329s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (78.3%)

OPT-1001 : Total overflow 221.41 peak overflow 3.41
OPT-1001 : End high-fanout net optimization;  3.627618s wall, 2.765625s user + 0.109375s system = 2.875000s CPU (79.3%)

OPT-1001 : Current memory(MB): used = 506, reserve = 491, peak = 516.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9448/11216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589256, over cnt = 1856(5%), over = 6023, worst = 28
PHY-1002 : len = 616056, over cnt = 1104(3%), over = 2767, worst = 25
PHY-1002 : len = 631616, over cnt = 431(1%), over = 1145, worst = 19
PHY-1002 : len = 639536, over cnt = 219(0%), over = 469, worst = 9
PHY-1002 : len = 643816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.666430s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (56.3%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 45.33, top10 = 41.06, top15 = 38.41.
OPT-1001 : End congestion update;  0.813729s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (57.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351737s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (31.1%)

OPT-0007 : Start: WNS -3103 TNS -70651 NUM_FEPS 108
OPT-0007 : Iter 1: improved WNS -3103 TNS -69953 NUM_FEPS 108 with 37 cells processed and 698 slack improved
OPT-0007 : Iter 2: improved WNS -3103 TNS -69653 NUM_FEPS 108 with 4 cells processed and 150 slack improved
OPT-0007 : Iter 3: improved WNS -3103 TNS -69653 NUM_FEPS 108 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.183004s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 505, reserve = 490, peak = 516.
OPT-1001 : End physical optimization;  5.818295s wall, 4.078125s user + 0.125000s system = 4.203125s CPU (72.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6224 LUT to BLE ...
SYN-4008 : Packed 6224 LUT and 1191 SEQ to BLE.
SYN-4003 : Packing 1783 remaining SEQ's ...
SYN-4005 : Packed 1283 SEQ with LUT/SLICE
SYN-4006 : 3870 single LUT's are left
SYN-4006 : 500 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6724/8149 primitive instances ...
PHY-3001 : End packing;  0.454624s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4551 instances
RUN-1001 : 2210 mslices, 2210 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10216 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5365 nets have 2 pins
RUN-1001 : 3416 nets have [3 - 5] pins
RUN-1001 : 855 nets have [6 - 10] pins
RUN-1001 : 324 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4549 instances, 4420 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 493234, Over = 92.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5364/10216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634896, over cnt = 1098(3%), over = 1647, worst = 8
PHY-1002 : len = 639160, over cnt = 633(1%), over = 813, worst = 6
PHY-1002 : len = 645264, over cnt = 216(0%), over = 270, worst = 4
PHY-1002 : len = 648488, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 649128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.700177s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (49.1%)

PHY-1001 : Congestion index: top1 = 54.74, top5 = 45.64, top10 = 41.44, top15 = 38.69.
PHY-3001 : End congestion estimation;  0.889900s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (57.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45046, tnet num: 10214, tinst num: 4549, tnode num: 52776, tedge num: 76204.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.324133s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (42.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9853e-05
PHY-3002 : Step(220): len = 485605, overlap = 96
PHY-3002 : Step(221): len = 479620, overlap = 100
PHY-3002 : Step(222): len = 476306, overlap = 105.25
PHY-3002 : Step(223): len = 474060, overlap = 117.5
PHY-3002 : Step(224): len = 472279, overlap = 119.5
PHY-3002 : Step(225): len = 471337, overlap = 121.75
PHY-3002 : Step(226): len = 470411, overlap = 122.5
PHY-3002 : Step(227): len = 469743, overlap = 124.5
PHY-3002 : Step(228): len = 468510, overlap = 129.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139706
PHY-3002 : Step(229): len = 474312, overlap = 116.25
PHY-3002 : Step(230): len = 482015, overlap = 97.75
PHY-3002 : Step(231): len = 483496, overlap = 93.75
PHY-3002 : Step(232): len = 484273, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000279412
PHY-3002 : Step(233): len = 490149, overlap = 87.75
PHY-3002 : Step(234): len = 498151, overlap = 78.75
PHY-3002 : Step(235): len = 502960, overlap = 75.25
PHY-3002 : Step(236): len = 502012, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.916805s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (6.8%)

PHY-3001 : Trial Legalized: Len = 539236
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 622/10216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 653176, over cnt = 1414(4%), over = 2395, worst = 8
PHY-1002 : len = 662976, over cnt = 829(2%), over = 1197, worst = 7
PHY-1002 : len = 674448, over cnt = 172(0%), over = 231, worst = 4
PHY-1002 : len = 676384, over cnt = 28(0%), over = 35, worst = 3
PHY-1002 : len = 676768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.957519s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (29.4%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.39, top10 = 41.10, top15 = 38.84.
PHY-3001 : End congestion estimation;  1.180015s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (29.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438251s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168736
PHY-3002 : Step(237): len = 522792, overlap = 13
PHY-3002 : Step(238): len = 514103, overlap = 22.75
PHY-3002 : Step(239): len = 506642, overlap = 33.75
PHY-3002 : Step(240): len = 501976, overlap = 42.25
PHY-3002 : Step(241): len = 498927, overlap = 49.5
PHY-3002 : Step(242): len = 497566, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000337472
PHY-3002 : Step(243): len = 504506, overlap = 44.5
PHY-3002 : Step(244): len = 507357, overlap = 42.75
PHY-3002 : Step(245): len = 508376, overlap = 43
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000666117
PHY-3002 : Step(246): len = 513037, overlap = 37.5
PHY-3002 : Step(247): len = 519756, overlap = 34.25
PHY-3002 : Step(248): len = 524245, overlap = 32.5
PHY-3002 : Step(249): len = 525379, overlap = 36.5
PHY-3002 : Step(250): len = 525791, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 538129, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 49 instances has been re-located, deltaX = 8, deltaY = 31, maxDist = 2.
PHY-3001 : Final: Len = 538899, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45046, tnet num: 10214, tinst num: 4549, tnode num: 52776, tedge num: 76204.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2457/10216.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 663592, over cnt = 1349(3%), over = 2099, worst = 8
PHY-1002 : len = 671752, over cnt = 738(2%), over = 994, worst = 6
PHY-1002 : len = 679272, over cnt = 198(0%), over = 271, worst = 6
PHY-1002 : len = 680824, over cnt = 72(0%), over = 100, worst = 4
PHY-1002 : len = 681888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.948886s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (47.8%)

PHY-1001 : Congestion index: top1 = 49.59, top5 = 43.23, top10 = 39.89, top15 = 37.59.
PHY-1001 : End incremental global routing;  1.149245s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (54.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10214 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.415439s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4446 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4552 instances, 4423 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 539455
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9357/10219.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682592, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 682592, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 682656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.250572s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (49.9%)

PHY-1001 : Congestion index: top1 = 49.59, top5 = 43.23, top10 = 39.90, top15 = 37.60.
PHY-3001 : End congestion estimation;  0.456736s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (58.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45076, tnet num: 10217, tinst num: 4552, tnode num: 52812, tedge num: 76246.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.438600s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (31.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(251): len = 539188, overlap = 0
PHY-3002 : Step(252): len = 539170, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9356/10219.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682152, over cnt = 13(0%), over = 15, worst = 3
PHY-1002 : len = 682248, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 682320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.268467s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.5%)

PHY-1001 : Congestion index: top1 = 49.59, top5 = 43.23, top10 = 39.91, top15 = 37.61.
PHY-3001 : End congestion estimation;  0.459535s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (44.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.446007s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183902
PHY-3002 : Step(253): len = 539382, overlap = 0.25
PHY-3002 : Step(254): len = 539392, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 539382, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027428s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.0%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 539418, Over = 0
PHY-3001 : End incremental placement;  3.068894s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (36.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.906140s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (43.3%)

OPT-1001 : Current memory(MB): used = 542, reserve = 532, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9350/10219.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 682536, over cnt = 6(0%), over = 8, worst = 3
PHY-1002 : len = 682576, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 682592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.265725s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (23.5%)

PHY-1001 : Congestion index: top1 = 49.59, top5 = 43.23, top10 = 39.90, top15 = 37.61.
OPT-1001 : End congestion update;  0.452856s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (48.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355319s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.0%)

OPT-0007 : Start: WNS -3093 TNS -71545 NUM_FEPS 91
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4552 instances, 4423 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 551910, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 1, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 552092, Over = 0
PHY-3001 : End incremental legalization;  0.208103s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (52.6%)

OPT-0007 : Iter 1: improved WNS -1214 TNS -43394 NUM_FEPS 74 with 40 cells processed and 24079 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4552 instances, 4423 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 553008, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023798s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 553074, Over = 0
PHY-3001 : End incremental legalization;  0.199268s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (70.6%)

OPT-0007 : Iter 2: improved WNS -978 TNS -38727 NUM_FEPS 74 with 22 cells processed and 3610 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4552 instances, 4423 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 553656, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.4%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 553718, Over = 0
PHY-3001 : End incremental legalization;  0.198463s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (55.1%)

OPT-0007 : Iter 3: improved WNS -978 TNS -38727 NUM_FEPS 74 with 6 cells processed and 418 slack improved
OPT-1001 : End path based optimization;  1.668192s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (50.6%)

OPT-1001 : Current memory(MB): used = 543, reserve = 532, peak = 545.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353351s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (66.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9172/10219.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696376, over cnt = 82(0%), over = 112, worst = 4
PHY-1002 : len = 697024, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 697368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.297048s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.6%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.55, top10 = 40.21, top15 = 37.96.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355254s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (44.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -978 TNS -38729 NUM_FEPS 74
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.551724
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -978ps with logic level 3 
RUN-1001 :       #2 path slack -928ps with logic level 3 
RUN-1001 :       #3 path slack -893ps with logic level 1 and starts from PAD
RUN-1001 :       #4 path slack -891ps with logic level 3 
RUN-1001 :       #5 path slack -887ps with logic level 3 
RUN-1001 :   extra opt step will be enabled to improve QoR
RUN-1001 :   0 HFN exist on timing critical paths out of 10219 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10219 nets
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4552 instances, 4423 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 553718, Over = 0
PHY-3001 : End spreading;  0.026361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : Final: Len = 553718, Over = 0
PHY-3001 : End incremental legalization;  0.211342s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (66.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10217 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351307s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.4%)

OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Start: WNS -978 TNS -38729 NUM_FEPS 74 
OPT-1001 : Process HFN sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack with 35 loads
OPT-1001 : duplicate driver cell sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433_hfnopt2_0 for 3 loads of net sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack  
OPT-1001 : duplicate driver cell sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433_hfnopt2_1 for 8 loads of net sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack  
OPT-1001 : duplicate driver cell sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433_hfnopt2_2 for 8 loads of net sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack  
OPT-1001 : duplicate driver cell sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433_hfnopt2_3 for 8 loads of net sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack  
OPT-1001 : duplicate driver cell sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433_hfnopt2_4 for 8 loads of net sdram_top_inst/fifo_ctrl_inst/sdram_wr_ack  
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4449 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 4557 instances, 4428 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 555947
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9354/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700648, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 700600, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 700624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.248025s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (75.6%)

PHY-1001 : Congestion index: top1 = 49.98, top5 = 43.58, top10 = 40.26, top15 = 38.02.
PHY-3001 : End congestion estimation;  0.456252s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (71.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45115, tnet num: 10221, tinst num: 4557, tnode num: 52861, tedge num: 76298.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.428260s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (53.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(255): len = 555776, overlap = 0
PHY-3002 : Step(256): len = 555253, overlap = 0
PHY-3002 : Step(257): len = 554827, overlap = 0
PHY-3002 : Step(258): len = 554685, overlap = 0
PHY-3002 : Step(259): len = 554691, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9352/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697712, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 697728, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 697744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.273863s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.3%)

PHY-1001 : Congestion index: top1 = 49.98, top5 = 43.55, top10 = 40.23, top15 = 37.98.
PHY-3001 : End congestion estimation;  0.482138s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (61.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.446698s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000359079
PHY-3002 : Step(260): len = 554624, overlap = 0
PHY-3002 : Step(261): len = 554672, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 554677, Over = 0
PHY-3001 : End spreading;  0.026599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

PHY-3001 : Final: Len = 554677, Over = 0
PHY-3001 : End incremental placement;  3.145606s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (53.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
DBG-001 : Processed HFN with EG_PHY_MSLICE driver sdram_top_inst/sdram_ctrl_inst/sdram_write_inst/sel4_syn_433 fanout #35, crit_level 5, duplicated cnt 5 in non crit mode
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  HFN count with highcritlevel  |  Duplicated count  
RUN-1001 : ------------------------------------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |               0                |         0          
RUN-1001 :       MSLICE       |      0      |               0                |         0          
RUN-1001 :        OTHER       |      1      |               1                |         5          
RUN-1001 : ------------------------------------------------------------------------------------
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9352/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697776, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 697816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 697816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269076s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (52.3%)

PHY-1001 : Congestion index: top1 = 50.02, top5 = 43.55, top10 = 40.22, top15 = 37.97.
PHY-1001 : End incremental global routing;  0.467789s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (50.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437740s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.8%)

OPT-1001 : Current memory(MB): used = 543, reserve = 531, peak = 545.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9359/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (17.5%)

PHY-1001 : Congestion index: top1 = 50.02, top5 = 43.55, top10 = 40.22, top15 = 37.97.
OPT-1001 : End congestion update;  0.290990s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.368665s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (63.6%)

OPT-0007 : Start: WNS -978 TNS -38529 NUM_FEPS 74
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4455 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4557 instances, 4428 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 557501, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026623s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.7%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 557759, Over = 0
PHY-3001 : End incremental legalization;  0.201060s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.1%)

OPT-0007 : Iter 1: improved WNS -928 TNS -36235 NUM_FEPS 69 with 32 cells processed and 4898 slack improved
OPT-0007 : Iter 2: improved WNS -928 TNS -36235 NUM_FEPS 69 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.965272s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (46.9%)

OPT-1001 : Current memory(MB): used = 543, reserve = 531, peak = 545.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9236/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700880, over cnt = 53(0%), over = 64, worst = 3
PHY-1002 : len = 701088, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 701096, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 701096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.358929s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 43.72, top10 = 40.38, top15 = 38.11.
OPT-1001 : End congestion update;  0.560331s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (61.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355944s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (52.7%)

OPT-0007 : Start: WNS -928 TNS -36477 NUM_FEPS 71
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4455 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4557 instances, 4428 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 557825, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 2.
PHY-3001 : Final: Len = 558027, Over = 0
PHY-3001 : End incremental legalization;  0.194019s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.3%)

OPT-0007 : Iter 1: improved WNS -928 TNS -36620 NUM_FEPS 71 with 19 cells processed and 1571 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4455 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4557 instances, 4428 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 558237, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026873s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 558365, Over = 0
PHY-3001 : End incremental legalization;  0.203598s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (61.4%)

OPT-0007 : Iter 2: improved WNS -893 TNS -34685 NUM_FEPS 71 with 12 cells processed and 533 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4455 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4557 instances, 4428 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 558341, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024338s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.2%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 558365, Over = 0
PHY-3001 : End incremental legalization;  0.212466s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (66.2%)

OPT-0007 : Iter 3: improved WNS -893 TNS -34685 NUM_FEPS 71 with 1 cells processed and 43 slack improved
OPT-0007 : Iter 4: improved WNS -893 TNS -34735 NUM_FEPS 71 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  1.816575s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (60.2%)

OPT-1001 : Current memory(MB): used = 544, reserve = 531, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365663s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (21.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 544, reserve = 531, peak = 546.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337372s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.9%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9260/10223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701640, over cnt = 43(0%), over = 52, worst = 3
PHY-1002 : len = 701736, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 701800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269400s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.4%)

PHY-1001 : Congestion index: top1 = 50.47, top5 = 43.78, top10 = 40.46, top15 = 38.19.
RUN-1001 : End congestion update;  0.471926s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (16.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.810592s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (30.8%)

OPT-1001 : Current memory(MB): used = 544, reserve = 531, peak = 546.
OPT-1001 : End physical optimization;  17.870753s wall, 8.406250s user + 0.031250s system = 8.437500s CPU (47.2%)

RUN-1003 : finish command "place" in  38.422256s wall, 18.546875s user + 1.000000s system = 19.546875s CPU (50.9%)

RUN-1004 : used memory is 467 MB, reserved memory is 453 MB, peak memory is 546 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.101302s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (88.0%)

RUN-1004 : used memory is 468 MB, reserved memory is 455 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4559 instances
RUN-1001 : 2218 mslices, 2210 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10223 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5365 nets have 2 pins
RUN-1001 : 3413 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45115, tnet num: 10221, tinst num: 4557, tnode num: 52861, tedge num: 76298.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2218 mslices, 2210 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669720, over cnt = 1357(3%), over = 2233, worst = 8
PHY-1002 : len = 678856, over cnt = 750(2%), over = 1079, worst = 8
PHY-1002 : len = 687208, over cnt = 238(0%), over = 354, worst = 5
PHY-1002 : len = 691232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.704484s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (39.9%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 43.42, top10 = 40.07, top15 = 37.84.
PHY-1001 : End global routing;  0.895836s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (48.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 533, reserve = 525, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 798, reserve = 791, peak = 798.
PHY-1001 : End build detailed router design. 2.792825s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (59.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 113576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.190022s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (57.8%)

PHY-1001 : Current memory(MB): used = 832, reserve = 826, peak = 832.
PHY-1001 : End phase 1; 1.195637s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (57.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85021e+06, over cnt = 974(0%), over = 982, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 838, reserve = 831, peak = 838.
PHY-1001 : End initial routed; 24.720526s wall, 11.468750s user + 0.078125s system = 11.546875s CPU (46.7%)

PHY-1001 : Update timing.....
PHY-1001 : 290/9592(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.726   |  -381.338  |  224  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.601402s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (43.9%)

PHY-1001 : Current memory(MB): used = 843, reserve = 837, peak = 843.
PHY-1001 : End phase 2; 26.322066s wall, 12.171875s user + 0.078125s system = 12.250000s CPU (46.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -3.613ns STNS -377.254ns FEP 223.
PHY-1001 : End OPT Iter 1; 0.171370s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.5%)

PHY-1022 : len = 1.85041e+06, over cnt = 998(0%), over = 1007, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.298750s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (41.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81867e+06, over cnt = 290(0%), over = 290, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.669387s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (61.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.81512e+06, over cnt = 40(0%), over = 40, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.505206s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (52.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.81531e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.157392s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (29.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.81542e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.101523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.4%)

PHY-1001 : Update timing.....
PHY-1001 : 280/9592(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.879   |  -378.905  |  223  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.596245s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (40.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 284 feed throughs used by 156 nets
PHY-1001 : End commit to database; 1.126432s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (33.3%)

PHY-1001 : Current memory(MB): used = 908, reserve = 904, peak = 908.
PHY-1001 : End phase 3; 5.654716s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (47.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -3.500ns STNS -377.257ns FEP 223.
PHY-1001 : End OPT Iter 1; 0.155892s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (50.1%)

PHY-1022 : len = 1.81543e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.292810s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.500ns, -377.257ns, 223}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.81539e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.100516s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.6%)

PHY-1001 : Update timing.....
PHY-1001 : 280/9592(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.772   |  -378.260  |  223  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.637533s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (39.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 284 feed throughs used by 156 nets
PHY-1001 : End commit to database; 1.195197s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (26.1%)

PHY-1001 : Current memory(MB): used = 913, reserve = 909, peak = 913.
PHY-1001 : End phase 4; 3.253183s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (34.6%)

PHY-1003 : Routed, final wirelength = 1.81539e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 912, peak = 916.
PHY-1001 : End export database. 0.033092s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (47.2%)

PHY-1001 : End detail routing;  39.488737s wall, 18.359375s user + 0.156250s system = 18.515625s CPU (46.9%)

RUN-1003 : finish command "route" in  41.758902s wall, 19.500000s user + 0.187500s system = 19.687500s CPU (47.1%)

RUN-1004 : used memory is 865 MB, reserved memory is 862 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8091   out of  19600   41.28%
#reg                     3106   out of  19600   15.85%
#le                      8585
  #lut only              5479   out of   8585   63.82%
  #reg only               494   out of   8585    5.75%
  #lut&reg               2612   out of   8585   30.43%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1582
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    261
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    249
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8585   |7377    |714     |3118    |24      |3       |
|  ISP                       |AHBISP                                        |1390   |733     |339     |779     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |584    |245     |145     |340     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |78     |27      |18      |52      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |2       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |66     |37      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |65     |25      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |68     |24      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |138    |98      |40      |33      |0       |0       |
|    u_demosaic              |demosaic                                      |450    |211     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |106    |43      |31      |76      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |83     |35      |27      |55      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |73     |34      |27      |45      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |87     |40      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                         |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |12     |8       |4       |2       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |13     |13      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |45     |45      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |3      |3       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |45     |23      |0       |37      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |3       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |15     |15      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |149    |83      |18      |113     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |13     |13      |0       |13      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |23      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |21      |0       |38      |0       |0       |
|  kb                        |Keyboard                                      |89     |73      |16      |42      |0       |0       |
|  sd_reader                 |sd_reader                                     |726    |632     |94      |309     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |328    |294     |34      |148     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |771    |561     |121     |402     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |409    |250     |75      |271     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |149    |82      |21      |115     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |13     |13      |0       |13      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |34     |23      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |174    |106     |30      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |31     |24      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |22      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |40     |26      |0       |39      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |362    |311     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |51     |39      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |56     |56      |0       |10      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |37     |28      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |117    |99      |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |101    |89      |12      |38      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5133   |5067    |51      |1340    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |149    |83      |65      |34      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5320  
    #2          2       2102  
    #3          3       698   
    #4          4       613   
    #5        5-10      932   
    #6        11-50     477   
    #7       51-100      19   
    #8       101-500     2    
  Average     3.21            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.379227s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (75.9%)

RUN-1004 : used memory is 866 MB, reserved memory is 864 MB, peak memory is 922 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45115, tnet num: 10221, tinst num: 4557, tnode num: 52861, tedge num: 76298.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4557
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10223, pip num: 117734
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 284
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3141 valid insts, and 320319 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.322056s wall, 79.359375s user + 0.546875s system = 79.906250s CPU (521.5%)

RUN-1004 : used memory is 925 MB, reserved memory is 928 MB, peak memory is 1090 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_155339.log"
