[INF:CM0023] Creating log file ../../build/tests/CaseInside/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<161> s<160> l<1>
n<dm> u<1> t<StringConst> p<40> s<37> l<1>
n<> u<2> t<IntVec_TypeLogic> p<13> s<12> l<4>
n<7> u<3> t<IntConst> p<4> l<4>
n<> u<4> t<Primary_literal> p<5> c<3> l<4>
n<> u<5> t<Constant_primary> p<6> c<4> l<4>
n<> u<6> t<Constant_expression> p<11> c<5> s<10> l<4>
n<0> u<7> t<IntConst> p<8> l<4>
n<> u<8> t<Primary_literal> p<9> c<7> l<4>
n<> u<9> t<Constant_primary> p<10> c<8> l<4>
n<> u<10> t<Constant_expression> p<11> c<9> l<4>
n<> u<11> t<Constant_range> p<12> c<6> l<4>
n<> u<12> t<Packed_dimension> p<13> c<11> l<4>
n<> u<13> t<Enum_base_type> p<32> c<2> s<19> l<4>
n<DMControl> u<14> t<StringConst> p<19> s<18> l<5>
n<8'h10> u<15> t<IntConst> p<16> l<5>
n<> u<16> t<Primary_literal> p<17> c<15> l<5>
n<> u<17> t<Constant_primary> p<18> c<16> l<5>
n<> u<18> t<Constant_expression> p<19> c<17> l<5>
n<> u<19> t<Enum_name_declaration> p<32> c<14> s<25> l<5>
n<Data0> u<20> t<StringConst> p<25> s<24> l<6>
n<8'h11> u<21> t<IntConst> p<22> l<6>
n<> u<22> t<Primary_literal> p<23> c<21> l<6>
n<> u<23> t<Constant_primary> p<24> c<22> l<6>
n<> u<24> t<Constant_expression> p<25> c<23> l<6>
n<> u<25> t<Enum_name_declaration> p<32> c<20> s<31> l<6>
n<Data1> u<26> t<StringConst> p<31> s<30> l<7>
n<8'h12> u<27> t<IntConst> p<28> l<7>
n<> u<28> t<Primary_literal> p<29> c<27> l<7>
n<> u<29> t<Constant_primary> p<30> c<28> l<7>
n<> u<30> t<Constant_expression> p<31> c<29> l<7>
n<> u<31> t<Enum_name_declaration> p<32> c<26> l<7>
n<> u<32> t<Data_type> p<34> c<13> s<33> l<4>
n<dm_csr_e> u<33> t<StringConst> p<34> l<8>
n<> u<34> t<Type_declaration> p<35> c<32> l<4>
n<> u<35> t<Data_declaration> p<36> c<34> l<4>
n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<4>
n<> u<37> t<Package_item> p<40> c<36> s<39> l<4>
n<dm> u<38> t<StringConst> p<40> l<10>
n<> u<39> t<Endpackage> p<40> s<38> l<10>
n<> u<40> t<Package_declaration> p<41> c<1> l<1>
n<> u<41> t<Description> p<160> c<40> s<159> l<1>
n<> u<42> t<Module_keyword> p<46> s<43> l<12>
n<dm_csrs> u<43> t<StringConst> p<46> s<45> l<12>
n<> u<44> t<Port> p<45> l<12>
n<> u<45> t<List_of_ports> p<46> c<44> l<12>
n<> u<46> t<Module_nonansi_header> p<158> c<42> s<156> l<12>
n<> u<47> t<AlwaysKeywd_Comb> p<152> s<151> l<13>
n<csr_read_write> u<48> t<StringConst> p<149> s<147> l<13>
n<> u<49> t<Unique> p<50> l<15>
n<> u<50> t<Unique_priority> p<144> c<49> s<52> l<15>
n<> u<51> t<Case> p<52> l<15>
n<> u<52> t<Case_keyword> p<144> c<51> s<66> l<15>
n<> u<53> t<Number_1Tickb0> p<54> l<15>
n<> u<54> t<Primary_literal> p<55> c<53> l<15>
n<> u<55> t<Primary> p<56> c<54> l<15>
n<> u<56> t<Expression> p<64> c<55> s<63> l<15>
n<dmi_req_i> u<57> t<StringConst> p<61> s<58> l<15>
n<addr> u<58> t<StringConst> p<61> s<60> l<15>
n<> u<59> t<Bit_select> p<60> l<15>
n<> u<60> t<Select> p<61> c<59> l<15>
n<> u<61> t<Complex_func_call> p<62> c<57> l<15>
n<> u<62> t<Primary> p<63> c<61> l<15>
n<> u<63> t<Expression> p<64> c<62> l<15>
n<> u<64> t<Concatenation> p<65> c<56> l<15>
n<> u<65> t<Primary> p<66> c<64> l<15>
n<> u<66> t<Expression> p<144> c<65> s<113> l<15>
n<dm> u<67> t<StringConst> p<68> l<17>
n<> u<68> t<Class_type> p<69> c<67> l<17>
n<> u<69> t<Class_scope> p<73> c<68> s<70> l<17>
n<Data0> u<70> t<StringConst> p<73> s<72> l<17>
n<> u<71> t<Bit_select> p<72> l<17>
n<> u<72> t<Select> p<73> c<71> l<17>
n<> u<73> t<Complex_func_call> p<74> c<69> l<17>
n<> u<74> t<Primary> p<75> c<73> l<17>
n<> u<75> t<Expression> p<76> c<74> l<17>
n<> u<76> t<Mintypmax_expression> p<77> c<75> l<17>
n<> u<77> t<Primary> p<78> c<76> l<17>
n<> u<78> t<Expression> p<91> c<77> s<90> l<17>
n<dm> u<79> t<StringConst> p<80> l<17>
n<> u<80> t<Class_type> p<81> c<79> l<17>
n<> u<81> t<Class_scope> p<85> c<80> s<82> l<17>
n<Data1> u<82> t<StringConst> p<85> s<84> l<17>
n<> u<83> t<Bit_select> p<84> l<17>
n<> u<84> t<Select> p<85> c<83> l<17>
n<> u<85> t<Complex_func_call> p<86> c<81> l<17>
n<> u<86> t<Primary> p<87> c<85> l<17>
n<> u<87> t<Expression> p<88> c<86> l<17>
n<> u<88> t<Mintypmax_expression> p<89> c<87> l<17>
n<> u<89> t<Primary> p<90> c<88> l<17>
n<> u<90> t<Expression> p<91> c<89> l<17>
n<> u<91> t<Value_range> p<92> c<78> l<17>
n<> u<92> t<Open_range_list> p<113> c<91> s<112> l<17>
n<resp_queue_data> u<93> t<StringConst> p<94> l<19>
n<> u<94> t<Hierarchical_identifier> p<97> c<93> s<96> l<19>
n<> u<95> t<Bit_select> p<96> l<19>
n<> u<96> t<Select> p<97> c<95> l<19>
n<> u<97> t<Variable_lvalue> p<103> c<94> s<98> l<19>
n<> u<98> t<AssignOp_Assign> p<103> s<102> l<19>
n<> u<99> t<Number_1Tickb0> p<100> l<19>
n<> u<100> t<Primary_literal> p<101> c<99> l<19>
n<> u<101> t<Primary> p<102> c<100> l<19>
n<> u<102> t<Expression> p<103> c<101> l<19>
n<> u<103> t<Operator_assignment> p<104> c<97> l<19>
n<> u<104> t<Blocking_assignment> p<105> c<103> l<19>
n<> u<105> t<Statement_item> p<106> c<104> l<19>
n<> u<106> t<Statement> p<107> c<105> l<19>
n<> u<107> t<Statement_or_null> p<109> c<106> s<108> l<19>
n<> u<108> t<End> p<109> l<21>
n<> u<109> t<Seq_block> p<110> c<107> l<17>
n<> u<110> t<Statement_item> p<111> c<109> l<17>
n<> u<111> t<Statement> p<112> c<110> l<17>
n<> u<112> t<Statement_or_null> p<113> c<111> l<17>
n<> u<113> t<Case_inside_item> p<144> c<92> s<140> l<17>
n<dm> u<114> t<StringConst> p<115> l<23>
n<> u<115> t<Class_type> p<116> c<114> l<23>
n<> u<116> t<Class_scope> p<120> c<115> s<117> l<23>
n<DMControl> u<117> t<StringConst> p<120> s<119> l<23>
n<> u<118> t<Bit_select> p<119> l<23>
n<> u<119> t<Select> p<120> c<118> l<23>
n<> u<120> t<Complex_func_call> p<121> c<116> l<23>
n<> u<121> t<Primary> p<122> c<120> l<23>
n<> u<122> t<Expression> p<123> c<121> l<23>
n<> u<123> t<Value_range> p<124> c<122> l<23>
n<> u<124> t<Open_range_list> p<140> c<123> s<139> l<23>
n<resp_queue_data> u<125> t<StringConst> p<126> l<23>
n<> u<126> t<Hierarchical_identifier> p<129> c<125> s<128> l<23>
n<> u<127> t<Bit_select> p<128> l<23>
n<> u<128> t<Select> p<129> c<127> l<23>
n<> u<129> t<Variable_lvalue> p<135> c<126> s<130> l<23>
n<> u<130> t<AssignOp_Assign> p<135> s<134> l<23>
n<dmcontrol_q> u<131> t<StringConst> p<132> l<23>
n<> u<132> t<Primary_literal> p<133> c<131> l<23>
n<> u<133> t<Primary> p<134> c<132> l<23>
n<> u<134> t<Expression> p<135> c<133> l<23>
n<> u<135> t<Operator_assignment> p<136> c<129> l<23>
n<> u<136> t<Blocking_assignment> p<137> c<135> l<23>
n<> u<137> t<Statement_item> p<138> c<136> l<23>
n<> u<138> t<Statement> p<139> c<137> l<23>
n<> u<139> t<Statement_or_null> p<140> c<138> l<23>
n<> u<140> t<Case_inside_item> p<144> c<124> s<142> l<23>
n<> u<141> t<Statement_or_null> p<142> l<25>
n<> u<142> t<Case_inside_item> p<144> c<141> s<143> l<25>
n<> u<143> t<Endcase> p<144> l<26>
n<> u<144> t<Case_statement> p<145> c<50> l<15>
n<> u<145> t<Statement_item> p<146> c<144> l<15>
n<> u<146> t<Statement> p<147> c<145> l<15>
n<> u<147> t<Statement_or_null> p<149> c<146> s<148> l<15>
n<> u<148> t<End> p<149> l<28>
n<> u<149> t<Seq_block> p<150> c<48> l<13>
n<> u<150> t<Statement_item> p<151> c<149> l<13>
n<> u<151> t<Statement> p<152> c<150> l<13>
n<> u<152> t<Always_construct> p<153> c<47> l<13>
n<> u<153> t<Module_common_item> p<154> c<152> l<13>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<13>
n<> u<155> t<Non_port_module_item> p<156> c<154> l<13>
n<> u<156> t<Module_item> p<158> c<155> s<157> l<13>
n<dm_csrs> u<157> t<StringConst> p<158> l<29>
n<> u<158> t<Module_declaration> p<159> c<46> l<12>
n<> u<159> t<Description> p<160> c<158> l<12>
n<> u<160> t<Source_text> p<161> c<41> l<1>
n<> u<161> t<Top_level_rule> l<1>
[WRN:PA0205] top.sv:1: No timescale set for "dm".

[WRN:PA0205] top.sv:12: No timescale set for "dm_csrs".

[INF:CP0300] Compilation...

[INF:CP0301] top.sv:1: Compile package "dm".

[INF:CP0303] top.sv:12: Compile module "work@dm_csrs".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.sv:12: Top level module "work@dm_csrs".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

UHDM HTML COVERAGE REPORT: ../../build/tests/CaseInside/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@dm_csrs), id:35
|vpiName:work@dm_csrs
|uhdmallPackages:
\_package: builtin, id:36, parent:work@dm_csrs
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallPackages:
\_package: dm, id:37, file:top.sv, line:1, parent:work@dm_csrs
  |vpiDefName:dm
  |vpiFullName:dm
  |vpiTypedef:
  \_enum_typespec: (dm_csr_e), id:4, line:8
    |vpiName:dm_csr_e
    |vpiBaseTypespec:
    \_logic_typespec: , id:3, line:4
      |vpiRange:
      \_range: , id:0, line:4
        |vpiLeftRange:
        \_constant: , id:1, line:4
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:2, line:4
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiEnumConst:
    \_enum_const: (DMControl), id:5, line:5
      |vpiName:DMControl
      |INT:16
    |vpiEnumConst:
    \_enum_const: (Data0), id:6, line:6
      |vpiName:Data0
      |INT:17
    |vpiEnumConst:
    \_enum_const: (Data1), id:7, line:7
      |vpiName:Data1
      |INT:18
|uhdmallClasses:
\_class_defn: (builtin::array), id:38
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:39
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:40
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:41
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), id:42, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@dm_csrs
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), id:43, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@dm_csrs
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), id:44, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@dm_csrs
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@dm_csrs, id:45, file:top.sv, line:12, parent:work@dm_csrs
  |vpiDefName:work@dm_csrs
  |vpiFullName:work@dm_csrs
  |vpiProcess:
  \_always: , id:8, line:13
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (csr_read_write), id:9, line:13
      |vpiName:csr_read_write
      |vpiFullName:work@dm_csrs.csr_read_write
      |vpiStmt:
      \_case_stmt: , id:13, line:15, parent:csr_read_write
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_operation: , id:10, line:15
          |vpiOpType:33
          |vpiOperand:
          \_constant: , id:11, line:15
            |vpiConstType:3
            |vpiDecompile:'b0
            |vpiSize:1
            |BIN:0
          |vpiOperand:
          \_ref_obj: (dmi_req_i.addr), id:12, line:15
            |vpiName:dmi_req_i.addr
        |vpiCaseItem:
        \_case_item: , id:14, line:17
          |vpiExpr:
          \_operation: , id:15, line:17
            |vpiOpType:37
            |vpiOperand:
            \_constant: , id:16, line:17
              |vpiDecompile:17
              |INT:17
            |vpiOperand:
            \_constant: , id:17, line:17
              |vpiDecompile:18
              |INT:18
          |vpiStmt:
          \_begin: , id:18, line:17
            |vpiFullName:work@dm_csrs.csr_read_write
            |vpiStmt:
            \_assignment: , id:21, line:19
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (resp_queue_data), id:19, line:19
                |vpiName:resp_queue_data
                |vpiFullName:work@dm_csrs.csr_read_write.resp_queue_data
              |vpiRhs:
              \_constant: , id:20, line:19
                |vpiConstType:3
                |vpiDecompile:'b0
                |vpiSize:1
                |BIN:0
        |vpiCaseItem:
        \_case_item: , id:22, line:23
          |vpiExpr:
          \_operation: , id:23, line:23
            |vpiOpType:37
            |vpiOperand:
            \_constant: , id:24, line:23
              |vpiDecompile:16
              |INT:16
          |vpiStmt:
          \_assignment: , id:27, line:23
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (resp_queue_data), id:25, line:23
              |vpiName:resp_queue_data
              |vpiFullName:work@dm_csrs.csr_read_write.resp_queue_data
            |vpiRhs:
            \_ref_obj: (dmcontrol_q), id:26, line:23
              |vpiName:dmcontrol_q
              |vpiFullName:work@dm_csrs.csr_read_write.dmcontrol_q
        |vpiCaseItem:
        \_case_item: , id:28, line:25
|uhdmtopModules:
\_module: work@dm_csrs (work@dm_csrs), id:46, file:top.sv, line:12
  |vpiDefName:work@dm_csrs
  |vpiName:work@dm_csrs
  |vpiProcess:
  \_always: , id:47, line:13
    |vpiAlwaysType:2
    |vpiStmt:
    \_named_begin: (csr_read_write), id:48, line:13
      |vpiName:csr_read_write
      |vpiFullName:work@dm_csrs.csr_read_write
      |vpiStmt:
      \_case_stmt: , id:49, line:15, parent:csr_read_write
        |vpiCaseType:1
        |vpiQualifier:1
        |vpiCondition:
        \_operation: , id:50, line:15
          |vpiOpType:33
          |vpiOperand:
          \_constant: , id:51, line:15
            |vpiConstType:3
            |vpiDecompile:'b0
            |vpiSize:1
            |BIN:0
          |vpiOperand:
          \_ref_obj: (dmi_req_i.addr), id:52, line:15
            |vpiName:dmi_req_i.addr
        |vpiCaseItem:
        \_case_item: , id:53, line:17
          |vpiExpr:
          \_operation: , id:54, line:17
            |vpiOpType:37
            |vpiOperand:
            \_constant: , id:55, line:17
              |vpiDecompile:17
              |INT:17
            |vpiOperand:
            \_constant: , id:56, line:17
              |vpiDecompile:18
              |INT:18
          |vpiStmt:
          \_begin: , id:57, line:17
            |vpiFullName:work@dm_csrs.csr_read_write
            |vpiStmt:
            \_assignment: , id:58, line:19
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (resp_queue_data), id:59, line:19
                |vpiName:resp_queue_data
                |vpiFullName:work@dm_csrs.csr_read_write.resp_queue_data
              |vpiRhs:
              \_constant: , id:60, line:19
                |vpiConstType:3
                |vpiDecompile:'b0
                |vpiSize:1
                |BIN:0
        |vpiCaseItem:
        \_case_item: , id:61, line:23
          |vpiExpr:
          \_operation: , id:62, line:23
            |vpiOpType:37
            |vpiOperand:
            \_constant: , id:63, line:23
              |vpiDecompile:16
              |INT:16
          |vpiStmt:
          \_assignment: , id:64, line:23
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (resp_queue_data), id:65, line:23
              |vpiName:resp_queue_data
              |vpiFullName:work@dm_csrs.csr_read_write.resp_queue_data
            |vpiRhs:
            \_ref_obj: (dmcontrol_q), id:66, line:23
              |vpiName:dmcontrol_q
              |vpiFullName:work@dm_csrs.csr_read_write.dmcontrol_q
        |vpiCaseItem:
        \_case_item: , id:67, line:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

