

================================================================
== Vitis HLS Report for 'naive_findClustersHLS1_Pipeline_2'
================================================================
* Date:           Thu Apr 24 10:01:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        clustering
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.316 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101|  1.010 us|  1.010 us|  101|  101|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       99|       99|         1|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%arrayinit_curidx = alloca i32 1"   --->   Operation 4 'alloca' 'arrayinit_curidx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %arrayinit_curidx"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayinit.body"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arrayinit_curidx_load = load i7 %arrayinit_curidx" [cluster.cpp:147]   --->   Operation 7 'load' 'arrayinit_curidx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arrayinit_curidx_cast = zext i7 %arrayinit_curidx_load" [cluster.cpp:147]   --->   Operation 8 'zext' 'arrayinit_curidx_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [cluster.cpp:147]   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_x = getelementptr i32 %stack_x, i64 0, i64 %arrayinit_curidx_cast" [cluster.cpp:147]   --->   Operation 11 'getelementptr' 'this_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_y = getelementptr i32 %stack_y, i64 0, i64 %arrayinit_curidx_cast" [cluster.cpp:147]   --->   Operation 12 'getelementptr' 'this_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%add_ln147 = add i7 %arrayinit_curidx_load, i7 1" [cluster.cpp:147]   --->   Operation 13 'add' 'add_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln37 = store i32 0, i7 %this_x" [./cluster.hpp:37->cluster.cpp:147]   --->   Operation 14 'store' 'store_ln37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln37 = store i32 0, i7 %this_y" [./cluster.hpp:37->cluster.cpp:147]   --->   Operation 15 'store' 'store_ln37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_eq  i7 %arrayinit_curidx_load, i7 99" [cluster.cpp:147]   --->   Operation 16 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln147 = store i7 %add_ln147, i7 %arrayinit_curidx" [cluster.cpp:147]   --->   Operation 17 'store' 'store_ln147' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %arrayinit.body, void %for.body12.preheader.exitStub" [cluster.cpp:147]   --->   Operation 18 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stack_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stack_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arrayinit_curidx        (alloca           ) [ 01]
store_ln0               (store            ) [ 00]
br_ln0                  (br               ) [ 00]
arrayinit_curidx_load   (load             ) [ 00]
arrayinit_curidx_cast   (zext             ) [ 00]
specpipeline_ln0        (specpipeline     ) [ 00]
speclooptripcount_ln147 (speclooptripcount) [ 00]
this_x                  (getelementptr    ) [ 00]
this_y                  (getelementptr    ) [ 00]
add_ln147               (add              ) [ 00]
store_ln37              (store            ) [ 00]
store_ln37              (store            ) [ 00]
icmp_ln147              (icmp             ) [ 01]
store_ln147             (store            ) [ 00]
br_ln147                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stack_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stack_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stack_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stack_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="arrayinit_curidx_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayinit_curidx/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="this_x_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="7" slack="0"/>
<pin id="34" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_x/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="this_y_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="7" slack="0"/>
<pin id="41" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_y/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="store_ln37_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="7" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="store_ln37_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln0_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="7" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="arrayinit_curidx_load_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayinit_curidx_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="arrayinit_curidx_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="7" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayinit_curidx_cast/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln147_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln147_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln147_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="89" class="1005" name="arrayinit_curidx_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="arrayinit_curidx "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="20" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="20" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="30" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="37" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="71"><net_src comp="66" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="76"><net_src comp="63" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="63" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="72" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="26" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="94"><net_src comp="89" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="95"><net_src comp="89" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stack_x | {1 }
	Port: stack_y | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		arrayinit_curidx_load : 1
		arrayinit_curidx_cast : 2
		this_x : 3
		this_y : 3
		add_ln147 : 2
		store_ln37 : 4
		store_ln37 : 4
		icmp_ln147 : 2
		store_ln147 : 3
		br_ln147 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln147_fu_72       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln147_fu_78      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   zext   | arrayinit_curidx_cast_fu_66 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|arrayinit_curidx_reg_89|    7   |
+-----------------------+--------+
|         Total         |    7   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
