/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p9v125c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    nom_temperature : 125.0000 ;
    nom_voltage : 0.9000 ;
    operating_conditions ( "ssg0p9v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.9000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9v125c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0153");
                }
                fall_power("scalar") {
                    values ("0.0203");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0153");
                }
                fall_power("scalar") {
                    values ("0.0203");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0153");
                }
                fall_power("scalar") {
                    values ("0.0203");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001433 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0153") ;
            }
            fall_power("scalar") {
                values ("0.0203") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075340, 0.083150, 0.089750, 0.101300, 0.127260",\
              "0.067090, 0.074900, 0.081500, 0.093050, 0.119010",\
              "0.059500, 0.067310, 0.073910, 0.085460, 0.111420",\
              "0.053450, 0.061260, 0.067860, 0.079410, 0.105370",\
              "0.065110, 0.072920, 0.079520, 0.091070, 0.117030"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075340, 0.083150, 0.089750, 0.101300, 0.127260",\
              "0.067090, 0.074900, 0.081500, 0.093050, 0.119010",\
              "0.059500, 0.067310, 0.073910, 0.085460, 0.111420",\
              "0.053450, 0.061260, 0.067860, 0.079410, 0.105370",\
              "0.065110, 0.072920, 0.079520, 0.091070, 0.117030"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.077931, 0.072651, 0.069791, 0.065611, 0.058131",\
              "0.087721, 0.082441, 0.079581, 0.075401, 0.067921",\
              "0.096851, 0.091571, 0.088711, 0.084531, 0.077051",\
              "0.105211, 0.099931, 0.097071, 0.092891, 0.085411",\
              "0.096191, 0.090911, 0.088051, 0.083871, 0.076391"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.077931, 0.072651, 0.069791, 0.065611, 0.058131",\
              "0.087721, 0.082441, 0.079581, 0.075401, 0.067921",\
              "0.096851, 0.091571, 0.088711, 0.084531, 0.077051",\
              "0.105211, 0.099931, 0.097071, 0.092891, 0.085411",\
              "0.096191, 0.090911, 0.088051, 0.083871, 0.076391"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001989 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0099") ;
            }
            fall_power("scalar") {
                values ("0.0103") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.014938, 0.024288, 0.032978, 0.051898, 0.108328",\
              "0.010000, 0.016258, 0.024948, 0.043868, 0.100298",\
              "0.010000, 0.010000, 0.017358, 0.036278, 0.092708",\
              "0.010000, 0.010000, 0.010000, 0.028908, 0.085338",\
              "0.010000, 0.010000, 0.017248, 0.036168, 0.092598"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.014938, 0.024288, 0.032978, 0.051898, 0.108328",\
              "0.010000, 0.016258, 0.024948, 0.043868, 0.100298",\
              "0.010000, 0.010000, 0.017358, 0.036278, 0.092708",\
              "0.010000, 0.010000, 0.010000, 0.028908, 0.085338",\
              "0.010000, 0.010000, 0.017248, 0.036168, 0.092598"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.107998, 0.097218, 0.090398, 0.083358, 0.077638",\
              "0.117128, 0.106348, 0.099528, 0.092488, 0.086768",\
              "0.125378, 0.114598, 0.107778, 0.100738, 0.095018",\
              "0.133518, 0.122738, 0.115918, 0.108878, 0.103158",\
              "0.125488, 0.114708, 0.107888, 0.100848, 0.095128"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.107998, 0.097218, 0.090398, 0.083358, 0.077638",\
              "0.117128, 0.106348, 0.099528, 0.092488, 0.086768",\
              "0.125378, 0.114598, 0.107778, 0.100738, 0.095018",\
              "0.133518, 0.122738, 0.115918, 0.108878, 0.103158",\
              "0.125488, 0.114708, 0.107888, 0.100848, 0.095128"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002009 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0293") ;
            }
            fall_power("scalar") {
                values ("0.0423") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.106922, 0.114622, 0.124302, 0.138492, 0.172812",\
              "0.098672, 0.106372, 0.116052, 0.130242, 0.164562",\
              "0.091082, 0.098782, 0.108462, 0.122652, 0.156972",\
              "0.084922, 0.092622, 0.102302, 0.116492, 0.150812",\
              "0.096802, 0.104502, 0.114182, 0.128372, 0.162692"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.106922, 0.114622, 0.124302, 0.138492, 0.172812",\
              "0.098672, 0.106372, 0.116052, 0.130242, 0.164562",\
              "0.091082, 0.098782, 0.108462, 0.122652, 0.156972",\
              "0.084922, 0.092622, 0.102302, 0.116492, 0.150812",\
              "0.096802, 0.104502, 0.114182, 0.128372, 0.162692"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.077161, 0.070451, 0.065391, 0.059891, 0.052741",\
              "0.086951, 0.080241, 0.075181, 0.069681, 0.062531",\
              "0.096081, 0.089371, 0.084311, 0.078811, 0.071661",\
              "0.104441, 0.097731, 0.092671, 0.087171, 0.080021",\
              "0.095531, 0.088821, 0.083761, 0.078261, 0.071111"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.077161, 0.070451, 0.065391, 0.059891, 0.052741",\
              "0.086951, 0.080241, 0.075181, 0.069681, 0.062531",\
              "0.096081, 0.089371, 0.084311, 0.078811, 0.071661",\
              "0.104441, 0.097731, 0.092671, 0.087171, 0.080021",\
              "0.095531, 0.088821, 0.083761, 0.078261, 0.071111"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002798 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0131") ;
            }
            fall_power("scalar") {
                values ("0.0185") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107460, 0.107460, 0.107460, 0.107680, 0.107680",\
              "0.098440, 0.098440, 0.098440, 0.098660, 0.098660"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107460, 0.107460, 0.107460, 0.107680, 0.107680",\
              "0.098440, 0.098440, 0.098440, 0.098660, 0.098660"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001433 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0057") ;
            }
            fall_power("scalar") {
                values ("0.0102") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010440, 0.017700, 0.029910, 0.059500",\
              "0.010000, 0.010000, 0.010440, 0.022650, 0.052240",\
              "0.010000, 0.010000, 0.010000, 0.017810, 0.047400",\
              "0.010000, 0.010000, 0.010000, 0.016380, 0.045970",\
              "0.013520, 0.022210, 0.029470, 0.041680, 0.071270"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010440, 0.017700, 0.029910, 0.059500",\
              "0.010000, 0.010000, 0.010440, 0.022650, 0.052240",\
              "0.010000, 0.010000, 0.010000, 0.017810, 0.047400",\
              "0.010000, 0.010000, 0.010000, 0.016380, 0.045970",\
              "0.013520, 0.022210, 0.029470, 0.041680, 0.071270"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001989 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0069") ;
            }
            fall_power("scalar") {
                values ("0.0057") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.021330, 0.071050",\
              "0.010000, 0.010000, 0.010000, 0.014290, 0.064010",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059060",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.057740",\
              "0.010000, 0.010000, 0.014840, 0.032770, 0.082490"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.021330, 0.071050",\
              "0.010000, 0.010000, 0.010000, 0.014290, 0.064010",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.059060",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.057740",\
              "0.010000, 0.010000, 0.014840, 0.032770, 0.082490"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.148600, 0.139470, 0.133200, 0.128360, 0.127370",\
              "0.156300, 0.147170, 0.140900, 0.136060, 0.135070",\
              "0.161800, 0.152670, 0.146400, 0.141560, 0.140570",\
              "0.163120, 0.153990, 0.147720, 0.142880, 0.141890",\
              "0.135730, 0.126600, 0.120330, 0.115490, 0.114500"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.148600, 0.139470, 0.133200, 0.128360, 0.127370",\
              "0.156300, 0.147170, 0.140900, 0.136060, 0.135070",\
              "0.161800, 0.152670, 0.146400, 0.141560, 0.140570",\
              "0.163120, 0.153990, 0.147720, 0.142880, 0.141890",\
              "0.135730, 0.126600, 0.120330, 0.115490, 0.114500"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002009 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0020") ;
            }
            fall_power("scalar") {
                values ("0.0027") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010110, 0.017480, 0.029470, 0.060710",\
              "0.010000, 0.010000, 0.010220, 0.022210, 0.053450",\
              "0.010000, 0.010000, 0.010000, 0.017260, 0.048500",\
              "0.010000, 0.010000, 0.010000, 0.015830, 0.047070",\
              "0.013190, 0.021880, 0.029250, 0.041240, 0.072480"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010110, 0.017480, 0.029470, 0.060710",\
              "0.010000, 0.010000, 0.010220, 0.022210, 0.053450",\
              "0.010000, 0.010000, 0.010000, 0.017260, 0.048500",\
              "0.010000, 0.010000, 0.010000, 0.015830, 0.047070",\
              "0.013190, 0.021880, 0.029250, 0.041240, 0.072480"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002798 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0085") ;
            }
            fall_power("scalar") {
                values ("0.0149") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070",\
              "0.104710, 0.113510, 0.121320, 0.134630, 0.167960",\
              "0.104820, 0.113620, 0.121430, 0.134740, 0.168070"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091070, 0.091070, 0.091070, 0.091290, 0.091290",\
              "0.099540, 0.099540, 0.099540, 0.099760, 0.099760",\
              "0.105370, 0.105370, 0.105370, 0.105590, 0.105590",\
              "0.107020, 0.107020, 0.107020, 0.107240, 0.107240",\
              "0.078310, 0.078310, 0.078310, 0.078530, 0.078530"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011175 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.120792, 0.129262, 0.137292, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.120792, 0.129262, 0.137292, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.934652, 0.945362, 0.950507, 0.955967, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "29.4383" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.7794" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "32.8060" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "32.1794" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.6929" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "17.6090" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.1276" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "16.0795" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0185" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017640, 0.017640, 0.017640, 0.017640, 0.017640" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012780, 0.012780, 0.012780, 0.012780, 0.012780" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.471700, 0.485798, 0.504454, 0.577170, 0.756946",\
              "0.478696, 0.492794, 0.511450, 0.584166, 0.763942",\
              "0.483996, 0.498094, 0.516750, 0.589466, 0.769242",\
              "0.486540, 0.500638, 0.519294, 0.592010, 0.771786",\
              "0.464704, 0.478802, 0.497458, 0.570174, 0.749950"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.471700, 0.485798, 0.504454, 0.577170, 0.756946",\
              "0.478696, 0.492794, 0.511450, 0.584166, 0.763942",\
              "0.483996, 0.498094, 0.516750, 0.589466, 0.769242",\
              "0.486540, 0.500638, 0.519294, 0.592010, 0.771786",\
              "0.464704, 0.478802, 0.497458, 0.570174, 0.749950"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.320308, 0.329233, 0.339178, 0.376833, 0.470588",\
              "0.326428, 0.335353, 0.345298, 0.382953, 0.476708",\
              "0.330253, 0.339178, 0.349123, 0.386778, 0.480533",\
              "0.332123, 0.341048, 0.350993, 0.388648, 0.482403",\
              "0.312148, 0.321073, 0.331018, 0.368673, 0.462428"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.320308, 0.329233, 0.339178, 0.376833, 0.470588",\
              "0.326428, 0.335353, 0.345298, 0.382953, 0.476708",\
              "0.330253, 0.339178, 0.349123, 0.386778, 0.480533",\
              "0.332123, 0.341048, 0.350993, 0.388648, 0.482403",\
              "0.312148, 0.321073, 0.331018, 0.368673, 0.462428"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.016689, 0.046689, 0.087089, 0.246989, 0.654289" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.016689, 0.046689, 0.087089, 0.246989, 0.654289" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.013800, 0.032200, 0.056800, 0.157500, 0.412100" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013800, 0.032200, 0.056800, 0.157500, 0.412100" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.017730, 0.017730, 0.017730, 0.017730, 0.017730" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.013050, 0.013050, 0.013050, 0.013050, 0.013050" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.934652, 0.948932, 0.967727, 1.039127, 1.216367",\
              "0.945362, 0.959642, 0.978437, 1.049837, 1.227077",\
              "0.950507, 0.964787, 0.983582, 1.054982, 1.232222",\
              "0.952712, 0.966992, 0.985787, 1.057187, 1.234427",\
              "0.927407, 0.941687, 0.960482, 1.031882, 1.209122"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.934652, 0.948932, 0.967727, 1.039127, 1.216367",\
              "0.945362, 0.959642, 0.978437, 1.049837, 1.227077",\
              "0.950507, 0.964787, 0.983582, 1.054982, 1.232222",\
              "0.952712, 0.966992, 0.985787, 1.057187, 1.234427",\
              "0.927407, 0.941687, 0.960482, 1.031882, 1.209122"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.701987, 0.710572, 0.720772, 0.758172, 0.851757",\
              "0.710742, 0.719327, 0.729527, 0.766927, 0.860512",\
              "0.714312, 0.722897, 0.733097, 0.770497, 0.864082",\
              "0.715842, 0.724427, 0.734627, 0.772027, 0.865612",\
              "0.695697, 0.704282, 0.714482, 0.751882, 0.845467"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.701987, 0.710572, 0.720772, 0.758172, 0.851757",\
              "0.710742, 0.719327, 0.729527, 0.766927, 0.860512",\
              "0.714312, 0.722897, 0.733097, 0.770497, 0.864082",\
              "0.715842, 0.724427, 0.734627, 0.772027, 0.865612",\
              "0.695697, 0.704282, 0.714482, 0.751882, 0.845467"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.016689, 0.046689, 0.087089, 0.246989, 0.654289" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.016689, 0.046689, 0.087089, 0.246989, 0.654289" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.013800, 0.032200, 0.056800, 0.157500, 0.412100" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.013800, 0.032200, 0.056800, 0.157500, 0.412100" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 852.6042;
  } 


}
}


