{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555524811625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555524811625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 15:13:31 2019 " "Processing started: Wed Apr 17 15:13:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555524811625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555524811625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_1bit -c ULA_1bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_1bit -c ULA_1bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555524811626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555524812096 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ULA_1bit_tb.sv(49) " "Verilog HDL warning at ULA_1bit_tb.sv(49): extended using \"x\" or \"z\"" {  } { { "testbench/ULA_1bit_tb.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/testbench/ULA_1bit_tb.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1555524812171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/ula_1bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench/ula_1bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit_tb " "Found entity 1: ULA_1bit_tb" {  } { { "testbench/ULA_1bit_tb.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/testbench/ULA_1bit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555524812173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/ULA_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555524812176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_1bit " "Elaborating entity \"ULA_1bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555524812234 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador1bit.sv 2 2 " "Using design file somador1bit.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meioSomador " "Found entity 1: meioSomador" {  } { { "somador1bit.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/somador1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812269 ""} { "Info" "ISGN_ENTITY_NAME" "2 somador1bit " "Found entity 2: somador1bit" {  } { { "somador1bit.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/somador1bit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812269 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555524812269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit somador1bit:somadorULA " "Elaborating entity \"somador1bit\" for hierarchy \"somador1bit:somadorULA\"" {  } { { "ULA_1bit.sv" "somadorULA" { Text "C:/Users/Thales/Desktop/ULA_Thales/ULA_1bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555524812271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meioSomador somador1bit:somadorULA\|meioSomador:u1 " "Elaborating entity \"meioSomador\" for hierarchy \"somador1bit:somadorULA\|meioSomador:u1\"" {  } { { "somador1bit.sv" "u1" { Text "C:/Users/Thales/Desktop/ULA_Thales/somador1bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555524812273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8.sv 1 1 " "Using design file mux8.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555524812292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:muxULA " "Elaborating entity \"mux8\" for hierarchy \"mux8:muxULA\"" {  } { { "ULA_1bit.sv" "muxULA" { Text "C:/Users/Thales/Desktop/ULA_Thales/ULA_1bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555524812294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4.sv 1 1 " "Using design file mux4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555524812311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux8:muxULA\|mux4:muxZero " "Elaborating entity \"mux4\" for hierarchy \"mux8:muxULA\|mux4:muxZero\"" {  } { { "mux8.sv" "muxZero" { Text "C:/Users/Thales/Desktop/ULA_Thales/mux8.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555524812313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.sv 1 1 " "Using design file mux2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Thales/Desktop/ULA_Thales/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555524812330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1555524812330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux8:muxULA\|mux4:muxZero\|mux2:muxZero " "Elaborating entity \"mux2\" for hierarchy \"mux8:muxULA\|mux4:muxZero\|mux2:muxZero\"" {  } { { "mux4.sv" "muxZero" { Text "C:/Users/Thales/Desktop/ULA_Thales/mux4.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555524812331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555524812913 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thales/Desktop/ULA_Thales/output_files/ULA_1bit.map.smsg " "Generated suppressed messages file C:/Users/Thales/Desktop/ULA_Thales/output_files/ULA_1bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1555524813129 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555524813300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555524813300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555524813353 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555524813353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555524813353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555524813353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555524813397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 15:13:33 2019 " "Processing ended: Wed Apr 17 15:13:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555524813397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555524813397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555524813397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555524813397 ""}
