

================================================================
== Synthesis Summary Report of 'trisolv'
================================================================
+ General Information: 
    * Date:           Tue May  6 11:33:26 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        trisolv
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ trisolv                             |     -|  0.32|    21481|  1.074e+05|         -|    21482|     -|        no|     -|  11 (~0%)|  1446 (~0%)|  1289 (~0%)|    -|
    | o VITIS_LOOP_10_1                    |     -|  3.65|    21480|  1.074e+05|       537|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + trisolv_Pipeline_VITIS_LOOP_12_2  |     -|  0.32|      509|  2.545e+03|         -|      509|     -|        no|     -|  11 (~0%)|  1123 (~0%)|   992 (~0%)|    -|
    |   o VITIS_LOOP_12_2                  |    II|  3.65|      507|  2.535e+03|        13|       13|    39|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| L_address0 | 11       |
| L_q0       | 64       |
| b_address0 | 6        |
| b_q0       | 64       |
| x_address0 | 6        |
| x_d0       | 64       |
| x_q0       | 64       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| L        | in        | double*  |
| x        | inout     | double*  |
| b        | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| L        | L_address0   | port    | offset   |
| L        | L_ce0        | port    |          |
| L        | L_q0         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_we0        | port    |          |
| x        | x_d0         | port    |          |
| x        | x_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------+------+---------+---------+
| + trisolv                            | 11  |        |            |      |         |         |
|   add_ln10_fu_132_p2                 | -   |        | add_ln10   | add  | fabric  | 0       |
|   add_ln13_fu_169_p2                 | -   |        | add_ln13   | add  | fabric  | 0       |
|   add_ln14_fu_176_p2                 | -   |        | add_ln14   | add  | fabric  | 0       |
|   ddiv_64ns_64ns_64_22_no_dsp_1_U13  | -   |        | div        | ddiv | fabric  | 21      |
|  + trisolv_Pipeline_VITIS_LOOP_12_2  | 11  |        |            |      |         |         |
|    add_ln12_fu_178_p2                | -   |        | add_ln12   | add  | fabric  | 0       |
|    add_ln13_1_fu_188_p2              | -   |        | add_ln13_1 | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U2  | 8   |        | mul        | dmul | maxdsp  | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | sub        | dsub | fulldsp | 4       |
+--------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------+-----------------------+-------------------------------+
| Type | Options               | Location                      |
+------+-----------------------+-------------------------------+
| top  | name = kernel_trisolv | trisolv_slow.cpp:4 in trisolv |
+------+-----------------------+-------------------------------+


