Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Fri Oct 20 02:53:38 2017
| Host             : EMA-VAIO running 64-bit major release  (build 9200)
| Command          : report_power -file DemoSDRAM_wrapper_power_routed.rpt -pb DemoSDRAM_wrapper_power_summary_routed.pb -rpx DemoSDRAM_wrapper_power_routed.rpx
| Design           : DemoSDRAM_wrapper
| Device           : xc7a200tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.460 |
| Dynamic (W)              | 0.335 |
| Device Static (W)        | 0.125 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 79.7  |
| Junction Temperature (C) | 20.3  |
| Confidence Level         | High  |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |       11 |       --- |             --- |
| Slice Logic              |     0.017 |    23558 |       --- |             --- |
|   LUT as Logic           |     0.014 |     8818 |    133800 |            6.59 |
|   Register               |     0.001 |     9344 |    267600 |            3.49 |
|   LUT as Distributed RAM |    <0.001 |      528 |     46200 |            1.14 |
|   CARRY4                 |    <0.001 |      619 |     33450 |            1.85 |
|   LUT as Shift Register  |    <0.001 |      388 |     46200 |            0.84 |
|   F7/F8 Muxes            |    <0.001 |      160 |    133800 |            0.12 |
|   Others                 |    <0.001 |     1200 |       --- |             --- |
| Signals                  |     0.023 |    17412 |       --- |             --- |
| Block RAM                |     0.044 |       40 |       365 |           10.96 |
| MMCM                     |     0.212 |        2 |        10 |           20.00 |
| DSPs                     |    <0.001 |        5 |       740 |            0.68 |
| I/O                      |     0.009 |       41 |       400 |           10.25 |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     0.460 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.136 |       0.111 |      0.025 |
| Vccaux    |       1.800 |     0.148 |       0.118 |      0.030 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.009 |       0.004 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------+
| User Input Data             | Confidence | Details                                        | Action |
+-----------------------------+------------+------------------------------------------------+--------+
| Design implementation state | High       | Design is routed                               |        |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |        |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |        |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes |        |
| Device models               | High       | Device models are Production                   |        |
|                             |            |                                                |        |
| Overall confidence level    | High       |                                                |        |
+-----------------------------+------------+------------------------------------------------+--------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+----------------------+
| Ambient Temp (C)      | 15.0                 |
| ThetaJA (C/W)         | 11.5                 |
| Airflow (LFM)         | 0                    |
| Heat Sink             | none                 |
| ThetaSA (C/W)         | 3.4                  |
| Board Selection       | small (4"x4")        |
| # of Board Layers     | 4to7 (4 to 7 Layers) |
| Board Temperature (C) | 25.0                 |
+-----------------------+----------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                     | Constraint (ns) |
+-------------------------------------------------------------------------+------------------------------------------------------------+-----------------+
| DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK               | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                 |            33.3 |
| DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE             | DemoSDRAM_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE        |            33.3 |
| clk_blaze_DemoSDRAM_clk_wiz_1_0                                         | DemoSDRAM_i/clk_wiz_1/inst/clk_blaze_DemoSDRAM_clk_wiz_1_0 |            20.8 |
| clk_sdram_DemoSDRAM_clk_wiz_1_0                                         | DemoSDRAM_i/clk_wiz_1/inst/clk_sdram_DemoSDRAM_clk_wiz_1_0 |            20.8 |
| clk_shared                                                              | clk_shared                                                 |            83.3 |
| clkfbout                                                                | dbg_hub/inst/clkfbout                                      |            20.8 |
| clkfbout_DemoSDRAM_clk_wiz_1_0                                          | DemoSDRAM_i/clk_wiz_1/inst/clkfbout_DemoSDRAM_clk_wiz_1_0  |            83.3 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs          |            33.0 |
| dclk_mmcm                                                               | dbg_hub/inst/dclk_mmcm                                     |            20.8 |
+-------------------------------------------------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------+-----------+
| DemoSDRAM_wrapper                                                                                        |     0.335 |
|   DemoSDRAM_i                                                                                            |     0.207 |
|     axi_amm_bridge_0                                                                                     |    <0.001 |
|       inst                                                                                               |    <0.001 |
|         AXI_LITE.I_AVA_MASTER_LITE                                                                       |    <0.001 |
|     axi_crossbar_0                                                                                       |    <0.001 |
|       inst                                                                                               |    <0.001 |
|         gen_sasd.crossbar_sasd_0                                                                         |    <0.001 |
|           addr_arbiter_inst                                                                              |    <0.001 |
|           gen_decerr.decerr_slave_inst                                                                   |    <0.001 |
|           reg_slice_r                                                                                    |    <0.001 |
|           splitter_ar                                                                                    |    <0.001 |
|           splitter_aw                                                                                    |    <0.001 |
|     axi_protocol_converter_0                                                                             |     0.003 |
|       inst                                                                                               |     0.003 |
|         gen_axilite.gen_b2s_conv.axilite_b2s                                                             |     0.003 |
|           RD.ar_channel_0                                                                                |    <0.001 |
|             ar_cmd_fsm_0                                                                                 |    <0.001 |
|             cmd_translator_0                                                                             |    <0.001 |
|               incr_cmd_0                                                                                 |    <0.001 |
|               wrap_cmd_0                                                                                 |    <0.001 |
|           RD.r_channel_0                                                                                 |    <0.001 |
|             rd_data_fifo_0                                                                               |    <0.001 |
|             transaction_fifo_0                                                                           |    <0.001 |
|           SI_REG                                                                                         |     0.001 |
|             ar_pipe                                                                                      |    <0.001 |
|             aw_pipe                                                                                      |    <0.001 |
|             b_pipe                                                                                       |    <0.001 |
|             r_pipe                                                                                       |    <0.001 |
|           WR.aw_channel_0                                                                                |    <0.001 |
|             aw_cmd_fsm_0                                                                                 |    <0.001 |
|             cmd_translator_0                                                                             |    <0.001 |
|               incr_cmd_0                                                                                 |    <0.001 |
|               wrap_cmd_0                                                                                 |    <0.001 |
|           WR.b_channel_0                                                                                 |    <0.001 |
|             bid_fifo_0                                                                                   |    <0.001 |
|             bresp_fifo_0                                                                                 |    <0.001 |
|     axi_traffic_gen_0                                                                                    |     0.041 |
|       inst                                                                                               |     0.041 |
|         ATG_MODE_AXI_BASIC_FULL.basic_n_full_top                                                         |     0.041 |
|           ATG_PARARAM_INST_YES.paramram_blk                                                              |     0.009 |
|             PARAMRAM_ON.cmdr_rand                                                                        |    <0.001 |
|             PARAMRAM_ON.cmdw_rand                                                                        |    <0.001 |
|             PARAMRAM_ON.paramram                                                                         |     0.002 |
|               ram0                                                                                       |     0.002 |
|                 MEM_INFER_BLK_MEM.inst                                                                   |     0.002 |
|                   proc_bmg                                                                               |     0.002 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                        |     0.002 |
|                       inst_blk_mem_gen                                                                   |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                             |     0.002 |
|                           valid.cstr                                                                     |     0.002 |
|                             ramloop[0].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|             PARAMRAM_ON.paramram_r_regslice                                                              |    <0.001 |
|             PARAMRAM_ON.paramram_w_regslice                                                              |    <0.001 |
|           cmd_blk                                                                                        |     0.009 |
|             Cmdram                                                                                       |     0.007 |
|               cmd_ram0_3                                                                                 |     0.007 |
|                 MEM_INFER_BLK_MEM.inst                                                                   |     0.007 |
|                   proc_bmg                                                                               |     0.007 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                        |     0.007 |
|                       inst_blk_mem_gen                                                                   |     0.007 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                             |     0.007 |
|                           valid.cstr                                                                     |     0.007 |
|                             ramloop[0].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|                             ramloop[1].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|                             ramloop[2].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|                             ramloop[3].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|             cmdram_regslice_r                                                                            |    <0.001 |
|             cmdram_regslice_w                                                                            |     0.001 |
|           mst_rd                                                                                         |     0.007 |
|             ATG_M_R_OOO_F_YES.Mar_agen1                                                                  |    <0.001 |
|             ATG_M_R_OOO_F_YES.Mar_agen2                                                                  |    <0.001 |
|             ATG_M_R_OOO_F_YES.Mar_agen3                                                                  |    <0.001 |
|             ATG_M_R_OOO_F_YES.Mar_fifo1                                                                  |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_60_65                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|               data_ff_reg_0_7_72_77                                                                      |    <0.001 |
|               data_ff_reg_0_7_78_83                                                                      |    <0.001 |
|               data_ff_reg_0_7_84_88                                                                      |    <0.001 |
|             ATG_M_R_OOO_F_YES.Mar_fifo2                                                                  |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_60_65                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|               data_ff_reg_0_7_72_77                                                                      |    <0.001 |
|               data_ff_reg_0_7_78_83                                                                      |    <0.001 |
|               data_ff_reg_0_7_84_88                                                                      |    <0.001 |
|             ATG_M_R_OOO_F_YES.Mar_fifo3                                                                  |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_60_65                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|               data_ff_reg_0_7_72_77                                                                      |    <0.001 |
|               data_ff_reg_0_7_78_83                                                                      |    <0.001 |
|               data_ff_reg_0_7_84_88                                                                      |    <0.001 |
|             AXI4_AR_BASIC2_NO.Mar_fifo                                                                   |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             Mar_agen0                                                                                    |    <0.001 |
|             Mar_fifo0                                                                                    |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_60_65                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|               data_ff_reg_0_7_72_77                                                                      |    <0.001 |
|               data_ff_reg_0_7_78_83                                                                      |    <0.001 |
|               data_ff_reg_0_7_84_88                                                                      |    <0.001 |
|             Mar_track                                                                                    |    <0.001 |
|             Mr_fifo                                                                                      |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_24_29                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             marfifopush_regslice                                                                         |    <0.001 |
|             sram_mramwr_regslice                                                                         |    <0.001 |
|           mst_wr                                                                                         |     0.004 |
|             ATG_M_W_OOO_F_YES.Maw_fifo1                                                                  |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_20                                                                      |    <0.001 |
|             ATG_M_W_OOO_F_YES.Maw_fifo2                                                                  |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_20                                                                      |    <0.001 |
|             ATG_M_W_OOO_F_YES.Maw_fifo3                                                                  |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_20                                                                      |    <0.001 |
|             AXI4_AW_BASIC2_NO.Maw_fifo                                                                   |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             Maw_agen                                                                                     |    <0.001 |
|             Maw_fifo0                                                                                    |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_20                                                                      |    <0.001 |
|             Maw_fifow                                                                                    |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_60_65                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|               data_ff_reg_0_7_72_77                                                                      |    <0.001 |
|             Maw_track                                                                                    |    <0.001 |
|             Mw_fifo                                                                                      |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_24_29                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             mawfifopush_regslice                                                                         |    <0.001 |
|           reg_blk                                                                                        |    <0.001 |
|             regenable_regslice                                                                           |    <0.001 |
|           sharedram_blk                                                                                  |     0.005 |
|             sharedram                                                                                    |     0.005 |
|               ram0                                                                                       |     0.005 |
|                 MEM_INFER_BLK_MEM.inst                                                                   |     0.005 |
|                   proc_bmg                                                                               |     0.005 |
|                     FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                        |     0.005 |
|                       inst_blk_mem_gen                                                                   |     0.005 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                             |     0.005 |
|                           valid.cstr                                                                     |     0.005 |
|                             ramloop[0].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|                             ramloop[1].ram.r                                                             |     0.002 |
|                               prim_init.ram                                                              |     0.002 |
|           slv_rd                                                                                         |     0.003 |
|             ATG_S_R_OOO_F_YES.Ar_agen1                                                                   |    <0.001 |
|             ATG_S_R_OOO_F_YES.Ar_agen2                                                                   |    <0.001 |
|             ATG_S_R_OOO_F_YES.Ar_agen3                                                                   |    <0.001 |
|             Ar_agen0                                                                                     |    <0.001 |
|             Ar_track                                                                                     |    <0.001 |
|             Arfifo                                                                                       |     0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_24_29                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_48_53                                                                      |    <0.001 |
|               data_ff_reg_0_7_54_59                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             Rdataout                                                                                     |    <0.001 |
|           slv_wr                                                                                         |     0.003 |
|             ATG_S_W_OOO_F_YES.B_fifo1                                                                    |    <0.001 |
|             ATG_S_W_OOO_F_YES.B_fifo2                                                                    |    <0.001 |
|             ATG_S_W_OOO_F_YES.B_fifo3                                                                    |    <0.001 |
|             Aw_agen                                                                                      |    <0.001 |
|             Awfifo                                                                                       |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_24_29                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_36_41                                                                      |    <0.001 |
|               data_ff_reg_0_7_42_47                                                                      |    <0.001 |
|               data_ff_reg_0_7_48_53                                                                      |    <0.001 |
|               data_ff_reg_0_7_54_59                                                                      |    <0.001 |
|               data_ff_reg_0_7_66_71                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             B_fifo0                                                                                      |    <0.001 |
|             B_track                                                                                      |    <0.001 |
|             Bfifo                                                                                        |    <0.001 |
|             Wfifo                                                                                        |    <0.001 |
|               data_ff_reg_0_7_0_5                                                                        |    <0.001 |
|               data_ff_reg_0_7_12_17                                                                      |    <0.001 |
|               data_ff_reg_0_7_18_23                                                                      |    <0.001 |
|               data_ff_reg_0_7_24_29                                                                      |    <0.001 |
|               data_ff_reg_0_7_30_35                                                                      |    <0.001 |
|               data_ff_reg_0_7_6_11                                                                       |    <0.001 |
|             sram_slvramwr_regslice                                                                       |    <0.001 |
|         cdc_start_sync                                                                                   |    <0.001 |
|         cdc_stop_sync                                                                                    |    <0.001 |
|         ext_st_sync_flop_0                                                                               |    <0.001 |
|         ext_st_sync_flop_1                                                                               |    <0.001 |
|         ext_sync_flop_0                                                                                  |    <0.001 |
|         ext_sync_flop_1                                                                                  |    <0.001 |
|     clk_wiz_1                                                                                            |     0.091 |
|       inst                                                                                               |     0.091 |
|     ila_0                                                                                                |     0.040 |
|       U0                                                                                                 |     0.040 |
|         ila_core_inst                                                                                    |     0.040 |
|           ila_trace_memory_inst                                                                          |     0.027 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                     |     0.027 |
|               inst_blk_mem_gen                                                                           |     0.027 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.027 |
|                   valid.cstr                                                                             |     0.027 |
|                     has_mux_b.B                                                                          |    <0.001 |
|                     ramloop[0].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[10].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[11].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[12].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[13].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[14].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[15].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[16].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[17].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[18].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[19].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[1].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[20].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[21].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[22].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[23].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[24].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[25].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[26].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[27].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[28].ram.r                                                                    |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[2].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[3].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[4].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[5].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[6].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[7].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[8].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|                     ramloop[9].ram.r                                                                     |    <0.001 |
|                       prim_noinit.ram                                                                    |    <0.001 |
|           u_ila_cap_ctrl                                                                                 |    <0.001 |
|             U_CDONE                                                                                      |    <0.001 |
|             U_NS0                                                                                        |    <0.001 |
|             U_NS1                                                                                        |    <0.001 |
|             u_cap_addrgen                                                                                |    <0.001 |
|               U_CMPRESET                                                                                 |    <0.001 |
|               u_cap_sample_counter                                                                       |    <0.001 |
|                 U_SCE                                                                                    |    <0.001 |
|                 U_SCMPCE                                                                                 |    <0.001 |
|                 U_SCRST                                                                                  |    <0.001 |
|                 u_scnt_cmp                                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                |    <0.001 |
|                     DUT                                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|               u_cap_window_counter                                                                       |    <0.001 |
|                 U_WCE                                                                                    |    <0.001 |
|                 U_WHCMPCE                                                                                |    <0.001 |
|                 U_WLCMPCE                                                                                |    <0.001 |
|                 u_wcnt_hcmp                                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                |    <0.001 |
|                     DUT                                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|                 u_wcnt_lcmp                                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                |    <0.001 |
|                     DUT                                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                       |    <0.001 |
|                         u_srlA                                                                           |    <0.001 |
|                         u_srlB                                                                           |    <0.001 |
|                         u_srlC                                                                           |    <0.001 |
|                         u_srlD                                                                           |    <0.001 |
|           u_ila_regs                                                                                     |     0.008 |
|             MU_SRL[0].mu_srl_reg                                                                         |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                         |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                                                        |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                         |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                         |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                         |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                         |    <0.001 |
|             U_XSDB_SLAVE                                                                                 |     0.001 |
|             reg_15                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_16                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_17                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_18                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_19                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_1a                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_6                                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_7                                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_8                                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|             reg_80                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_81                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_82                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_83                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_84                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_85                                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_887                                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|             reg_88d                                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|             reg_890                                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|             reg_9                                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|             reg_srl_fff                                                                                  |    <0.001 |
|             reg_stream_ffd                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                         |    <0.001 |
|             reg_stream_ffe                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                       |    <0.001 |
|           u_ila_reset_ctrl                                                                               |    <0.001 |
|             arm_detection_inst                                                                           |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                   |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                                  |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                                  |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                                 |    <0.001 |
|             halt_detection_inst                                                                          |    <0.001 |
|           u_trig                                                                                         |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                    |    <0.001 |
|                 DUT                                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                           |    <0.001 |
|                     u_srlA                                                                               |    <0.001 |
|                     u_srlB                                                                               |    <0.001 |
|                     u_srlC                                                                               |    <0.001 |
|                     u_srlD                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                           |    <0.001 |
|                     u_srlA                                                                               |    <0.001 |
|                     u_srlB                                                                               |    <0.001 |
|                     u_srlC                                                                               |    <0.001 |
|                     u_srlD                                                                               |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                    |    <0.001 |
|                 DUT                                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                           |    <0.001 |
|                     u_srlA                                                                               |    <0.001 |
|                     u_srlB                                                                               |    <0.001 |
|                     u_srlC                                                                               |    <0.001 |
|                     u_srlD                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                           |    <0.001 |
|                     u_srlA                                                                               |    <0.001 |
|                     u_srlB                                                                               |    <0.001 |
|                     u_srlC                                                                               |    <0.001 |
|                     u_srlD                                                                               |    <0.001 |
|             U_TM                                                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                                                   |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                  |    <0.001 |
|                   DUT                                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                         |    <0.001 |
|                       u_srlA                                                                             |    <0.001 |
|                       u_srlB                                                                             |    <0.001 |
|                       u_srlC                                                                             |    <0.001 |
|                       u_srlD                                                                             |    <0.001 |
|           xsdb_memory_read_inst                                                                          |     0.001 |
|     mdm_1                                                                                                |     0.001 |
|       U0                                                                                                 |     0.001 |
|         MDM_Core_I1                                                                                      |     0.001 |
|           JTAG_CONTROL_I                                                                                 |    <0.001 |
|             FDC_I                                                                                        |    <0.001 |
|             SYNC_FDRE                                                                                    |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                   |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                    |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                    |    <0.001 |
|             Use_UART.RX_FIFO_I                                                                           |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                      |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                          |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                   |    <0.001 |
|             Use_UART.TX_FIFO_I                                                                           |    <0.001 |
|               Addr_Counters[0].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                      |    <0.001 |
|               Addr_Counters[1].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[2].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                      |     0.000 |
|               Addr_Counters[3].FDRE_I                                                                    |    <0.001 |
|               Addr_Counters[3].No_MuxCY.XORCY_I                                                          |     0.000 |
|               FIFO_RAM[0].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[1].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[2].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[3].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[4].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[5].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[6].D16.SRL16E_I                                                                   |    <0.001 |
|               FIFO_RAM[7].D16.SRL16E_I                                                                   |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                      |    <0.001 |
|         Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |    <0.001 |
|         Use_E2.BSCAN_I                                                                                   |    <0.001 |
|     microblaze_0                                                                                         |     0.014 |
|       U0                                                                                                 |     0.014 |
|         MicroBlaze_Core_I                                                                                |     0.014 |
|           Performance.Core                                                                               |     0.014 |
|             Data_Flow_I                                                                                  |     0.009 |
|               ALU_I                                                                                      |    <0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                   |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                  |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                    |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|               Barrel_Shifter_I                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                        |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                  |    <0.001 |
|               Data_Flow_Logic_I                                                                          |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                           |    <0.001 |
|               FPU_I                                                                                      |     0.003 |
|                 Use_FPU.FPU_ADDSUB_I                                                                     |     0.001 |
|                 Use_FPU.FPU_DIV_I                                                                        |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                        |    <0.001 |
|                   Use_DSP48E1.dsp_module_lower                                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                        |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                       |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|               MUL_Unit_I                                                                                 |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|               Operand_Select_I                                                                           |     0.002 |
|                 Gen_Bit[0].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                      |    <0.001 |
|               Register_File_I                                                                            |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|               Shift_Logic_Module_I                                                                       |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                        |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                          |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                       |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                 |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[12].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[16].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[1].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[24].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[28].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                                 |    <0.001 |
|                 D_Handle[3].MUXCY_XOR_I                                                                  |    <0.001 |
|                 D_Handle[4].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                                  |    <0.001 |
|                 D_Handle[8].MUXCY_XOR_I                                                                  |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                                  |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                              |    <0.001 |
|                 New_Q_Handle[0].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[10].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[11].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[15].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[19].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[1].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[23].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[27].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[31].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                              |    <0.001 |
|                 New_Q_Handle[3].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                              |    <0.001 |
|                 New_Q_Handle[7].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                               |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                              |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                               |    <0.001 |
|               Zero_Detect_I                                                                              |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                 |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                  |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|               exception_registers_I1                                                                     |    <0.001 |
|                 CarryIn_MUXCY                                                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                |    <0.001 |
|               msr_reg_i                                                                                  |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|             Decode_I                                                                                     |     0.003 |
|               PC_Module_I                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                        |     0.000 |
|               PreFetch_Buffer_I1                                                                         |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Last_Sel_DFF                                                                             |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                    |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                 |    <0.001 |
|                 OF_Valid_DFF                                                                             |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                    |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                          |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                           |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               if_pc_incr_carry_and_0                                                                     |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_3                                                                     |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               jump_logic_I1                                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                         |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                        |    <0.001 |
|               mem_PipeRun_carry_and                                                                      |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                               |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                   |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                     |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                       |     0.002 |
|               Serial_Dbg_Intf.SRL16E_1                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_7                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                               |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|                 sync_bits[4].sync_bit                                                                    |    <0.001 |
|                 sync_bits[5].sync_bit                                                                    |    <0.001 |
|                 sync_bits[6].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                              |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                         |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |    <0.001 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|             instr_mux_I                                                                                  |    <0.001 |
|               Mux_LD.LD_inst                                                                             |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                               |    <0.001 |
|               MUXCY_I                                                                                    |    <0.001 |
|             read_data_mux_I                                                                              |    <0.001 |
|           Reset_DFF                                                                                      |    <0.001 |
|     microblaze_0_axi_periph                                                                              |     0.001 |
|       s00_mmu                                                                                            |    <0.001 |
|         inst                                                                                             |    <0.001 |
|           decerr_slave_inst                                                                              |    <0.001 |
|           register_slice_inst                                                                            |    <0.001 |
|             ar_pipe                                                                                      |    <0.001 |
|             aw_pipe                                                                                      |    <0.001 |
|       xbar                                                                                               |    <0.001 |
|         inst                                                                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                       |    <0.001 |
|             addr_arbiter_inst                                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                 |    <0.001 |
|             reg_slice_r                                                                                  |    <0.001 |
|             splitter_ar                                                                                  |    <0.001 |
|             splitter_aw                                                                                  |    <0.001 |
|     microblaze_0_local_memory                                                                            |     0.004 |
|       dlmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       dlmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       ilmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       ilmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       lmb_bram                                                                                           |     0.004 |
|         U0                                                                                               |     0.004 |
|           inst_blk_mem_gen                                                                               |     0.004 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                        |     0.004 |
|               valid.cstr                                                                                 |     0.004 |
|                 ramloop[0].ram.r                                                                         |     0.001 |
|                   prim_noinit.ram                                                                        |     0.001 |
|                 ramloop[1].ram.r                                                                         |     0.001 |
|                   prim_noinit.ram                                                                        |     0.001 |
|                 ramloop[2].ram.r                                                                         |     0.001 |
|                   prim_noinit.ram                                                                        |     0.001 |
|                 ramloop[3].ram.r                                                                         |     0.001 |
|                   prim_noinit.ram                                                                        |     0.001 |
|     rst_clk_wiz_1                                                                                        |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |    <0.001 |
|         SEQ                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                    |    <0.001 |
|     sdram_ctrl_tmr_avs_0                                                                                 |     0.010 |
|       U0                                                                                                 |     0.010 |
|         sdram_ctrl_tmr_inst                                                                              |     0.009 |
|           sdram_ctrl_inst                                                                                |     0.009 |
|             dataQ[0].iobuf_inst                                                                          |    <0.001 |
|             dataQ[10].iobuf_inst                                                                         |    <0.001 |
|             dataQ[11].iobuf_inst                                                                         |    <0.001 |
|             dataQ[12].iobuf_inst                                                                         |    <0.001 |
|             dataQ[13].iobuf_inst                                                                         |    <0.001 |
|             dataQ[14].iobuf_inst                                                                         |    <0.001 |
|             dataQ[15].iobuf_inst                                                                         |    <0.001 |
|             dataQ[1].iobuf_inst                                                                          |    <0.001 |
|             dataQ[2].iobuf_inst                                                                          |    <0.001 |
|             dataQ[3].iobuf_inst                                                                          |    <0.001 |
|             dataQ[4].iobuf_inst                                                                          |    <0.001 |
|             dataQ[5].iobuf_inst                                                                          |    <0.001 |
|             dataQ[6].iobuf_inst                                                                          |    <0.001 |
|             dataQ[7].iobuf_inst                                                                          |    <0.001 |
|             dataQ[8].iobuf_inst                                                                          |    <0.001 |
|             dataQ[9].iobuf_inst                                                                          |    <0.001 |
|           sdram_ctrl_tmr_healer_inst                                                                     |    <0.001 |
|           sdram_ctrl_tmr_scrubber_inst                                                                   |    <0.001 |
|           tmr_voter_inst                                                                                 |    <0.001 |
|     xlconstant_0                                                                                         |     0.000 |
|   dbg_hub                                                                                                |     0.124 |
|     inst                                                                                                 |     0.124 |
|       CORE_XSDB.UUT_MASTER                                                                               |     0.002 |
|         U_ICON_INTERFACE                                                                                 |     0.002 |
|           U_CMD1                                                                                         |    <0.001 |
|           U_CMD2                                                                                         |    <0.001 |
|           U_CMD3                                                                                         |    <0.001 |
|           U_CMD4                                                                                         |    <0.001 |
|           U_CMD5                                                                                         |    <0.001 |
|           U_CMD6_RD                                                                                      |    <0.001 |
|             U_RD_FIFO                                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                                      |    <0.001 |
|                 inst_fifo_gen                                                                            |    <0.001 |
|                   gconvfifo.rf                                                                           |    <0.001 |
|                     grf.rf                                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                        |    <0.001 |
|                         rpntr                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                         gwas.wsts                                                                        |    <0.001 |
|                         wpntr                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                                              |    <0.001 |
|                       rstblk                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                         |    <0.001 |
|           U_CMD6_WR                                                                                      |    <0.001 |
|             U_WR_FIFO                                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                                      |    <0.001 |
|                 inst_fifo_gen                                                                            |    <0.001 |
|                   gconvfifo.rf                                                                           |    <0.001 |
|                     grf.rf                                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                         gras.rsts                                                                        |    <0.001 |
|                         rpntr                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                         gwas.wsts                                                                        |    <0.001 |
|                         wpntr                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                                              |    <0.001 |
|                       rstblk                                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                         |    <0.001 |
|           U_CMD7_CTL                                                                                     |    <0.001 |
|           U_CMD7_STAT                                                                                    |    <0.001 |
|           U_STATIC_STATUS                                                                                |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                        |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                   |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                |    <0.001 |
|           U_RD_REQ_FLAG                                                                                  |    <0.001 |
|           U_TIMER                                                                                        |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                    |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                   |    <0.001 |
|         U_CMD                                                                                            |    <0.001 |
|         U_STAT                                                                                           |    <0.001 |
|         U_SYNC                                                                                           |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                      |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                                    |    <0.001 |
+----------------------------------------------------------------------------------------------------------+-----------+


