// Seed: 3322245619
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2
);
  localparam id_4 = {1, 1'b0};
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wand id_3,
    output wor id_4,
    output logic id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    output tri1 id_12,
    input wand id_13,
    input supply0 id_14
);
  always @(posedge id_0) id_5 <= id_2;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
  wire id_16 = id_14;
endmodule
