KEY LIBERO "12.900"
KEY CAPTURE "12.900.10.16"
KEY DEFAULT_IMPORT_LOC ""
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300TS"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "IND"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300TS"
KEY VendorTechnology_TEMPR "IND"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "IND"
KEY VendorTechnology_VCCI_1.5_VOLTR "IND"
KEY VendorTechnology_VCCI_1.8_VOLTR "IND"
KEY VendorTechnology_VCCI_2.5_VOLTR "IND"
KEY VendorTechnology_VCCI_3.3_VOLTR "IND"
KEY VendorTechnology_VOLTR "IND"
KEY ProjectLocation "C:\Users\Mikey\Desktop\LiberoProjects\PF_Mi_V_Tut"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "top::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAPB3_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL_LIB
COREJTAGDEBUG_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.4.102\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL_LIB
ALIAS=COREAXITOAHBL_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1604904945"
SIZE="3798"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1604904944"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604904944"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604904944"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604904944"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604904944"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="17556"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="227942"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="9403"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604905011"
SIZE="2657"
PARENT="<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1604905011"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1604905011"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1604905011"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1604905011"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604905011"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604905080"
SIZE="2736"
PARENT="<project>\component\work\APB3\APB3.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1604905080"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1604905080"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1604905080"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1604905080"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604905080"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1604913616"
SIZE="11166"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="21528"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="11675"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="10599"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="19122"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="1371"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="2245"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4987"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="2160"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="2827"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="14797"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="8182"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="30028"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="5210"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4268"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="10650"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="33065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="20431"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="30873"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="25066"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="18457"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="6018"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="7274"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="5111"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="22588"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4030"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="12301"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="13523"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4767"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="16471"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="14788"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4488"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4465"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="5191"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="6207"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="1933"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="41308"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="7947"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="14809"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="21722"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="15008"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="1911"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="17745"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="6558"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="40178"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="3957"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="20193"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="29430"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="11065"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="13595"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="21996"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="23919"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="28768"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="16116"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="39409"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="1348"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="11863"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="9300"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="3236"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="3226"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="12804"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="4070"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="8532"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="14968"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="12739"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="12950"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="54439"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="3514"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="2295"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="7317"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="1496"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="7732"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="61062"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="39479"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="13892"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="16270"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="22105"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1604904501"
SIZE="703579"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1604904500"
SIZE="13377"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1604904500"
SIZE="65033"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1604904500"
SIZE="47227"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1604904500"
SIZE="18641"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1604904501"
SIZE="9861"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
STATE="utd"
TIME="1604904500"
SIZE="2542"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
STATE="utd"
TIME="1604904500"
SIZE="456913"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\wave_toplevel.do,do"
STATE="utd"
TIME="1604904500"
SIZE="1926"
PARENT="<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXI4SRAM\2.7.102\COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1604904582"
SIZE="369"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904872"
SIZE="2401"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\mti\scripts\wave.do,do"
STATE="utd"
TIME="1604904872"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="357323"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="4401"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="49884"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="2554"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="11305"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="2579"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="3109"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="3461"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1604904872"
SIZE="7813"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1604904872"
SIZE="30962"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreDDRMemCtrlr\2.3.101\CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1604904794"
SIZE="372"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1604904755"
SIZE="4135"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="10659"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="15606"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="78701"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="68811"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="43646"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="5657"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="2258"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="55594"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="1573"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="860"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="63181"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="5670"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="1809"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="113148"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="12200"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="6910"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="1728"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="19448"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="1398"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="34434"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="3011"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="9254"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="12945"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="12172"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="24045"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="43687"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="11801"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="20421"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="21924"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="10342"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="12939"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="2095"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="26265"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="5795"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="10340"
PARENT="<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.2.102\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1604905133"
SIZE="752"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1604905565"
SIZE="1916"
PARENT="<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1604905565"
SIZE="22585"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v,hdl"
STATE="utd"
TIME="1604905565"
SIZE="1033"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v,hdl"
STATE="utd"
TIME="1604905565"
SIZE="5789"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1604905565"
SIZE="18296"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\mti\corejtagdebug_wave.do,do"
STATE="utd"
TIME="1604905565"
SIZE="1934"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
STATE="utd"
TIME="1604905565"
SIZE="9726"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
STATE="utd"
TIME="1604905565"
SIZE="11170"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
STATE="utd"
TIME="1604905565"
SIZE="12137"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\COREJTAGDEBUG.cxf"
MODULE_UNDER_TEST="COREJTAGDEBUG_TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERESET_PF\2.2.107\CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1604912247"
SIZE="485"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf,actgen_cxf"
STATE="utd"
TIME="1604905205"
SIZE="2961"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1604905205"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
STATE="utd"
TIME="1604905205"
SIZE="3399"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604905205"
SIZE="6496"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604905205"
SIZE="9225"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604905205"
SIZE="197644"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1604905205"
SIZE="40025"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="4698"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="13098"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="42389"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="1034"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="3070"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="6157"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="9209"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604905205"
SIZE="6648"
LIBRARY="CORESPI_LIB"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.6.102\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1604906016"
SIZE="779"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.1.104\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604904795"
SIZE="279"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_CCC\2.2.100\PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604905351"
SIZE="279"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v,hdl"
STATE="utd"
TIME="1604904795"
SIZE="40782"
PARENT="<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1604904795"
SIZE="458"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_INIT_MONITOR\2.0.105\PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1604905432"
SIZE="252"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_IOD\1.0.218\PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904764"
SIZE="243"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_LANECTRL\2.0.102\PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904764"
SIZE="364"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\PF_TPSRAM\1.1.108\PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1604904583"
SIZE="246"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1604903799"
SIZE="2213"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="21125"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="70877"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="31543"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="6942"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="4018"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="11368"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="12387"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="12399"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="12385"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="15891"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="15118"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="34736"
PARENT="<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\MIV_RV32IMA_L1_AXI.cxf"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.cxf,actgen_cxf"
STATE="utd"
TIME="1604905081"
SIZE="11821"
ENDFILE
VALUE "<project>\component\work\APB3\APB3.v,hdl"
STATE="utd"
TIME="1604905080"
SIZE="12040"
PARENT="<project>\component\work\APB3\APB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf,actgen_cxf"
STATE="utd"
TIME="1604913619"
SIZE="169020"
ENDFILE
VALUE "<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.v,hdl"
STATE="utd"
TIME="1604913616"
SIZE="302479"
PARENT="<project>\component\work\AXI4_Interconnect\AXI4_Interconnect.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604905352"
SIZE="18372"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0.v,hdl"
STATE="utd"
TIME="1604905351"
SIZE="2921"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604905351"
SIZE="696"
PARENT="<project>\component\work\CCC_0\CCC_0.cxf"
ENDFILE
VALUE "<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1604905351"
SIZE="3886"
PARENT="<project>\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604904946"
SIZE="16297"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="25762"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1604904945"
SIZE="1875"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0.cxf"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604904945"
SIZE="3737"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1604904945"
SIZE="24076"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604904944"
SIZE="52660"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604905012"
SIZE="6897"
ENDFILE
VALUE "<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v,hdl"
STATE="utd"
TIME="1604905011"
SIZE="4425"
PARENT="<project>\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604904872"
SIZE="13799"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="8886"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904872"
SIZE="1516"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.cxf"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604904872"
SIZE="502"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1604904872"
SIZE="21032"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604904872"
SIZE="9897"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604905133"
SIZE="12610"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0.v,hdl"
STATE="utd"
TIME="1604905133"
SIZE="7627"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
STATE="utd"
TIME="1604905133"
SIZE="1218"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1604905133"
SIZE="3318"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0.cxf"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="4039"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="8106"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="11228"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="2485"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="48774"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="4659"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="9144"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="25151"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="36297"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="4722"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="122555"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1604905133"
SIZE="29300"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604905133"
SIZE="13858"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
STATE="utd"
TIME="1604905133"
SIZE="1452"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604905565"
SIZE="6832"
ENDFILE
VALUE "<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.v,hdl"
STATE="utd"
TIME="1604905565"
SIZE="9458"
PARENT="<project>\component\work\COREJTAGDebug_0\COREJTAGDebug_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604904794"
SIZE="691"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1604904794"
SIZE="4722"
PARENT="<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604904795"
SIZE="17507"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDR3_0.v,hdl"
STATE="utd"
TIME="1604904795"
SIZE="189493"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1604904794"
SIZE="7132778"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1604904794"
SIZE="497"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604904794"
SIZE="418"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DDRCTRL_0\sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1604904794"
SIZE="2317"
PARENT="<project>\component\work\DDR3_0\DDRCTRL_0\DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1604904795"
SIZE="691"
PARENT="<project>\component\work\DDR3_0\DDR3_0.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1604904795"
SIZE="2645"
PARENT="<project>\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1604904771"
SIZE="38849"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1604904765"
SIZE="870341"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904746"
SIZE="493"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904746"
SIZE="41286"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904746"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904746"
SIZE="4084"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904747"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904747"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904748"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904748"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904748"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904748"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904749"
SIZE="485"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904749"
SIZE="10632"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904750"
SIZE="507"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904750"
SIZE="3876"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904750"
SIZE="491"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904750"
SIZE="3867"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904751"
SIZE="487"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904751"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904752"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904752"
SIZE="3866"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904752"
SIZE="487"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904752"
SIZE="3864"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904753"
SIZE="491"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904753"
SIZE="3867"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904754"
SIZE="513"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904754"
SIZE="3808"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904754"
SIZE="495"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904754"
SIZE="3871"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904755"
SIZE="489"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904755"
SIZE="3865"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904764"
SIZE="641"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1604904764"
SIZE="4928"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1604904764"
SIZE="3706"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904756"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1604904756"
SIZE="5198"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1604904756"
SIZE="3698"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904757"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904757"
SIZE="4058"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904759"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904759"
SIZE="3917"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904758"
SIZE="501"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904758"
SIZE="4841"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904757"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904757"
SIZE="32788"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904759"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904759"
SIZE="4360"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1604904760"
SIZE="625"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1604904760"
SIZE="5198"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1604904760"
SIZE="3698"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904761"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904761"
SIZE="4058"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904763"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904763"
SIZE="3917"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904762"
SIZE="501"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904762"
SIZE="4841"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904761"
SIZE="499"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904761"
SIZE="32794"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1604904763"
SIZE="521"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1604904763"
SIZE="4360"
PARENT="<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.cxf,actgen_cxf"
STATE="utd"
TIME="1604905432"
SIZE="9221"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor.v,hdl"
STATE="utd"
TIME="1604905432"
SIZE="6532"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1604905432"
SIZE="509"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor.cxf"
ENDFILE
VALUE "<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1604905432"
SIZE="2379"
PARENT="<project>\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1604904582"
SIZE="995"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v,hdl"
STATE="utd"
TIME="1604904582"
SIZE="23076"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v,hdl"
STATE="utd"
TIME="1604904582"
SIZE="96142"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v,hdl"
STATE="utd"
TIME="1604904582"
SIZE="114610"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v,hdl"
STATE="utd"
TIME="1604904582"
SIZE="11785"
PARENT="<project>\component\work\LSRAM\COREAXI4SRAM_0\LSRAM_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\LSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1604904583"
SIZE="12440"
ENDFILE
VALUE "<project>\component\work\LSRAM\LSRAM.v,hdl"
STATE="utd"
TIME="1604904583"
SIZE="31558"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1604904583"
SIZE="768"
PARENT="<project>\component\work\LSRAM\LSRAM.cxf"
ENDFILE
VALUE "<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1604904583"
SIZE="181896"
PARENT="<project>\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1604903802"
SIZE="26714"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="24563"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="29393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="34264"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="14163"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="17065"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="9250"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="22609"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="22654"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="18331"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="19455"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="16582"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="19420"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3188"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4178"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="5839"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="48042"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="10538"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4074"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="5714"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="6448"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4093"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4354"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4341"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4075"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4380"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4367"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="40248"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="40255"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="117310"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="14916"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="14921"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="79021"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="79026"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="27005"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="45152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="63685"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="80314"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="14261"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="60243"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="172217"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="5482"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4104"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3994"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4189"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="11669"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="324061"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="55739"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="8134"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="32983"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="17831"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="9746"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="19650"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="36171"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4244"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="4240"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3578"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3093"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="6841"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="9905"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3816"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="25599"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="7816"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="14906"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="13564"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="5236"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="35676"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="43033"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3598"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3997"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="106813"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="3057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="22119"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="21949"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="15101"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="22479"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="13819"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v,hdl"
STATE="utd"
TIME="1604903798"
SIZE="18559"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="8268"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="13279"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="30152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="7339"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="20205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="10437"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="26057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="14415"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="22068"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="12460"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="16310"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="26057"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="14416"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="18327"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="30152"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="11457"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="10348"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="22068"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="13934"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="12206"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="12206"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="14218"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="4906"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="301341"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="334338"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="96983"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="4123"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="51234"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="30897"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="4133"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="4173"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3624"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="119949"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3793"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="4007"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3986"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="3940"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="24406"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="24855"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="133677"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="59711"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="7403"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="15205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="20443"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="33725"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="52375"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="31063"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="81722"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="32393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="34500"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="926067"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="45750"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="28890"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="39470"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="31487"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="28268"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="7376"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="118009"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="475230"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="7411"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="80190"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="80205"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="49833"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="54295"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="47582"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="12393"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="60686"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="82115"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v,hdl"
STATE="utd"
TIME="1604903799"
SIZE="54676"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1604903799"
SIZE="28397"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI.cxf"
ENDFILE
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1604903797"
SIZE="15177"
PARENT="<project>\component\work\MiV_AXI\MiV_AXI_0\MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.cxf,actgen_cxf"
STATE="utd"
TIME="1604912248"
SIZE="3348"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0.v,hdl"
STATE="utd"
TIME="1604912247"
SIZE="2837"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1604912247"
SIZE="2659"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1604912247"
SIZE="863"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1604912247"
SIZE="5483"
PARENT="<project>\component\work\reset_syn_0\reset_syn_0_0\reset_syn_0_reset_syn_0_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.cxf,actgen_cxf"
STATE="utd"
TIME="1604905527"
SIZE="3348"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1.v,hdl"
STATE="utd"
TIME="1604905527"
SIZE="2837"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v,hdl"
STATE="utd"
TIME="1604905527"
SIZE="2659"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1604905527"
SIZE="863"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1.cxf"
ENDFILE
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1604905527"
SIZE="5483"
PARENT="<project>\component\work\reset_syn_1\reset_syn_1_0\reset_syn_1_reset_syn_1_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.cxf,actgen_cxf"
STATE="utd"
TIME="1604905205"
SIZE="6559"
ENDFILE
VALUE "<project>\component\work\SPI_Controller\SPI_Controller.v,hdl"
STATE="utd"
TIME="1604905205"
SIZE="5208"
PARENT="<project>\component\work\SPI_Controller\SPI_Controller.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\top\top.cxf,actgen_cxf"
STATE="utd"
TIME="1604914028"
SIZE="8205"
ENDFILE
VALUE "<project>\component\work\top\top.v,hdl"
STATE="utd"
TIME="1604914027"
SIZE="68123"
PARENT="<project>\component\work\top\top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.cxf,actgen_cxf"
STATE="utd"
TIME="1604906016"
SIZE="5973"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="4503"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="604"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1604906016"
SIZE="1011"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1604906016"
SIZE="2034"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="8098"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="11240"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="2501"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="48830"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="4655"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="9132"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="25187"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="36313"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="4718"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="122513"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="6416"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="10046"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="7065"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="5431"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="10500"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v,hdl"
STATE="utd"
TIME="1604906016"
SIZE="5575"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1604906016"
SIZE="8954"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1604906016"
SIZE="4201"
PARENT="<project>\component\work\UART_apb\UART_apb.cxf"
ENDFILE
VALUE "<project>\constraint\fp\fp_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1604910360"
SIZE="583"
ENDFILE
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
STATE="utd"
TIME="1605137443"
SIZE="1713"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
STATE="utd"
TIME="1604903678"
SIZE="9157"
ENDFILE
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
STATE="utd"
TIME="1604909137"
SIZE="500"
ENDFILE
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1604929053"
SIZE="6872"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1604905080"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1604904944"
SIZE="26241"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1604904944"
SIZE="6518"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1604904944"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1604904944"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1604904944"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1604905080"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1604905133"
SIZE="2823"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1604905133"
SIZE="23755"
PARENT="<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\CoreGPIO_0_CoreGPIO_0_0_CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1604906016"
SIZE="2906"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1604906016"
SIZE="13597"
PARENT="<project>\component\work\UART_apb\UART_apb_0\UART_apb_UART_apb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1604905011"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1604904872"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\TestAXI4Interconnect_User.log,log"
STATE="utd"
TIME="1604904500"
SIZE="1083633"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1604905205"
SIZE="7303"
PARENT="<project>\component\Actel\DirectCore\CORESPI\5.2.104\CORESPI.cxf"
ENDFILE
VALUE "<project>\synthesis\top.so,so"
STATE="utd"
TIME="1604929382"
SIZE="230"
ENDFILE
VALUE "<project>\synthesis\top.vm,syn_vm"
STATE="utd"
TIME="1604929375"
SIZE="18882171"
ENDFILE
VALUE "<project>\synthesis\top_syn.prj,prj"
STATE="utd"
TIME="1604929383"
SIZE="58299"
ENDFILE
VALUE "<project>\synthesis\top_vm.sdc,syn_sdc"
STATE="utd"
TIME="1604929377"
SIZE="14175"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "COREAXI4INTERCONNECT::work"
FILE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work"
FILE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "DDR3_0_DDRPHY_BLK::work"
FILE "<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI::work"
FILE "<project>\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v,hdl"
LIST Other_Association
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v,tb_hdl"
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\test\testbench.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\wave.do,do"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\run_vlog.do,do"
ENDLIST
ENDLIST
LIST "reset_syn_0_reset_syn_0_0_CORERESET_PF::work"
FILE "<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "reset_syn_1_reset_syn_1_0_CORERESET_PF::work"
FILE "<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "top::work"
FILE "<project>\component\work\top\top.v,hdl"
LIST SynthesisConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>\constraint\top_derived_constraints.sdc,sdc"
VALUE "<project>\constraint\timing_user_constraints.sdc,sdc"
VALUE "<project>\constraint\io\io_constraints.pdc,io_pdc"
VALUE "<project>\constraint\fp\user.pdc,fp_pdc"
VALUE "<project>\constraint\fp\fp_constraints.pdc,fp_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "UART_apb_UART_apb_0_CoreUARTapb::work"
FILE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
ENDLIST
LIST "COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL::COREAXITOAHBL_LIB"
FILE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB"
FILE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\mti\corejtagdebug_wave.do,do"
ENDLIST
ENDLIST
LIST "CORESPI::CORESPI_LIB"
FILE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAXI4INTERCONNECT
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\run_user_test_ts.do,do"
ENDLIST
LIST COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREJTAGDEBUG
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\mti\corejtagdebug_wave.do,do"
ENDLIST
LIST CoreGPIO_0_CoreGPIO_0_0_CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\bfmtovec_compile.do,do"
VALUE "<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\wave_vlog.do,do"
ENDLIST
LIST DDR3_0_DDRPHY_BLK
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_no_training.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\OE_GLUE_LOGIC.v,hdl"
VALUE "<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SIM.v,hdl"
ENDLIST
LIST MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v,tb_hdl"
VALUE "<project>\component\work\MiV_AXI\MiV_AXI_0\test\testbench.v,tb_hdl"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\wave.do,do"
VALUE "<project>\component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\run_vlog.do,do"
ENDLIST
LIST CORESPI
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CORESPI\5.2.104\mti\wave.do,do"
ENDLIST
LIST UART_apb_UART_apb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\UART_apb\UART_apb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST reset_syn_0_reset_syn_0_0_CORERESET_PF
VALUE "<project>\component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
LIST reset_syn_1_reset_syn_1_0_CORERESET_PF
VALUE "<project>\component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=C:/Microsemi/Libero_SoC_v12.5/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\SynplifyPro\bin\synplify_pro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\ModelSimPro\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v12.5\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "top::work"
LIST Impl1
ideSYNTHESIS(<project>\synthesis\top.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Verify Timing:top_min_timing_violations_multi_corner.xml
HDL;constraint\top_derived_constraints.sdc;0
Constraint Manager;Constraint Manager;0
StartPage;StartPage;0
HDL;constraint\fp\user.pdc;0
SmartDesign;top;0
ACTIVEVIEW;constraint\top_derived_constraints.sdc
ENDLIST
LIST ModuleSubBlockList
LIST "APB3::work","component\work\APB3\APB3.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
ENDLIST
LIST "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "CCC_0::work","component\work\CCC_0\CCC_0.v","TRUE","FALSE"
SUBBLOCK "CCC_0_CCC_0_0_PF_CCC::work","component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CCC_0_CCC_0_0_PF_CCC::work","component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_0::work","component\work\COREAHBLITE_0\COREAHBLITE_0.v","TRUE","FALSE"
SUBBLOCK "COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite::COREAHBLITE_LIB","component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_0::work","component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_0::work","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.v","TRUE","FALSE"
SUBBLOCK "COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0::work","component\work\CoreGPIO_0\CoreGPIO_0.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDebug_0::work","component\work\COREJTAGDebug_0\COREJTAGDebug_0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0::work","component\work\DDR3_0\DDR3_0.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_CCC_0_PF_CCC::work","component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_DLL_0_PF_CCC::work","component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_CCC_0_PF_CCC::work","component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK::work","component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DLL_0_PF_CCC::work","component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
ENDLIST
LIST "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
ENDLIST
LIST "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Axi4CrossBar::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP_INT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v","FALSE","FALSE"
SUBBLOCK "ddr_init_iterator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v","FALSE","FALSE"
SUBBLOCK "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr::work","component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v","FALSE","FALSE"
ENDLIST
LIST "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "data_transition_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "APB_IOG_CTRL_SM::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "LANE_ALIGNMENT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "DELAY_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DELAY_CTRL.v","FALSE","FALSE"
SUBBLOCK "IOG_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v","FALSE","FALSE"
SUBBLOCK "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
SUBBLOCK "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
SUBBLOCK "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_COREAXI4SRAM_0_COREAXI4SRAM::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v","FALSE","FALSE"
SUBBLOCK "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
SUBBLOCK "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
SUBBLOCK "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v","FALSE","FALSE"
ENDLIST
LIST "noisy_data_detector::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL.v","FALSE","FALSE"
SUBBLOCK "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_SMS::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v","FALSE","FALSE"
SUBBLOCK "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
ENDLIST
LIST "register_bank::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\register_bank.v","FALSE","FALSE"
ENDLIST
LIST "TIP_CTRL_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "APB_IF::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v","FALSE","FALSE"
SUBBLOCK "DLL_MON::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\DLL_MON.v","FALSE","FALSE"
SUBBLOCK "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "ddr4_vref::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v","FALSE","FALSE"
SUBBLOCK "LEVELLING::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v","FALSE","FALSE"
SUBBLOCK "PHY_SIG_MOD::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v","FALSE","FALSE"
SUBBLOCK "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "TRN_COMPLETE::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_COREUART::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Clock_gen::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Rx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_Tx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_fifo_256x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "VREF_TR::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\VREF_TR.v","FALSE","FALSE"
ENDLIST
LIST "write_callibrator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v","FALSE","FALSE"
SUBBLOCK "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "FIFO_BLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.v","TRUE","FALSE"
SUBBLOCK "INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR::work","component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR::work","component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "LANE_CTRL::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM::work","component\work\LSRAM\LSRAM.v","TRUE","FALSE"
SUBBLOCK "LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "LSRAM_COREAXI4SRAM_0_COREAXI4SRAM::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
ENDLIST
LIST "LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI::work","component\work\MiV_AXI\MiV_AXI.v","TRUE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v","FALSE","FALSE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v","FALSE","FALSE"
ENDLIST
LIST "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v","FALSE","FALSE"
ENDLIST
LIST "ram_simple_dp::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_TRAIN::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_TRAIN.v","FALSE","FALSE"
SUBBLOCK "dq_align_dqs_optimization::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v","FALSE","FALSE"
SUBBLOCK "gate_training::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.v","TRUE","FALSE"
SUBBLOCK "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.v","TRUE","FALSE"
SUBBLOCK "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.v","TRUE","FALSE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
ENDLIST
LIST "top::work","component\work\top\top.v","TRUE","FALSE"
SUBBLOCK "APB3::work","component\work\APB3\APB3.v","TRUE","FALSE"
SUBBLOCK "AXI4_Interconnect::work","component\work\AXI4_Interconnect\AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "CCC_0::work","component\work\CCC_0\CCC_0.v","TRUE","FALSE"
SUBBLOCK "COREAHBLITE_0::work","component\work\COREAHBLITE_0\COREAHBLITE_0.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3_0::work","component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v","TRUE","FALSE"
SUBBLOCK "COREAXITOAHBL_0::work","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0.v","TRUE","FALSE"
SUBBLOCK "COREJTAGDebug_0::work","component\work\COREJTAGDebug_0\COREJTAGDebug_0.v","TRUE","FALSE"
SUBBLOCK "CoreGPIO_0::work","component\work\CoreGPIO_0\CoreGPIO_0.v","TRUE","FALSE"
SUBBLOCK "DDR3_0::work","component\work\DDR3_0\DDR3_0.v","TRUE","FALSE"
SUBBLOCK "INIT_Monitor::work","component\work\INIT_Monitor\INIT_Monitor.v","TRUE","FALSE"
SUBBLOCK "LSRAM::work","component\work\LSRAM\LSRAM.v","TRUE","FALSE"
SUBBLOCK "MiV_AXI::work","component\work\MiV_AXI\MiV_AXI.v","TRUE","FALSE"
SUBBLOCK "SPI_Controller::work","component\work\SPI_Controller\SPI_Controller.v","TRUE","FALSE"
SUBBLOCK "UART_apb::work","component\work\UART_apb\UART_apb.v","TRUE","FALSE"
SUBBLOCK "reset_syn_0::work","component\work\reset_syn_0\reset_syn_0.v","TRUE","FALSE"
SUBBLOCK "reset_syn_1::work","component\work\reset_syn_1\reset_syn_1.v","TRUE","FALSE"
ENDLIST
LIST "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
ENDLIST
LIST "TRN_CLK::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "flag_generator::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v","FALSE","FALSE"
SUBBLOCK "trn_bclksclk::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v","FALSE","FALSE"
SUBBLOCK "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
SUBBLOCK "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "trn_cmd_addr::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v","FALSE","FALSE"
ENDLIST
LIST "trn_dqsw::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb::work","component\work\UART_apb\UART_apb.v","TRUE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Clock_gen::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_COREUART::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_fifo_256x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_fifo_ctrl_256::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_fifo_ctrl_256::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_ram16x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_ram16x8::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\fifo_256x8_54sxa.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Rx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "UART_apb_UART_apb_0_Tx_async::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL_BOT::work","component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "BFMA1l1OII::work","","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBL::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBLAPB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","","FALSE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBSLAVE::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_AHBSLAVEEXT::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APB2APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APBSLAVE::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APBSLAVEEXT::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\reset_syn_0\reset_syn_0_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "reset_syn_0_reset_syn_0_0_CORERESET_PF::work","component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component\work\reset_syn_1\reset_syn_1_0\test\corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "reset_syn_1_reset_syn_1_0_CORERESET_PF::work","component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHBL_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Read_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AXI4_Write_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFMA1l1OII::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFMA1l1OII::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_AXI4RAM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_MEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_MEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_MEM_EXT::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_MEM_EXT::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_SIM_AXIMEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4BUFFER_1::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4FRAGMENTER::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4RAM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO_0_CoreGPIO_0_0_BFM_MAIN::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_AXI4RAM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_MEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_MEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_MEM_EXT::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_MEM_EXT::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_mem_ext.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_SIM_AXIMEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4BUFFER_1::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4FRAGMENTER::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_AXI4RAM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4ram.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_RChannel_SlvRid_Arb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_AXI4BUFFER_1::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4buffer_1.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_39::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_3::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_41::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_43::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_AXI4FRAGMENTER::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_axi4fragmenter.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_22::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_QUEUE_44::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_22::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_22.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_3::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_3.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_39::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_39.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_41::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_41.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_43::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_43.v","FALSE","TRUE"
ENDLIST
LIST "MIV_RV32IMA_L1_AXI4_QUEUE_44::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_queue_44.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\User_Test.v","FALSE","TRUE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "AHBL_Master::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AHBModel\AHBL_Master.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\sim\AXI4Models\Axi4SlaveGen.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_CoreGPIO::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO_0_CoreGPIO_0_0_BFM_APB::work","component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\MiV_AXI\MiV_AXI_0\test\testbench.v","FALSE","TRUE"
SUBBLOCK "MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI::work","component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v","FALSE","FALSE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_SIM_AXIMEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v","FALSE","TRUE"
SUBBLOCK "MIV_RV32IMA_L1_AXI4_SIM_AXIMEM::work","component\Microsemi\MiV\MIV_RV32IMA_L1_AXI\2.1.100\test\miv_rv32ima_l1_axi_sim_aximem.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\work\UART_apb\UART_apb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_CoreUARTapb::work","component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBL::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBLAPB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_MAIN::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_AHBSLAVE::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_AHBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APB2APB::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APBSLAVE::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "UART_apb_UART_apb_0_BFM_APBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFM_APBSLAVEEXT::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "UART_apb_UART_apb_0_BFMA1l1OII::work","component\work\UART_apb\UART_apb_0\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite::COREAHBLITE_LIB","component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite::COREAHBLITE_LIB","component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "testbench::COREAXITOAHBL_LIB","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXI_Master::COREAXITOAHBL_LIB","component\Actel\DirectCore\COREAXITOAHBL\3.5.100\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
SUBBLOCK "COREAXITOAHBL_0_COREAXITOAHBL_0_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component\work\COREAXITOAHBL_0\COREAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJ_JTAG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
SUBBLOCK "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_UJTAG_WRAPPER::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "corejtagdebug_bufd::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG_TESTBENCH::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_testbench.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
SUBBLOCK "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_HOST_EMULATOR::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_host_emulator.v","FALSE","TRUE"
ENDLIST
LIST "COREJTAGDEBUG_JTAG_TAP::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\rtl\vlog\test\corejtagdebug_jtag_tap.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
ENDLIST
LIST "spi::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v","FALSE","FALSE"
SUBBLOCK "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
SUBBLOCK "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
SUBBLOCK "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_chanctrl::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v","FALSE","FALSE"
SUBBLOCK "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_fifo::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v","FALSE","FALSE"
ENDLIST
LIST "spi_rf::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v","FALSE","FALSE"
ENDLIST
LIST "spi_clockmux::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v","FALSE","FALSE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_AHB2APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "CORESPI_BFM_MAIN::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "spi_control::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v","FALSE","FALSE"
ENDLIST
LIST "testbench::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "CORESPI::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v","FALSE","FALSE"
SUBBLOCK "CORESPI_BFM_APB::CORESPI_LIB","component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\io_constraints.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint\fp\user.pdc"
VALUE "constraint\fp\fp_constraints.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint\top_derived_constraints.sdc"
VALUE "constraint\timing_user_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
