   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0_hal_nano.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.platform_init,"ax",%progbits
  16              		.align	1
  17              		.global	platform_init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	platform_init:
  25              	.LFB37:
  26              		.file 1 ".././hal/stm32f0_nano/stm32f0_hal_nano.c"
   1:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
   2:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal.h"
   3:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal_lowlevel.h"
   4:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_rcc.h"
   5:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_gpio.h"
   6:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_dma.h"
   7:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_uart.h"
   8:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_flash.h"
   9:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  10:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** UART_HandleTypeDef UartHandle;
  11:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  12:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  13:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void platform_init(void)
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
  27              		.loc 1 14 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 88
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  15:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  16:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     GPIO_InitTypeDef GpioInit;
  31              		.loc 1 16 5 view .LVU1
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_2;
  32              		.loc 1 17 2 view .LVU2
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  33              		.loc 1 14 1 is_stmt 0 view .LVU3
  34 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  21:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  42              		.loc 1 21 2 view .LVU4
  43 0002 9027     		movs	r7, #144
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  44              		.loc 1 19 21 view .LVU5
  45 0004 0024     		movs	r4, #0
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  46              		.loc 1 18 21 view .LVU6
  47 0006 0125     		movs	r5, #1
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  48              		.loc 1 20 21 view .LVU7
  49 0008 0326     		movs	r6, #3
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  50              		.loc 1 17 21 view .LVU8
  51 000a 0423     		movs	r3, #4
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  52              		.loc 1 14 1 view .LVU9
  53 000c 97B0     		sub	sp, sp, #92
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 112
  56              		.loc 1 21 2 view .LVU10
  57 000e FF05     		lsls	r7, r7, #23
  58 0010 3800     		movs	r0, r7
  59 0012 05A9     		add	r1, sp, #20
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  60              		.loc 1 17 21 view .LVU11
  61 0014 0593     		str	r3, [sp, #20]
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  62              		.loc 1 18 2 is_stmt 1 view .LVU12
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  63              		.loc 1 18 21 is_stmt 0 view .LVU13
  64 0016 0695     		str	r5, [sp, #24]
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  65              		.loc 1 19 2 is_stmt 1 view .LVU14
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  66              		.loc 1 19 21 is_stmt 0 view .LVU15
  67 0018 0794     		str	r4, [sp, #28]
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  68              		.loc 1 20 2 is_stmt 1 view .LVU16
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  69              		.loc 1 20 21 is_stmt 0 view .LVU17
  70 001a 0896     		str	r6, [sp, #32]
  71              		.loc 1 21 2 is_stmt 1 view .LVU18
  72 001c FFF7FEFF 		bl	HAL_GPIO_Init
  73              	.LVL0:
  22:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     
  23:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_4;
  74              		.loc 1 23 2 view .LVU19
  75              		.loc 1 23 21 is_stmt 0 view .LVU20
  76 0020 1023     		movs	r3, #16
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  27:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  77              		.loc 1 27 2 view .LVU21
  78 0022 05A9     		add	r1, sp, #20
  79 0024 3800     		movs	r0, r7
  23:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  80              		.loc 1 23 21 view .LVU22
  81 0026 0593     		str	r3, [sp, #20]
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  82              		.loc 1 24 2 is_stmt 1 view .LVU23
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  83              		.loc 1 24 21 is_stmt 0 view .LVU24
  84 0028 0695     		str	r5, [sp, #24]
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  85              		.loc 1 25 2 is_stmt 1 view .LVU25
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  86              		.loc 1 25 21 is_stmt 0 view .LVU26
  87 002a 0794     		str	r4, [sp, #28]
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  88              		.loc 1 26 2 is_stmt 1 view .LVU27
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  89              		.loc 1 26 21 is_stmt 0 view .LVU28
  90 002c 0896     		str	r6, [sp, #32]
  91              		.loc 1 27 2 is_stmt 1 view .LVU29
  92 002e FFF7FEFF 		bl	HAL_GPIO_Init
  93              	.LVL1:
  28:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  29:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #ifdef USE_INTERNAL_CLK
  30:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitTypeDef RCC_OscInitStruct;
  31:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  32:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSEState       = RCC_HSE_OFF;
  33:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSIState       = RCC_HSI_ON;
  34:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
  35:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
  36:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  37:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  38:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCL
  39:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
  40:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
  41:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  42:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  43:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   uint32_t flash_latency = 0;
  44:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  45:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #else
  46:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct;
  94              		.loc 1 46 2 view .LVU30
  47:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
  95              		.loc 1 47 2 view .LVU31
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
  96              		.loc 1 48 35 is_stmt 0 view .LVU32
  97 0032 0523     		movs	r3, #5
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
  51:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
  98              		.loc 1 51 2 view .LVU33
  99 0034 0AA8     		add	r0, sp, #40
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 100              		.loc 1 48 35 view .LVU34
 101 0036 0B93     		str	r3, [sp, #44]
  47:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 102              		.loc 1 47 35 view .LVU35
 103 0038 0A96     		str	r6, [sp, #40]
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 104              		.loc 1 48 2 is_stmt 1 view .LVU36
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 105              		.loc 1 49 2 view .LVU37
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 106              		.loc 1 49 35 is_stmt 0 view .LVU38
 107 003a 0D94     		str	r4, [sp, #52]
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 108              		.loc 1 50 2 is_stmt 1 view .LVU39
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 109              		.loc 1 50 35 is_stmt 0 view .LVU40
 110 003c 1394     		str	r4, [sp, #76]
 111              		.loc 1 51 2 is_stmt 1 view .LVU41
 112 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 113              	.LVL2:
  52:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  53:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct;
 114              		.loc 1 53 2 view .LVU42
  54:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK
 115              		.loc 1 54 2 view .LVU43
 116              		.loc 1 54 35 is_stmt 0 view .LVU44
 117 0042 0723     		movs	r3, #7
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  58:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 118              		.loc 1 58 2 view .LVU45
 119 0044 2100     		movs	r1, r4
 120 0046 01A8     		add	r0, sp, #4
  54:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK
 121              		.loc 1 54 35 view .LVU46
 122 0048 0193     		str	r3, [sp, #4]
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 123              		.loc 1 55 2 is_stmt 1 view .LVU47
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 124              		.loc 1 55 35 is_stmt 0 view .LVU48
 125 004a 0295     		str	r5, [sp, #8]
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 126              		.loc 1 56 2 is_stmt 1 view .LVU49
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 127              		.loc 1 56 35 is_stmt 0 view .LVU50
 128 004c 0394     		str	r4, [sp, #12]
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 129              		.loc 1 57 2 is_stmt 1 view .LVU51
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 130              		.loc 1 57 35 is_stmt 0 view .LVU52
 131 004e 0494     		str	r4, [sp, #16]
 132              		.loc 1 58 2 is_stmt 1 view .LVU53
 133 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 134              	.LVL3:
  59:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #endif
  60:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 135              		.loc 1 60 1 is_stmt 0 view .LVU54
 136 0054 17B0     		add	sp, sp, #92
 137              		@ sp needed
 138 0056 F0BD     		pop	{r4, r5, r6, r7, pc}
 139              		.cfi_endproc
 140              	.LFE37:
 142              		.section	.text.init_uart,"ax",%progbits
 143              		.align	1
 144              		.global	init_uart
 145              		.syntax unified
 146              		.code	16
 147              		.thumb_func
 148              		.fpu softvfp
 150              	init_uart:
 151              	.LFB38:
  61:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  62:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void init_uart(void)
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 152              		.loc 1 63 1 is_stmt 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 32
 155              		@ frame_needed = 0, uses_anonymous_args = 0
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 156              		.loc 1 64 2 view .LVU56
 157              	.LBB2:
 158              		.loc 1 64 2 view .LVU57
 159              		.loc 1 64 2 view .LVU58
 160 0000 8021     		movs	r1, #128
 161              	.LBE2:
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 162              		.loc 1 63 1 is_stmt 0 view .LVU59
 163 0002 70B5     		push	{r4, r5, r6, lr}
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 16
 166              		.cfi_offset 4, -16
 167              		.cfi_offset 5, -12
 168              		.cfi_offset 6, -8
 169              		.cfi_offset 14, -4
 170              	.LBB3:
 171              		.loc 1 64 2 view .LVU60
 172 0004 1B4C     		ldr	r4, .L3
 173 0006 8902     		lsls	r1, r1, #10
 174 0008 6269     		ldr	r2, [r4, #20]
 175              	.LBE3:
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 176              		.loc 1 63 1 view .LVU61
 177 000a 88B0     		sub	sp, sp, #32
 178              	.LCFI3:
 179              		.cfi_def_cfa_offset 48
 180              	.LBB4:
 181              		.loc 1 64 2 view .LVU62
 182 000c 0A43     		orrs	r2, r1
 183 000e 6261     		str	r2, [r4, #20]
 184              		.loc 1 64 2 is_stmt 1 view .LVU63
 185 0010 6369     		ldr	r3, [r4, #20]
 186              	.LBE4:
  65:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
  71:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 187              		.loc 1 71 2 is_stmt 0 view .LVU64
 188 0012 9020     		movs	r0, #144
 189              	.LBB5:
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 190              		.loc 1 64 2 view .LVU65
 191 0014 0B40     		ands	r3, r1
 192 0016 0193     		str	r3, [sp, #4]
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 193              		.loc 1 64 2 is_stmt 1 view .LVU66
 194 0018 019B     		ldr	r3, [sp, #4]
 195              	.LBE5:
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 196              		.loc 1 64 2 view .LVU67
  65:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
 197              		.loc 1 65 2 view .LVU68
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 198              		.loc 1 66 2 view .LVU69
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 199              		.loc 1 66 21 is_stmt 0 view .LVU70
 200 001a C023     		movs	r3, #192
 201 001c DB00     		lsls	r3, r3, #3
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 202              		.loc 1 68 21 view .LVU71
 203 001e 0125     		movs	r5, #1
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 204              		.loc 1 69 21 view .LVU72
 205 0020 0326     		movs	r6, #3
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 206              		.loc 1 66 21 view .LVU73
 207 0022 0393     		str	r3, [sp, #12]
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 208              		.loc 1 67 2 is_stmt 1 view .LVU74
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 209              		.loc 1 67 21 is_stmt 0 view .LVU75
 210 0024 0223     		movs	r3, #2
 211              		.loc 1 71 2 view .LVU76
 212 0026 03A9     		add	r1, sp, #12
 213 0028 C005     		lsls	r0, r0, #23
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 214              		.loc 1 67 21 view .LVU77
 215 002a 0493     		str	r3, [sp, #16]
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 216              		.loc 1 68 2 is_stmt 1 view .LVU78
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 217              		.loc 1 68 21 is_stmt 0 view .LVU79
 218 002c 0595     		str	r5, [sp, #20]
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 219              		.loc 1 69 2 is_stmt 1 view .LVU80
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 220              		.loc 1 70 21 is_stmt 0 view .LVU81
 221 002e 0795     		str	r5, [sp, #28]
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 222              		.loc 1 69 21 view .LVU82
 223 0030 0696     		str	r6, [sp, #24]
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 224              		.loc 1 70 2 is_stmt 1 view .LVU83
 225              		.loc 1 71 2 view .LVU84
 226 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL4:
  72:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CLK_ENABLE();
 228              		.loc 1 73 2 view .LVU85
 229              	.LBB6:
 230              		.loc 1 73 2 view .LVU86
 231              		.loc 1 73 2 view .LVU87
 232 0036 8021     		movs	r1, #128
 233 0038 A269     		ldr	r2, [r4, #24]
 234 003a C901     		lsls	r1, r1, #7
 235 003c 0A43     		orrs	r2, r1
 236 003e A261     		str	r2, [r4, #24]
 237              		.loc 1 73 2 view .LVU88
 238 0040 A369     		ldr	r3, [r4, #24]
 239              	.LBE6:
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
  75:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Instance        = USART1;
 240              		.loc 1 75 29 is_stmt 0 view .LVU89
 241 0042 0D48     		ldr	r0, .L3+4
 242              	.LBB7:
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 243              		.loc 1 73 2 view .LVU90
 244 0044 0B40     		ands	r3, r1
 245 0046 0293     		str	r3, [sp, #8]
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 246              		.loc 1 73 2 is_stmt 1 view .LVU91
 247 0048 029B     		ldr	r3, [sp, #8]
 248              	.LBE7:
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 249              		.loc 1 73 2 view .LVU92
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 250              		.loc 1 74 2 view .LVU93
 251 004a 236B     		ldr	r3, [r4, #48]
 252 004c B343     		bics	r3, r6
 253 004e 1D43     		orrs	r5, r3
 254              		.loc 1 75 29 is_stmt 0 view .LVU94
 255 0050 0A4B     		ldr	r3, .L3+8
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 256              		.loc 1 74 2 view .LVU95
 257 0052 2563     		str	r5, [r4, #48]
 258              		.loc 1 75 2 is_stmt 1 view .LVU96
 259              		.loc 1 75 29 is_stmt 0 view .LVU97
 260 0054 0360     		str	r3, [r0]
  76:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #if SS_VER==SS_VER_2_1
  77:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 230400;
  78:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #else
  79:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 38400;
 261              		.loc 1 79 3 is_stmt 1 view .LVU98
 262              		.loc 1 79 30 is_stmt 0 view .LVU99
 263 0056 9623     		movs	r3, #150
 264 0058 1B02     		lsls	r3, r3, #8
 265 005a 4360     		str	r3, [r0, #4]
  80:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #endif
  81:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 266              		.loc 1 81 2 is_stmt 1 view .LVU100
 267              		.loc 1 81 29 is_stmt 0 view .LVU101
 268 005c 0023     		movs	r3, #0
 269 005e 8360     		str	r3, [r0, #8]
  82:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 270              		.loc 1 82 2 is_stmt 1 view .LVU102
 271              		.loc 1 82 29 is_stmt 0 view .LVU103
 272 0060 C360     		str	r3, [r0, #12]
  83:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Parity     = UART_PARITY_NONE;
 273              		.loc 1 83 2 is_stmt 1 view .LVU104
 274              		.loc 1 83 29 is_stmt 0 view .LVU105
 275 0062 0361     		str	r3, [r0, #16]
  84:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 276              		.loc 1 84 2 is_stmt 1 view .LVU106
 277              		.loc 1 84 29 is_stmt 0 view .LVU107
 278 0064 8361     		str	r3, [r0, #24]
  85:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 279              		.loc 1 85 2 is_stmt 1 view .LVU108
 280              		.loc 1 85 29 is_stmt 0 view .LVU109
 281 0066 0C33     		adds	r3, r3, #12
 282 0068 4361     		str	r3, [r0, #20]
  86:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Init(&UartHandle);
 283              		.loc 1 86 2 is_stmt 1 view .LVU110
 284 006a FFF7FEFF 		bl	HAL_UART_Init
 285              	.LVL5:
  87:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 286              		.loc 1 87 1 is_stmt 0 view .LVU111
 287 006e 08B0     		add	sp, sp, #32
 288              		@ sp needed
 289 0070 70BD     		pop	{r4, r5, r6, pc}
 290              	.L4:
 291 0072 C046     		.align	2
 292              	.L3:
 293 0074 00100240 		.word	1073876992
 294 0078 00000000 		.word	UartHandle
 295 007c 00380140 		.word	1073821696
 296              		.cfi_endproc
 297              	.LFE38:
 299              		.section	.text.trigger_setup,"ax",%progbits
 300              		.align	1
 301              		.global	trigger_setup
 302              		.syntax unified
 303              		.code	16
 304              		.thumb_func
 305              		.fpu softvfp
 307              	trigger_setup:
 308              	.LFB39:
  88:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  89:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_setup(void)
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 309              		.loc 1 90 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 24
 312              		@ frame_needed = 0, uses_anonymous_args = 0
  91:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 313              		.loc 1 91 2 view .LVU113
 314              	.LBB8:
 315              		.loc 1 91 2 view .LVU114
 316              		.loc 1 91 2 view .LVU115
 317 0000 8020     		movs	r0, #128
 318 0002 104A     		ldr	r2, .L6
 319              	.LBE8:
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 320              		.loc 1 90 1 is_stmt 0 view .LVU116
 321 0004 70B5     		push	{r4, r5, r6, lr}
 322              	.LCFI4:
 323              		.cfi_def_cfa_offset 16
 324              		.cfi_offset 4, -16
 325              		.cfi_offset 5, -12
 326              		.cfi_offset 6, -8
 327              		.cfi_offset 14, -4
 328              	.LBB9:
 329              		.loc 1 91 2 view .LVU117
 330 0006 5169     		ldr	r1, [r2, #20]
 331 0008 8002     		lsls	r0, r0, #10
 332 000a 0143     		orrs	r1, r0
 333 000c 5161     		str	r1, [r2, #20]
 334              		.loc 1 91 2 is_stmt 1 view .LVU118
 335 000e 5369     		ldr	r3, [r2, #20]
 336              	.LBE9:
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 337              		.loc 1 90 1 is_stmt 0 view .LVU119
 338 0010 86B0     		sub	sp, sp, #24
 339              	.LCFI5:
 340              		.cfi_def_cfa_offset 40
 341              	.LBB10:
 342              		.loc 1 91 2 view .LVU120
 343 0012 0340     		ands	r3, r0
 344 0014 0093     		str	r3, [sp]
 345              		.loc 1 91 2 is_stmt 1 view .LVU121
 346              	.LBE10:
  92:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
  93:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_7;
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  98:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 347              		.loc 1 98 2 is_stmt 0 view .LVU122
 348 0016 9024     		movs	r4, #144
 349              	.LBB11:
  91:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
 350              		.loc 1 91 2 view .LVU123
 351 0018 009B     		ldr	r3, [sp]
 352              	.LBE11:
  91:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
 353              		.loc 1 91 2 is_stmt 1 view .LVU124
  93:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_7;
 354              		.loc 1 93 2 view .LVU125
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 355              		.loc 1 94 2 view .LVU126
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
 356              		.loc 1 95 21 is_stmt 0 view .LVU127
 357 001a 0123     		movs	r3, #1
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 358              		.loc 1 94 21 view .LVU128
 359 001c 8025     		movs	r5, #128
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 360              		.loc 1 96 21 view .LVU129
 361 001e 0026     		movs	r6, #0
 362              		.loc 1 98 2 view .LVU130
 363 0020 E405     		lsls	r4, r4, #23
 364 0022 2000     		movs	r0, r4
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
 365              		.loc 1 95 21 view .LVU131
 366 0024 0293     		str	r3, [sp, #8]
 367              		.loc 1 98 2 view .LVU132
 368 0026 01A9     		add	r1, sp, #4
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 369              		.loc 1 97 21 view .LVU133
 370 0028 0233     		adds	r3, r3, #2
 371 002a 0493     		str	r3, [sp, #16]
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 372              		.loc 1 94 21 view .LVU134
 373 002c 0195     		str	r5, [sp, #4]
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
 374              		.loc 1 95 2 is_stmt 1 view .LVU135
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 375              		.loc 1 96 2 view .LVU136
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 376              		.loc 1 96 21 is_stmt 0 view .LVU137
 377 002e 0396     		str	r6, [sp, #12]
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 378              		.loc 1 97 2 is_stmt 1 view .LVU138
 379              		.loc 1 98 2 view .LVU139
 380 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 381              	.LVL6:
  99:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
 100:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 382              		.loc 1 100 2 view .LVU140
 383 0034 3200     		movs	r2, r6
 384 0036 2900     		movs	r1, r5
 385 0038 2000     		movs	r0, r4
 386 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 387              	.LVL7:
 101:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 388              		.loc 1 101 1 is_stmt 0 view .LVU141
 389 003e 06B0     		add	sp, sp, #24
 390              		@ sp needed
 391 0040 70BD     		pop	{r4, r5, r6, pc}
 392              	.L7:
 393 0042 C046     		.align	2
 394              	.L6:
 395 0044 00100240 		.word	1073876992
 396              		.cfi_endproc
 397              	.LFE39:
 399              		.section	.text.trigger_high,"ax",%progbits
 400              		.align	1
 401              		.global	trigger_high
 402              		.syntax unified
 403              		.code	16
 404              		.thumb_func
 405              		.fpu softvfp
 407              	trigger_high:
 408              	.LFB40:
 102:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 103:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_high(void)
 104:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 409              		.loc 1 104 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 105:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 413              		.loc 1 105 2 view .LVU143
 414 0000 9020     		movs	r0, #144
 104:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 415              		.loc 1 104 1 is_stmt 0 view .LVU144
 416 0002 10B5     		push	{r4, lr}
 417              	.LCFI6:
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 4, -8
 420              		.cfi_offset 14, -4
 421              		.loc 1 105 2 view .LVU145
 422 0004 0122     		movs	r2, #1
 423 0006 8021     		movs	r1, #128
 424 0008 C005     		lsls	r0, r0, #23
 425 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 426              	.LVL8:
 106:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 427              		.loc 1 106 1 view .LVU146
 428              		@ sp needed
 429 000e 10BD     		pop	{r4, pc}
 430              		.cfi_endproc
 431              	.LFE40:
 433              		.section	.text.trigger_low,"ax",%progbits
 434              		.align	1
 435              		.global	trigger_low
 436              		.syntax unified
 437              		.code	16
 438              		.thumb_func
 439              		.fpu softvfp
 441              	trigger_low:
 442              	.LFB41:
 107:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 108:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_low(void)
 109:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 443              		.loc 1 109 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 110:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 447              		.loc 1 110 2 view .LVU148
 448 0000 9020     		movs	r0, #144
 109:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 449              		.loc 1 109 1 is_stmt 0 view .LVU149
 450 0002 10B5     		push	{r4, lr}
 451              	.LCFI7:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 455              		.loc 1 110 2 view .LVU150
 456 0004 0022     		movs	r2, #0
 457 0006 8021     		movs	r1, #128
 458 0008 C005     		lsls	r0, r0, #23
 459 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 460              	.LVL9:
 111:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }   
 461              		.loc 1 111 1 view .LVU151
 462              		@ sp needed
 463 000e 10BD     		pop	{r4, pc}
 464              		.cfi_endproc
 465              	.LFE41:
 467              		.section	.text.getch,"ax",%progbits
 468              		.align	1
 469              		.global	getch
 470              		.syntax unified
 471              		.code	16
 472              		.thumb_func
 473              		.fpu softvfp
 475              	getch:
 476              	.LFB42:
 112:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 113:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** char getch(void)
 114:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 477              		.loc 1 114 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 115:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d;
 481              		.loc 1 115 2 view .LVU153
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 482              		.loc 1 116 2 view .LVU154
 114:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d;
 483              		.loc 1 114 1 is_stmt 0 view .LVU155
 484 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 485              	.LCFI8:
 486              		.cfi_def_cfa_offset 24
 487              		.cfi_offset 0, -24
 488              		.cfi_offset 1, -20
 489              		.cfi_offset 2, -16
 490              		.cfi_offset 4, -12
 491              		.cfi_offset 5, -8
 492              		.cfi_offset 14, -4
 117:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 493              		.loc 1 117 15 view .LVU156
 494 0002 0825     		movs	r5, #8
 495              	.L11:
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 496              		.loc 1 116 7 is_stmt 1 view .LVU157
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 497              		.loc 1 116 8 is_stmt 0 view .LVU158
 498 0004 6B46     		mov	r3, sp
 499 0006 DC1D     		adds	r4, r3, #7
 500 0008 0122     		movs	r2, #1
 501 000a 3223     		movs	r3, #50
 502 000c 2100     		movs	r1, r4
 503 000e 0648     		ldr	r0, .L13
 504 0010 FFF7FEFF 		bl	HAL_UART_Receive
 505              	.LVL10:
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 506              		.loc 1 116 7 view .LVU159
 507 0014 0028     		cmp	r0, #0
 508 0016 01D1     		bne	.L12
 118:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	return d;
 509              		.loc 1 118 2 is_stmt 1 view .LVU160
 510              		.loc 1 118 9 is_stmt 0 view .LVU161
 511 0018 2078     		ldrb	r0, [r4]
 119:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 512              		.loc 1 119 1 view .LVU162
 513              		@ sp needed
 514 001a 3EBD     		pop	{r1, r2, r3, r4, r5, pc}
 515              	.L12:
 117:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 516              		.loc 1 117 3 is_stmt 1 view .LVU163
 117:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 517              		.loc 1 117 15 is_stmt 0 view .LVU164
 518 001c 034A     		ldr	r2, .L13+4
 519 001e 136A     		ldr	r3, [r2, #32]
 520 0020 2B43     		orrs	r3, r5
 521 0022 1362     		str	r3, [r2, #32]
 522 0024 EEE7     		b	.L11
 523              	.L14:
 524 0026 C046     		.align	2
 525              	.L13:
 526 0028 00000000 		.word	UartHandle
 527 002c 00380140 		.word	1073821696
 528              		.cfi_endproc
 529              	.LFE42:
 531              		.section	.text.putch,"ax",%progbits
 532              		.align	1
 533              		.global	putch
 534              		.syntax unified
 535              		.code	16
 536              		.thumb_func
 537              		.fpu softvfp
 539              	putch:
 540              	.LVL11:
 541              	.LFB43:
 120:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 121:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void putch(char c)
 122:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 542              		.loc 1 122 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 8
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 123:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 546              		.loc 1 123 2 view .LVU166
 122:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 547              		.loc 1 122 1 is_stmt 0 view .LVU167
 548 0000 07B5     		push	{r0, r1, r2, lr}
 549              	.LCFI9:
 550              		.cfi_def_cfa_offset 16
 551              		.cfi_offset 0, -16
 552              		.cfi_offset 1, -12
 553              		.cfi_offset 2, -8
 554              		.cfi_offset 14, -4
 555              		.loc 1 123 10 view .LVU168
 556 0002 6B46     		mov	r3, sp
 124:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 557              		.loc 1 124 2 view .LVU169
 558 0004 0122     		movs	r2, #1
 123:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 559              		.loc 1 123 10 view .LVU170
 560 0006 D91D     		adds	r1, r3, #7
 561 0008 0870     		strb	r0, [r1]
 562              		.loc 1 124 2 is_stmt 1 view .LVU171
 563 000a 024B     		ldr	r3, .L16
 564 000c 0248     		ldr	r0, .L16+4
 565              	.LVL12:
 566              		.loc 1 124 2 is_stmt 0 view .LVU172
 567 000e FFF7FEFF 		bl	HAL_UART_Transmit
 568              	.LVL13:
 125:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 569              		.loc 1 125 1 view .LVU173
 570              		@ sp needed
 571 0012 07BD     		pop	{r0, r1, r2, pc}
 572              	.L17:
 573              		.align	2
 574              	.L16:
 575 0014 88130000 		.word	5000
 576 0018 00000000 		.word	UartHandle
 577              		.cfi_endproc
 578              	.LFE43:
 580              		.section	.text.led_error,"ax",%progbits
 581              		.align	1
 582              		.global	led_error
 583              		.syntax unified
 584              		.code	16
 585              		.thumb_func
 586              		.fpu softvfp
 588              	led_error:
 589              	.LVL14:
 590              	.LFB44:
 126:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 127:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 128:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_error(unsigned int status)
 129:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 591              		.loc 1 129 1 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
 130:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 595              		.loc 1 130 2 view .LVU175
 596 0000 C2B2     		uxtb	r2, r0
 597 0002 9020     		movs	r0, #144
 598              	.LVL15:
 129:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 599              		.loc 1 129 1 is_stmt 0 view .LVU176
 600 0004 10B5     		push	{r4, lr}
 601              	.LCFI10:
 602              		.cfi_def_cfa_offset 8
 603              		.cfi_offset 4, -8
 604              		.cfi_offset 14, -4
 605              		.loc 1 130 2 view .LVU177
 606 0006 1021     		movs	r1, #16
 607 0008 C005     		lsls	r0, r0, #23
 608 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 609              	.LVL16:
 131:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 610              		.loc 1 131 1 view .LVU178
 611              		@ sp needed
 612 000e 10BD     		pop	{r4, pc}
 613              		.cfi_endproc
 614              	.LFE44:
 616              		.section	.text.led_ok,"ax",%progbits
 617              		.align	1
 618              		.global	led_ok
 619              		.syntax unified
 620              		.code	16
 621              		.thumb_func
 622              		.fpu softvfp
 624              	led_ok:
 625              	.LVL17:
 626              	.LFB45:
 132:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 133:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_ok(unsigned int status)
 134:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 627              		.loc 1 134 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 135:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 631              		.loc 1 135 2 view .LVU180
 632 0000 C2B2     		uxtb	r2, r0
 633 0002 9020     		movs	r0, #144
 634              	.LVL18:
 134:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 635              		.loc 1 134 1 is_stmt 0 view .LVU181
 636 0004 10B5     		push	{r4, lr}
 637              	.LCFI11:
 638              		.cfi_def_cfa_offset 8
 639              		.cfi_offset 4, -8
 640              		.cfi_offset 14, -4
 641              		.loc 1 135 2 view .LVU182
 642 0006 0421     		movs	r1, #4
 643 0008 C005     		lsls	r0, r0, #23
 644 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 645              	.LVL19:
 136:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 646              		.loc 1 136 1 view .LVU183
 647              		@ sp needed
 648 000e 10BD     		pop	{r4, pc}
 649              		.cfi_endproc
 650              	.LFE45:
 652              		.comm	UartHandle,112,4
 653              		.text
 654              	.Letext0:
 655              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 656              		.file 3 ".././hal/stm32f0/CMSIS/device/system_stm32f0xx.h"
 657              		.file 4 ".././hal/stm32f0/CMSIS/device/stm32f030x6.h"
 658              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 659              		.file 6 "/usr/include/newlib/sys/_types.h"
 660              		.file 7 "/usr/include/newlib/sys/reent.h"
 661              		.file 8 "/usr/include/newlib/sys/lock.h"
 662              		.file 9 ".././hal/stm32f0/CMSIS/device/stm32f0xx.h"
 663              		.file 10 ".././hal/stm32f0/stm32f0xx_hal_def.h"
 664              		.file 11 ".././hal/stm32f0/stm32f0xx_hal_rcc.h"
 665              		.file 12 ".././hal/stm32f0/stm32f0xx_hal_gpio.h"
 666              		.file 13 ".././hal/stm32f0/stm32f0xx_hal_dma.h"
 667              		.file 14 ".././hal/stm32f0/stm32f0xx_hal_uart.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0_hal_nano.c
     /tmp/ccvS2wNG.s:16     .text.platform_init:0000000000000000 $t
     /tmp/ccvS2wNG.s:24     .text.platform_init:0000000000000000 platform_init
     /tmp/ccvS2wNG.s:143    .text.init_uart:0000000000000000 $t
     /tmp/ccvS2wNG.s:150    .text.init_uart:0000000000000000 init_uart
     /tmp/ccvS2wNG.s:293    .text.init_uart:0000000000000074 $d
                            *COM*:0000000000000070 UartHandle
     /tmp/ccvS2wNG.s:300    .text.trigger_setup:0000000000000000 $t
     /tmp/ccvS2wNG.s:307    .text.trigger_setup:0000000000000000 trigger_setup
     /tmp/ccvS2wNG.s:395    .text.trigger_setup:0000000000000044 $d
     /tmp/ccvS2wNG.s:400    .text.trigger_high:0000000000000000 $t
     /tmp/ccvS2wNG.s:407    .text.trigger_high:0000000000000000 trigger_high
     /tmp/ccvS2wNG.s:434    .text.trigger_low:0000000000000000 $t
     /tmp/ccvS2wNG.s:441    .text.trigger_low:0000000000000000 trigger_low
     /tmp/ccvS2wNG.s:468    .text.getch:0000000000000000 $t
     /tmp/ccvS2wNG.s:475    .text.getch:0000000000000000 getch
     /tmp/ccvS2wNG.s:526    .text.getch:0000000000000028 $d
     /tmp/ccvS2wNG.s:532    .text.putch:0000000000000000 $t
     /tmp/ccvS2wNG.s:539    .text.putch:0000000000000000 putch
     /tmp/ccvS2wNG.s:575    .text.putch:0000000000000014 $d
     /tmp/ccvS2wNG.s:581    .text.led_error:0000000000000000 $t
     /tmp/ccvS2wNG.s:588    .text.led_error:0000000000000000 led_error
     /tmp/ccvS2wNG.s:617    .text.led_ok:0000000000000000 $t
     /tmp/ccvS2wNG.s:624    .text.led_ok:0000000000000000 led_ok

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_UART_Init
HAL_GPIO_WritePin
HAL_UART_Receive
HAL_UART_Transmit
