$date
	Sat Oct 31 00:45:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! salida $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module f $end
$var wire 1 # clk $end
$var wire 1 & d $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 1 ! Y $end
$scope module u $end
$var wire 1 # clk $end
$var wire 1 & d $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#1
1&
0!
1#
1%
#2
0#
0%
#3
1#
#4
0#
1$
#5
0&
1!
1#
#6
0#
1"
#7
1&
0!
1#
#8
0#
#9
0&
1!
1#
#10
0#
#11
1&
0!
1#
#12
0#
#13
0&
1!
1#
#14
0#
#15
1&
0!
1#
#16
0#
#17
0&
1!
1#
#18
0#
#19
1&
0!
1#
#20
0#
#21
0&
1!
1#
#22
0#
#23
1&
0!
1#
#24
0#
#25
0&
1!
1#
