build_dir: 12-cadence-ncsim-sim
build_id: '12'
commands:
- xrun -gui +access+r -sv -timescale 1ns/1ps inputs/testbench.v inputs/*.v -incdir
  inputs
edges_i:
  design.args:
  - f: design.args
    step: 8-testbench
  design.v:
  - f: design.v
    step: 4-rtl
  freq_vec_data.txt:
  - f: freq_vec_data.txt
    step: 8-testbench
  sky130_sram_2kbyte_1rw1r_32x512_8.v:
  - f: sky130_sram_2kbyte_1rw1r_32x512_8.v
    step: 6-sram
  testbench.v:
  - f: testbench.v
    step: 8-testbench
  tf_coeff_data.txt:
  - f: tf_coeff_data.txt
    step: 8-testbench
edges_o: {}
inputs:
- design.v
- testbench.v
- design.args
- freq_vec_data.txt
- tf_coeff_data.txt
- sky130_sram_2kbyte_1rw1r_32x512_8.v
name: cadence-ncsim-sim
outputs:
- design.vcd
source: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/deconvolution_kernel_estimator_2ksram/design/cadence-xcelium-sim
