{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 16 23:59:04 2021 " "Info: Processing started: Sat Oct 16 23:59:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register marquee\[5\] register marquee\[1\] 61.58 MHz 16.24 ns Internal " "Info: Clock \"clk\" has Internal fmax of 61.58 MHz between source register \"marquee\[5\]\" and destination register \"marquee\[1\]\" (period= 16.24 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.531 ns + Longest register register " "Info: + Longest register to register delay is 15.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[5\] 1 REG LC_X12_Y7_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N7; Fanout = 11; REG Node = 'marquee\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[5] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.585 ns) + CELL(0.914 ns) 4.499 ns Equal1~61 2 COMB LC_X9_Y7_N6 2 " "Info: 2: + IC(3.585 ns) + CELL(0.914 ns) = 4.499 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; COMB Node = 'Equal1~61'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { marquee[5] Equal1~61 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.200 ns) 7.237 ns Equal1~62 3 COMB LC_X11_Y7_N4 2 " "Info: 3: + IC(2.538 ns) + CELL(0.200 ns) = 7.237 ns; Loc. = LC_X11_Y7_N4; Fanout = 2; COMB Node = 'Equal1~62'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { Equal1~61 Equal1~62 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.200 ns) 10.943 ns marquee\[1\]~2529 4 COMB LC_X11_Y7_N8 1 " "Info: 4: + IC(3.506 ns) + CELL(0.200 ns) = 10.943 ns; Loc. = LC_X11_Y7_N8; Fanout = 1; COMB Node = 'marquee\[1\]~2529'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.706 ns" { Equal1~62 marquee[1]~2529 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.511 ns) 13.045 ns marquee\[1\]~2530 5 COMB LC_X12_Y7_N6 1 " "Info: 5: + IC(1.591 ns) + CELL(0.511 ns) = 13.045 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'marquee\[1\]~2530'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { marquee[1]~2529 marquee[1]~2530 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.895 ns) + CELL(0.591 ns) 15.531 ns marquee\[1\] 6 REG LC_X9_Y7_N2 8 " "Info: 6: + IC(1.895 ns) + CELL(0.591 ns) = 15.531 ns; Loc. = LC_X9_Y7_N2; Fanout = 8; REG Node = 'marquee\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { marquee[1]~2530 marquee[1] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 15.56 % ) " "Info: Total cell delay = 2.416 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.115 ns ( 84.44 % ) " "Info: Total interconnect delay = 13.115 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.531 ns" { marquee[5] Equal1~61 Equal1~62 marquee[1]~2529 marquee[1]~2530 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.531 ns" { marquee[5] {} Equal1~61 {} Equal1~62 {} marquee[1]~2529 {} marquee[1]~2530 {} marquee[1] {} } { 0.000ns 3.585ns 2.538ns 3.506ns 1.591ns 1.895ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.219 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y1_N2 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y1_N2; Fanout = 14; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.918 ns) 9.219 ns marquee\[1\] 3 REG LC_X9_Y7_N2 8 " "Info: 3: + IC(4.244 ns) + CELL(0.918 ns) = 9.219 ns; Loc. = LC_X9_Y7_N2; Fanout = 8; REG Node = 'marquee\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { clk1 marquee[1] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.61 % ) " "Info: Total cell delay = 3.375 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.844 ns ( 63.39 % ) " "Info: Total interconnect delay = 5.844 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.219 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y1_N2 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y1_N2; Fanout = 14; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.918 ns) 9.219 ns marquee\[5\] 3 REG LC_X12_Y7_N7 11 " "Info: 3: + IC(4.244 ns) + CELL(0.918 ns) = 9.219 ns; Loc. = LC_X12_Y7_N7; Fanout = 11; REG Node = 'marquee\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { clk1 marquee[5] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.61 % ) " "Info: Total cell delay = 3.375 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.844 ns ( 63.39 % ) " "Info: Total interconnect delay = 5.844 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[5] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[5] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.531 ns" { marquee[5] Equal1~61 Equal1~62 marquee[1]~2529 marquee[1]~2530 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.531 ns" { marquee[5] {} Equal1~61 {} Equal1~62 {} marquee[1]~2529 {} marquee[1]~2530 {} marquee[1] {} } { 0.000ns 3.585ns 2.538ns 3.506ns 1.591ns 1.895ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[1] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[5] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[9\] marquee\[9\] 15.241 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[9\]\" through register \"marquee\[9\]\" is 15.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.219 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X12_Y1_N2 14 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X12_Y1_N2; Fanout = 14; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.918 ns) 9.219 ns marquee\[9\] 3 REG LC_X11_Y6_N8 8 " "Info: 3: + IC(4.244 ns) + CELL(0.918 ns) = 9.219 ns; Loc. = LC_X11_Y6_N8; Fanout = 8; REG Node = 'marquee\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { clk1 marquee[9] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.61 % ) " "Info: Total cell delay = 3.375 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.844 ns ( 63.39 % ) " "Info: Total interconnect delay = 5.844 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[9] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.646 ns + Longest register pin " "Info: + Longest register to pin delay is 5.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[9\] 1 REG LC_X11_Y6_N8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y6_N8; Fanout = 8; REG Node = 'marquee\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[9] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.324 ns) + CELL(2.322 ns) 5.646 ns Q\[9\] 2 PIN PIN_110 0 " "Info: 2: + IC(3.324 ns) + CELL(2.322 ns) = 5.646 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'Q\[9\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { marquee[9] Q[9] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.13 % ) " "Info: Total cell delay = 2.322 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 58.87 % ) " "Info: Total interconnect delay = 3.324 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { marquee[9] Q[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { marquee[9] {} Q[9] {} } { 0.000ns 3.324ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.219 ns" { clk clk1 marquee[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.219 ns" { clk {} clk~combout {} clk1 {} marquee[9] {} } { 0.000ns 0.000ns 1.600ns 4.244ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { marquee[9] Q[9] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { marquee[9] {} Q[9] {} } { 0.000ns 3.324ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 16 23:59:04 2021 " "Info: Processing ended: Sat Oct 16 23:59:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
