Fitter report for VGA_S
Fri Oct 28 16:26:41 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 28 16:26:41 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; VGA_S                                       ;
; Top-level Entity Name              ; VGA_S                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,693 / 6,272 ( 91 % )                      ;
;     Total combinational functions  ; 4,610 / 6,272 ( 74 % )                      ;
;     Dedicated logic registers      ; 2,378 / 6,272 ( 38 % )                      ;
; Total registers                    ; 2378                                        ;
; Total pins                         ; 7 / 92 ( 8 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 19,328 / 276,480 ( 7 % )                    ;
; Embedded Multiplier 9-bit elements ; 30 / 30 ( 100 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                  ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+
; videoGen:videoGen1|circle:circle1|pow2_diff_x[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_x[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|circle:circle1|pow2_diff_y[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[2]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[3]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[4]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[5]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[6]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[7]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[16]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[17]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[18]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_xcir[19]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[2]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[3]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[4]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[5]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[6]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[7]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[16]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[17]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[18]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|pow2_diff_ycir[19]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[4]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[5]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[6]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[7]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[8]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[9]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[10]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[11]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[12]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[13]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[14]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[15]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[16]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[17]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[18]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|pow2_diff_xcir[19]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_xcir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|pow2_diff_ycir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|pow2_diff_ycir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[2]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[3]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[4]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[5]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[6]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[7]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[16]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[17]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[18]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|pow2_diff_xcir[19]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[4]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[5]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[6]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[7]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[8]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[9]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[10]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[11]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[12]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[13]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[14]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[15]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[16]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[17]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[18]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|pow2_diff_xcir[19]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|pow2_diff_ycir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|pow2_diff_ycir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[2]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[3]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[4]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[5]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[6]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[7]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[16]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[17]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[18]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|pow2_diff_xcir[19]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2   ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[2]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[3]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[4]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[5]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[6]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[7]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[8]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[9]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[10]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[11]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[12]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[13]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[14]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[15]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[16]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[17]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[18]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|pow2_diff_xcir[19]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|pow2_diff_ycir[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2 ; DATAOUT          ;                       ;
+----------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Location     ;                ;              ; keyy[0]    ; PIN_88        ; QSF Assignment ;
; Location     ;                ;              ; keyy[1]    ; PIN_89        ; QSF Assignment ;
; Location     ;                ;              ; keyy[2]    ; PIN_90        ; QSF Assignment ;
; I/O Standard ; VGA_S          ;              ; keyy       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; VGA_S          ;              ; keyy[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; VGA_S          ;              ; keyy[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; VGA_S          ;              ; keyy[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7439 ) ; 0.00 % ( 0 / 7439 )        ; 0.00 % ( 0 / 7439 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7439 ) ; 0.00 % ( 0 / 7439 )        ; 0.00 % ( 0 / 7439 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4883 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 2330 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/output_files/VGA_S.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 5,693 / 6,272 ( 91 % )    ;
;     -- Combinational with no register       ; 3315                      ;
;     -- Register only                        ; 1083                      ;
;     -- Combinational with a register        ; 1295                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1595                      ;
;     -- 3 input functions                    ; 2096                      ;
;     -- <=2 input functions                  ; 919                       ;
;     -- Register only                        ; 1083                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2590                      ;
;     -- arithmetic mode                      ; 2020                      ;
;                                             ;                           ;
; Total registers*                            ; 2,378 / 6,684 ( 36 % )    ;
;     -- Dedicated logic registers            ; 2,378 / 6,272 ( 38 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 392 / 392 ( 100 % )       ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 7 / 92 ( 8 % )            ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 6 / 30 ( 20 % )           ;
; Total block memory bits                     ; 19,328 / 276,480 ( 7 % )  ;
; Total block memory implementation bits      ; 55,296 / 276,480 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 30 / 30 ( 100 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 5                         ;
;     -- Global clocks                        ; 5 / 10 ( 50 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 14.4% / 13.4% / 15.8%     ;
; Peak interconnect usage (total/H/V)         ; 21.7% / 19.3% / 25.0%     ;
; Maximum fan-out                             ; 974                       ;
; Highest non-global fan-out                  ; 350                       ;
; Total fan-out                               ; 21381                     ;
; Average fan-out                             ; 2.74                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 3843 / 6272 ( 61 % ) ; 150 / 6272 ( 2 % ) ; 1700 / 6272 ( 27 % )           ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 3131                 ; 59                 ; 125                            ; 0                              ;
;     -- Register only                        ; 6                    ; 23                 ; 1054                           ; 0                              ;
;     -- Combinational with a register        ; 706                  ; 68                 ; 521                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 1173                 ; 55                 ; 367                            ; 0                              ;
;     -- 3 input functions                    ; 1872                 ; 37                 ; 187                            ; 0                              ;
;     -- <=2 input functions                  ; 792                  ; 35                 ; 92                             ; 0                              ;
;     -- Register only                        ; 6                    ; 23                 ; 1054                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 1884                 ; 119                ; 587                            ; 0                              ;
;     -- arithmetic mode                      ; 1953                 ; 8                  ; 59                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 712                  ; 91                 ; 1575                           ; 0                              ;
;     -- Dedicated logic registers            ; 712 / 6272 ( 11 % )  ; 91 / 6272 ( 1 % )  ; 1575 / 6272 ( 25 % )           ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 276 / 392 ( 70 % )   ; 12 / 392 ( 3 % )   ; 122 / 392 ( 31 % )             ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 7                    ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 30 / 30 ( 100 % )    ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 12288                ; 0                  ; 7040                           ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                  ; 36864                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )     ; 4 / 30 ( 13 % )                ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 1                    ; 134                ; 1975                           ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 102                ; 1704                           ; 0                              ;
;     -- Output Connections                   ; 1931                 ; 145                ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 122                  ; 145                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 15853                ; 855                ; 7444                           ; 4                              ;
;     -- Registered Connections               ; 5558                 ; 610                ; 4253                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 0                    ; 123                ; 1809                           ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                  ; 20                 ; 136                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1809                 ; 136                ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 5                    ; 45                 ; 399                            ; 0                              ;
;     -- Output Ports                         ; 116                  ; 62                 ; 235                            ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 114                            ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 29                 ; 221                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                  ; 90                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 25                 ; 114                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 30                 ; 128                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 29                 ; 223                            ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk50_in ; 23    ; 1        ; 0            ; 11           ; 7            ; 974                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; reset    ; 25    ; 2        ; 0            ; 11           ; 21           ; 20                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; b     ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g     ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsync ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r     ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; hsync                   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; vsync                   ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 3.3V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 5 / 10 ( 50 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk50_in                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; reset                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; hsync                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; vsync                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; b                                                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; g                                                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; r                                                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; r        ; Missing drive strength ;
; g        ; Missing drive strength ;
; b        ; Missing drive strength ;
; hsync    ; Missing drive strength ;
; vsync    ; Missing drive strength ;
+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |VGA_S                                                                                                                                  ; 5693 (3)    ; 2378 (1)                  ; 0 (0)         ; 19328       ; 6    ; 30           ; 0       ; 15        ; 7    ; 0            ; 3315 (2)     ; 1083 (0)          ; 1295 (1)         ; |VGA_S                                                                                                                                                                                                                                                                                                                                            ; VGA_S                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 23 (0)            ; 68 (0)           ; |VGA_S|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 23 (0)            ; 68 (0)           ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 23 (0)            ; 68 (0)           ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 23 (3)            ; 68 (0)           ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 20 (0)            ; 68 (0)           ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (104)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (44)      ; 20 (20)           ; 68 (42)          ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |VGA_S|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1700 (221)  ; 1575 (220)                ; 0 (0)         ; 7040        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (1)      ; 1054 (218)        ; 521 (1)          ; |VGA_S|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1481 (0)    ; 1355 (0)                  ; 0 (0)         ; 7040        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (0)      ; 836 (0)           ; 521 (0)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1481 (540)  ; 1355 (512)                ; 0 (0)         ; 7040        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (30)     ; 836 (448)         ; 521 (59)         ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 42 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 27 (27)           ; 15 (0)           ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_qsc:auto_generated|                                                                                              ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                              ; mux_qsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7040        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_m424:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7040        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated                                                                                                                                                 ; altsyncram_m424                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 5 (5)             ; 37 (37)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 605 (1)     ; 566 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 344 (0)           ; 224 (1)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 552 (0)     ; 550 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 332 (0)           ; 220 (0)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 330 (330)   ; 330 (330)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 327 (327)         ; 3 (3)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 225 (0)     ; 220 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 220 (0)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 48 (38)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 8 (0)             ; 3 (1)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 177 (9)     ; 154 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (9)       ; 6 (0)             ; 155 (0)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_uhi:auto_generated|                                                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated                                                             ; cntr_uhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_05j:auto_generated|                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                      ; cntr_05j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 116 (116)   ; 110 (110)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 110 (110)        ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |VGA_S|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vgaController:vgaController1|                                                                                                       ; 39 (39)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 21 (21)          ; |VGA_S|vgaController:vgaController1                                                                                                                                                                                                                                                                                                               ; vgaController                     ; work         ;
;    |videoGen:videoGen1|                                                                                                                 ; 3802 (210)  ; 691 (48)                  ; 0 (0)         ; 12288       ; 2    ; 30           ; 0       ; 15        ; 0    ; 0            ; 3111 (162)   ; 6 (3)             ; 685 (45)         ; |VGA_S|videoGen:videoGen1                                                                                                                                                                                                                                                                                                                         ; videoGen                          ; work         ;
;       |chargenrom:chargenrom1|                                                                                                          ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1                                                                                                                                                                                                                                                                                                  ; chargenrom                        ; work         ;
;          |ram_char:ram_char1|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1                                                                                                                                                                                                                                                                               ; ram_char                          ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_ims3:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated                                                                                                                                                                                                                ; altsyncram_ims3                   ; work         ;
;       |circle:circle1|                                                                                                                  ; 41 (41)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 15 (15)          ; |VGA_S|videoGen:videoGen1|circle:circle1                                                                                                                                                                                                                                                                                                          ; circle                            ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|circle:circle1|lpm_mult:Mult0                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|circle:circle1|lpm_mult:Mult1                                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:1:motion_c15to21|                                                                                                  ; 48 (48)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 18 (18)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:1:motion_c1to7|                                                                                                    ; 49 (49)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 18 (18)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;       |motion_c:\gen:1:motion_c22to28|                                                                                                  ; 39 (39)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:1:motion_c8to14|                                                                                                   ; 39 (39)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;       |motion_c:\gen:2:motion_c15to21|                                                                                                  ; 42 (42)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:2:motion_c1to7|                                                                                                    ; 43 (43)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;       |motion_c:\gen:2:motion_c22to28|                                                                                                  ; 42 (42)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:2:motion_c8to14|                                                                                                   ; 43 (43)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;       |motion_c:\gen:3:motion_c15to21|                                                                                                  ; 40 (40)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;       |motion_c:\gen:3:motion_c1to7|                                                                                                    ; 40 (40)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;       |motion_c:\gen:3:motion_c22to28|                                                                                                  ; 175 (58)    ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (31)     ; 0 (0)             ; 27 (27)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (117)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:3:motion_c8to14|                                                                                                   ; 40 (40)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 10 (10)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;       |motion_c:\gen:4:motion_c15to21|                                                                                                  ; 181 (64)    ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (36)     ; 0 (0)             ; 28 (28)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (117)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:4:motion_c1to7|                                                                                                    ; 181 (64)    ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (36)     ; 0 (0)             ; 28 (28)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                              ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                 ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (117)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                  ; mult_0go                          ; work         ;
;       |motion_c:\gen:4:motion_c22to28|                                                                                                  ; 182 (64)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (34)     ; 0 (0)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:4:motion_c8to14|                                                                                                   ; 182 (64)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (34)     ; 0 (0)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                             ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:4:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                 ; mult_0go                          ; work         ;
;       |motion_c:\gen:5:motion_c15to21|                                                                                                  ; 179 (61)    ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (33)     ; 0 (0)             ; 28 (28)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:5:motion_c1to7|                                                                                                    ; 179 (61)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (32)     ; 0 (0)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                              ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                 ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                  ; mult_0go                          ; work         ;
;       |motion_c:\gen:5:motion_c22to28|                                                                                                  ; 179 (61)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (32)     ; 0 (0)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:5:motion_c8to14|                                                                                                   ; 179 (61)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (32)     ; 0 (0)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                             ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:5:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                 ; mult_0go                          ; work         ;
;       |motion_c:\gen:6:motion_c15to21|                                                                                                  ; 178 (60)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (31)     ; 0 (0)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:6:motion_c1to7|                                                                                                    ; 179 (61)    ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (32)     ; 0 (0)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                              ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                 ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                  ; mult_0go                          ; work         ;
;       |motion_c:\gen:6:motion_c22to28|                                                                                                  ; 178 (60)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (30)     ; 0 (0)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:6:motion_c8to14|                                                                                                   ; 179 (61)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (31)     ; 0 (0)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                             ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:6:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                 ; mult_0go                          ; work         ;
;       |motion_c:\gen:7:motion_c15to21|                                                                                                  ; 178 (60)    ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (30)     ; 0 (0)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:7:motion_c1to7|                                                                                                    ; 179 (61)    ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (30)     ; 1 (1)             ; 30 (30)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7                                                                                                                                                                                                                                                                                            ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7|lpm_mult:Mult0                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                     ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                              ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                 ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                  ; mult_0go                          ; work         ;
;       |motion_c:\gen:7:motion_c22to28|                                                                                                  ; 181 (63)    ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (32)     ; 2 (2)             ; 29 (29)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28                                                                                                                                                                                                                                                                                          ; motion_c                          ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28|lpm_mult:Mult1                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated                                                                                                                                                                                                                                                   ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                            ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                               ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                ; mult_0go                          ; work         ;
;       |motion_c:\gen:7:motion_c8to14|                                                                                                   ; 179 (61)    ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 148 (30)     ; 0 (0)             ; 31 (31)          ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14                                                                                                                                                                                                                                                                                           ; motion_c                          ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14|lpm_mult:Mult0                                                                                                                                                                                                                                                                            ; lpm_mult                          ; work         ;
;             |mult_l5t:auto_generated|                                                                                                   ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated                                                                                                                                                                                                                                                    ; mult_l5t                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                             ; alt_mac_mult                      ; work         ;
;                   |mac_mult_69h1:auto_generated|                                                                                        ; 118 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated                                                                                                                                                                                                ; mac_mult_69h1                     ; work         ;
;                      |mult_0go:mult1|                                                                                                   ; 118 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 0 (0)            ; |VGA_S|videoGen:videoGen1|motion_c:\gen:7:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|alt_mac_mult:mac_mult1|mac_mult_69h1:auto_generated|mult_0go:mult1                                                                                                                                                                                 ; mult_0go                          ; work         ;
;       |motion_c:motion_c0|                                                                                                              ; 34 (34)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 3 (3)            ; |VGA_S|videoGen:videoGen1|motion_c:motion_c0                                                                                                                                                                                                                                                                                                      ; motion_c                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; r        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reset    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk50_in ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; reset               ;                   ;         ;
; clk50_in            ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 701     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk50_in                                                                                                                                                                                                                                                                                                                                                    ; PIN_23             ; 974     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                       ; PIN_25             ; 20      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X12_Y10_N11     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X12_Y12_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X12_Y12_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X13_Y13_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X12_Y8_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X12_Y11_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X16_Y11_N9      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X16_Y11_N23     ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X14_Y10_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10              ; LCCOMB_X12_Y12_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X12_Y12_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X12_Y10_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X12_Y12_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X6_Y11_N14  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X12_Y12_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X12_Y11_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X12_Y10_N31     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X12_Y11_N17     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X12_Y10_N27     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X12_Y10_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X12_Y9_N17      ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X12_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X24_Y10_N2  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X24_Y10_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X24_Y10_N27     ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X23_Y10_N10 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N12 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X21_Y13_N25     ; 522     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                               ; LCCOMB_X13_Y11_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X23_Y10_N18 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X23_Y10_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; LCCOMB_X32_Y17_N14 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X28_Y14_N2  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uhi:auto_generated|counter_reg_bit[6]~0                                                         ; LCCOMB_X29_Y15_N24 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[3]~0                                                                        ; LCCOMB_X32_Y17_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X30_Y17_N28 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X29_Y15_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                                                                              ; LCCOMB_X19_Y5_N8   ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                                                                              ; LCCOMB_X19_Y5_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                                                                         ; LCCOMB_X19_Y5_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X17_Y13_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~34                                                                                                                                                                                                                          ; LCCOMB_X13_Y10_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X13_Y10_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X12_Y8_N16  ; 350     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vgaController:vgaController1|Equal0~2                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y13_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vgaclk                                                                                                                                                                                                                                                                                                                                                      ; FF_X33_Y12_N9      ; 728     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; videoGen:videoGen1|refresh                                                                                                                                                                                                                                                                                                                                  ; FF_X14_Y8_N11      ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; videoGen:videoGen1|sec_pulse                                                                                                                                                                                                                                                                                                                                ; FF_X23_Y11_N11     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 701     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk50_in                                                                                                              ; PIN_23         ; 974     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; reset                                                                                                                 ; PIN_25         ; 20      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X21_Y13_N25 ; 522     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; vgaclk                                                                                                                ; FF_X33_Y12_N9  ; 728     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                       ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 110          ; 64           ; 110          ; yes                    ; no                      ; yes                    ; no                      ; 7040  ; 64                          ; 110                         ; 64                          ; 110                         ; 7040                ; 4    ; None                      ; M9K_X27_Y13_N0, M9K_X27_Y16_N0, M9K_X27_Y15_N0, M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Single Port      ; Single Clock ; 2048         ; 6            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 12288 ; 2048                        ; 6                           ; --                          ; --                          ; 12288               ; 2    ; ../ram_char/IP/output.mif ; M9K_X15_Y7_N0, M9K_X15_Y9_N0                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |VGA_S|videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ALTSYNCRAM                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;8;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;16;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;24;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;32;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;40;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;48;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;56;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;64;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;72;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;80;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;88;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;96;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;104;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;112;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;120;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;128;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;136;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;144;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;152;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;160;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;168;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;176;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;184;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;192;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;200;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;208;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;216;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;224;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;232;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;240;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;248;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;256;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;264;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;272;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;280;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;288;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;296;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;304;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;312;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;320;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;328;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;336;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;344;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;352;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;360;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;368;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;376;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;384;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;392;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;400;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;408;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;416;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;424;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;432;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;440;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;448;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;456;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;464;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;472;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;480;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;488;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;496;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;504;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;512;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;520;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;528;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;536;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;544;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;552;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;560;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;568;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;576;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;584;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;592;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;600;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;608;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;616;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;624;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;632;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;640;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;648;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;656;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;664;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;672;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;680;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;688;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;696;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;704;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;712;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;720;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;728;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;736;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;744;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;752;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;760;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;768;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;776;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;784;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;792;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;800;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;808;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;816;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;824;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;832;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;840;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;848;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;856;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;864;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;872;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;880;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;888;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;896;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;904;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;912;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;920;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;928;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;936;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;944;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;952;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;960;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;968;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;976;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;984;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;992;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1000;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1008;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1016;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1024;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1032;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1040;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1048;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1056;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1064;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1072;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1080;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1088;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1096;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1104;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1112;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1120;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1128;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1136;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1144;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1152;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1160;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1168;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1176;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1184;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1192;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1200;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1208;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1216;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1224;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1232;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1240;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1248;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1256;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1264;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1272;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1280;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1288;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1296;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1304;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1312;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1320;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1328;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1336;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1344;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1352;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1360;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1368;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1376;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1384;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1392;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1400;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1408;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1416;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1424;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1432;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1440;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1448;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1456;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1464;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1472;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1480;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1488;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1496;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1504;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1512;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1520;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1528;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1536;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1544;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1552;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1560;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1568;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1576;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1584;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1592;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1600;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1608;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1616;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1624;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1632;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1640;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1648;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1656;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1664;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1672;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1680;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1688;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1696;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1704;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1712;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1720;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1728;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1736;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1744;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1752;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1760;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1768;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1776;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1784;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1792;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1800;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1808;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1816;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1824;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1832;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1840;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1848;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1856;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1864;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1872;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1880;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1888;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1896;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1904;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1912;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1920;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1928;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1936;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1944;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1952;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1960;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1968;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;1976;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;1984;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;1992;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;2000;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;2008;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;2016;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;
;2024;(111100) (74) (60) (3C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111100) (74) (60) (3C)   ;(000000) (0) (0) (00)   ;
;2032;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100000) (40) (32) (20)   ;(100010) (42) (34) (22)   ;(011100) (34) (28) (1C)   ;(000000) (0) (0) (00)   ;
;2040;(011100) (34) (28) (1C)    ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(111110) (76) (62) (3E)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(100010) (42) (34) (22)   ;(000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 15          ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 15          ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 30          ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 15          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|circle:circle1|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1                 ;                            ; DSPMULT_X20_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2                     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|circle:circle1|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1                 ;                            ; DSPMULT_X20_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y6_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1   ;                            ; DSPMULT_X20_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1   ;                            ; DSPMULT_X20_Y2_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X20_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:1:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:2:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1   ;                            ; DSPMULT_X20_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:2:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X20_Y3_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:2:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y9_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:2:motion_c22to28|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y8_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2       ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:3:motion_c1to7|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1   ;                            ; DSPMULT_X20_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:3:motion_c8to14|lpm_mult:Mult0|mult_l5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X20_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    videoGen:videoGen1|motion_c:\gen:3:motion_c15to21|lpm_mult:Mult1|mult_l5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y7_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,344 / 32,401 ( 20 % ) ;
; C16 interconnects     ; 61 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 3,410 / 21,816 ( 16 % ) ;
; Direct links          ; 1,128 / 32,401 ( 3 % )  ;
; Global clocks         ; 5 / 10 ( 50 % )         ;
; Local interconnects   ; 2,817 / 10,320 ( 27 % ) ;
; R24 interconnects     ; 76 / 1,289 ( 6 % )      ;
; R4 interconnects      ; 3,745 / 28,186 ( 13 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.52) ; Number of LABs  (Total = 392) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 2                             ;
; 2                                           ; 4                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 1                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 3                             ;
; 9                                           ; 12                            ;
; 10                                          ; 12                            ;
; 11                                          ; 9                             ;
; 12                                          ; 6                             ;
; 13                                          ; 16                            ;
; 14                                          ; 42                            ;
; 15                                          ; 78                            ;
; 16                                          ; 205                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.99) ; Number of LABs  (Total = 392) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 77                            ;
; 1 Clock                            ; 171                           ;
; 1 Clock enable                     ; 65                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 7                             ;
; 2 Clocks                           ; 62                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.51) ; Number of LABs  (Total = 392) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 1                             ;
; 13                                           ; 7                             ;
; 14                                           ; 15                            ;
; 15                                           ; 28                            ;
; 16                                           ; 100                           ;
; 17                                           ; 15                            ;
; 18                                           ; 12                            ;
; 19                                           ; 17                            ;
; 20                                           ; 14                            ;
; 21                                           ; 15                            ;
; 22                                           ; 13                            ;
; 23                                           ; 13                            ;
; 24                                           ; 14                            ;
; 25                                           ; 15                            ;
; 26                                           ; 22                            ;
; 27                                           ; 22                            ;
; 28                                           ; 13                            ;
; 29                                           ; 11                            ;
; 30                                           ; 7                             ;
; 31                                           ; 3                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.58) ; Number of LABs  (Total = 392) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 20                            ;
; 2                                               ; 38                            ;
; 3                                               ; 50                            ;
; 4                                               ; 39                            ;
; 5                                               ; 13                            ;
; 6                                               ; 8                             ;
; 7                                               ; 7                             ;
; 8                                               ; 22                            ;
; 9                                               ; 49                            ;
; 10                                              ; 39                            ;
; 11                                              ; 18                            ;
; 12                                              ; 18                            ;
; 13                                              ; 35                            ;
; 14                                              ; 10                            ;
; 15                                              ; 16                            ;
; 16                                              ; 7                             ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.89) ; Number of LABs  (Total = 392) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 15                            ;
; 3                                            ; 7                             ;
; 4                                            ; 7                             ;
; 5                                            ; 10                            ;
; 6                                            ; 6                             ;
; 7                                            ; 10                            ;
; 8                                            ; 21                            ;
; 9                                            ; 29                            ;
; 10                                           ; 27                            ;
; 11                                           ; 25                            ;
; 12                                           ; 9                             ;
; 13                                           ; 8                             ;
; 14                                           ; 4                             ;
; 15                                           ; 20                            ;
; 16                                           ; 8                             ;
; 17                                           ; 15                            ;
; 18                                           ; 13                            ;
; 19                                           ; 18                            ;
; 20                                           ; 32                            ;
; 21                                           ; 22                            ;
; 22                                           ; 19                            ;
; 23                                           ; 20                            ;
; 24                                           ; 19                            ;
; 25                                           ; 13                            ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 7            ; 0            ; 7            ; 0            ; 0            ; 11        ; 7            ; 0            ; 11        ; 11        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 11        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 11           ; 4            ; 11           ; 11           ; 0         ; 4            ; 11           ; 0         ; 0         ; 11           ; 11           ; 11           ; 11           ; 9            ; 11           ; 11           ; 9            ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 11           ; 0         ; 11           ; 11           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; r                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk50_in            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.1               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                         ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_m424:auto_generated|ram_block1a108~portb_address_reg0 ; 0.188             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 6 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "VGA_S"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "videoGen:videoGen1|chargenrom:chargenrom1|ram_char:ram_char1|altsyncram:altsyncram_component|altsyncram_ims3:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: vgaclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vgaController:vgaController1|vcnt1[0] is being clocked by vgaclk
Warning (332060): Node: clk50_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vgaclk is being clocked by clk50_in
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk50_in~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node vgaclk  File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 59
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vgaclk~0 File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 59
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 270 registers into blocks of type Embedded multiplier output
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "keyy[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "keyy[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "keyy[2]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 13% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 0.93 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin reset uses I/O standard 3.3-V LVTTL at 25 File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 9
    Info (169178): Pin clk50_in uses I/O standard 3.3-V LVTTL at 23 File: C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd Line: 8
Info (144001): Generated suppressed messages file C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/output_files/VGA_S.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5556 megabytes
    Info: Processing ended: Fri Oct 28 16:26:43 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/output_files/VGA_S.fit.smsg.


