/*
 * Autogenerated by xlsx-amap2cpp
 * Generated by xlsx-amap2cpp 2023-01-04
 * ../amapgen/amapgen.py --sheetname Sheet1 --csv --baseaddr-decimal --basename-column B --baseaddr-column K --size-column L --start-row 8 --end-row 281 --prefixname MM_NPI_ --baseaddr-offset 0xF6000000 /tmp/everest_addr_map_npi_xrdb.csv
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:

 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */
#define MM_NPI_NPI_NIR_0	0xf6000000
#define MM_NPI_NPI_NIR_0_SIZE	0x10000
#define MM_NPI_NOC_NMU_0	0xf6010000
#define MM_NPI_NOC_NMU_0_SIZE	0x2000
#define MM_NPI_NOC_NMU_1	0xf6012000
#define MM_NPI_NOC_NMU_1_SIZE	0x2000
#define MM_NPI_NOC_NMU_2	0xf6014000
#define MM_NPI_NOC_NMU_2_SIZE	0x2000
#define MM_NPI_NOC_NMU_3	0xf6016000
#define MM_NPI_NOC_NMU_3_SIZE	0xa000
#define MM_NPI_NOC_NSU_0	0xf6020000
#define MM_NPI_NOC_NSU_0_SIZE	0x2000
#define MM_NPI_NOC_NSU_1	0xf6022000
#define MM_NPI_NOC_NSU_1_SIZE	0xe000
#define MM_NPI_NOC_NPS_0	0xf6030000
#define MM_NPI_NOC_NPS_0_SIZE	0x2000
#define MM_NPI_NOC_NPS_1	0xf6032000
#define MM_NPI_NOC_NPS_1_SIZE	0xe000
#define MM_NPI_CMT_DPLL_0	0xf6040000
#define MM_NPI_CMT_DPLL_0_SIZE	0x4000
#define MM_NPI_CMT_MMCM_0	0xf6044000
#define MM_NPI_CMT_MMCM_0_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0	0xf6050000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_NOC_NPS_2	0xf6060000
#define MM_NPI_NOC_NPS_2_SIZE	0x2000
#define MM_NPI_NOC_NPS_3	0xf6062000
#define MM_NPI_NOC_NPS_3_SIZE	0xe000
#define MM_NPI_DDRMC_NOC_0	0xf6070000
#define MM_NPI_DDRMC_NOC_0_SIZE	0x20000
#define MM_NPI_XPHY_COMP_CFG_0	0xf6090000
#define MM_NPI_XPHY_COMP_CFG_0_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_0	0xf6090200
#define MM_NPI_XPIO_IOBPAIR_0_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_1	0xf6090400
#define MM_NPI_XPIO_IOBPAIR_1_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_2	0xf6090600
#define MM_NPI_XPIO_IOBPAIR_2_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_0	0xf6090800
#define MM_NPI_XPIO_VREF_REGISTERS_0_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_1	0xf6091000
#define MM_NPI_XPHY_COMP_CFG_1_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_3	0xf6091200
#define MM_NPI_XPIO_IOBPAIR_3_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_4	0xf6091400
#define MM_NPI_XPIO_IOBPAIR_4_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_5	0xf6091600
#define MM_NPI_XPIO_IOBPAIR_5_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_1	0xf6091800
#define MM_NPI_XPIO_VREF_REGISTERS_1_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_2	0xf6092000
#define MM_NPI_XPHY_COMP_CFG_2_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_6	0xf6092200
#define MM_NPI_XPIO_IOBPAIR_6_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_7	0xf6092400
#define MM_NPI_XPIO_IOBPAIR_7_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_8	0xf6092600
#define MM_NPI_XPIO_IOBPAIR_8_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_2	0xf6092800
#define MM_NPI_XPIO_VREF_REGISTERS_2_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_3	0xf6093000
#define MM_NPI_XPHY_COMP_CFG_3_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_9	0xf6093200
#define MM_NPI_XPIO_IOBPAIR_9_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_10	0xf6093400
#define MM_NPI_XPIO_IOBPAIR_10_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_11	0xf6093600
#define MM_NPI_XPIO_IOBPAIR_11_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_3	0xf6093800
#define MM_NPI_XPIO_VREF_REGISTERS_3_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_4	0xf6094000
#define MM_NPI_XPHY_COMP_CFG_4_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_12	0xf6094200
#define MM_NPI_XPIO_IOBPAIR_12_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_13	0xf6094400
#define MM_NPI_XPIO_IOBPAIR_13_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_14	0xf6094600
#define MM_NPI_XPIO_IOBPAIR_14_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_4	0xf6094800
#define MM_NPI_XPIO_VREF_REGISTERS_4_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_5	0xf6095000
#define MM_NPI_XPHY_COMP_CFG_5_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_15	0xf6095200
#define MM_NPI_XPIO_IOBPAIR_15_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_16	0xf6095400
#define MM_NPI_XPIO_IOBPAIR_16_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_17	0xf6095600
#define MM_NPI_XPIO_IOBPAIR_17_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_5	0xf6095800
#define MM_NPI_XPIO_VREF_REGISTERS_5_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_6	0xf6096000
#define MM_NPI_XPHY_COMP_CFG_6_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_18	0xf6096200
#define MM_NPI_XPIO_IOBPAIR_18_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_19	0xf6096400
#define MM_NPI_XPIO_IOBPAIR_19_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_20	0xf6096600
#define MM_NPI_XPIO_IOBPAIR_20_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_6	0xf6096800
#define MM_NPI_XPIO_VREF_REGISTERS_6_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_7	0xf6097000
#define MM_NPI_XPHY_COMP_CFG_7_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_21	0xf6097200
#define MM_NPI_XPIO_IOBPAIR_21_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_22	0xf6097400
#define MM_NPI_XPIO_IOBPAIR_22_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_23	0xf6097600
#define MM_NPI_XPIO_IOBPAIR_23_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_7	0xf6097800
#define MM_NPI_XPIO_VREF_REGISTERS_7_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_8	0xf6098000
#define MM_NPI_XPHY_COMP_CFG_8_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_24	0xf6098200
#define MM_NPI_XPIO_IOBPAIR_24_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_25	0xf6098400
#define MM_NPI_XPIO_IOBPAIR_25_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_26	0xf6098600
#define MM_NPI_XPIO_IOBPAIR_26_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_8	0xf6098800
#define MM_NPI_XPIO_VREF_REGISTERS_8_SIZE	0x800
#define MM_NPI_CMT_XPLL_0	0xf6099000
#define MM_NPI_CMT_XPLL_0_SIZE	0x400
#define MM_NPI_CMT_XPLL_1	0xf6099400
#define MM_NPI_CMT_XPLL_1_SIZE	0x400
#define MM_NPI_CLK_PLL_AND_PHY_0	0xf6099800
#define MM_NPI_CLK_PLL_AND_PHY_0_SIZE	0x800
#define MM_NPI_XPIO_DCI_COMPONENT_0	0xf609a000
#define MM_NPI_XPIO_DCI_COMPONENT_0_SIZE	0x6000
#define MM_NPI_NOC_NPS_4	0xf60a0000
#define MM_NPI_NOC_NPS_4_SIZE	0x2000
#define MM_NPI_NOC_NPS_5	0xf60a2000
#define MM_NPI_NOC_NPS_5_SIZE	0xe000
#define MM_NPI_CMT_DPLL_1	0xf60b0000
#define MM_NPI_CMT_DPLL_1_SIZE	0x4000
#define MM_NPI_CMT_MMCM_1	0xf60b4000
#define MM_NPI_CMT_MMCM_1_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1	0xf60c0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_1_SIZE	0x10000
#define MM_NPI_NOC_NSU_2	0xf60d0000
#define MM_NPI_NOC_NSU_2_SIZE	0x2000
#define MM_NPI_NOC_NSU_3	0xf60d2000
#define MM_NPI_NOC_NSU_3_SIZE	0xe000
#define MM_NPI_NOC_NMU_4	0xf60e0000
#define MM_NPI_NOC_NMU_4_SIZE	0x2000
#define MM_NPI_NOC_NMU_5	0xf60e2000
#define MM_NPI_NOC_NMU_5_SIZE	0x2000
#define MM_NPI_NOC_NSU_4	0xf60e4000
#define MM_NPI_NOC_NSU_4_SIZE	0x2000
#define MM_NPI_NOC_NSU_5	0xf60e6000
#define MM_NPI_NOC_NSU_5_SIZE	0xa000
#define MM_NPI_NOC_NMU_6	0xf60f0000
#define MM_NPI_NOC_NMU_6_SIZE	0x2000
#define MM_NPI_NOC_NMU_7	0xf60f2000
#define MM_NPI_NOC_NMU_7_SIZE	0x2000
#define MM_NPI_NOC_NMU_8	0xf60f4000
#define MM_NPI_NOC_NMU_8_SIZE	0x2000
#define MM_NPI_NOC_NMU_9	0xf60f6000
#define MM_NPI_NOC_NMU_9_SIZE	0xa000
#define MM_NPI_NOC_NPS_6	0xf6100000
#define MM_NPI_NOC_NPS_6_SIZE	0x2000
#define MM_NPI_NOC_NPS_7	0xf6102000
#define MM_NPI_NOC_NPS_7_SIZE	0xe000
#define MM_NPI_DDRMC_UB_0	0xf6110000
#define MM_NPI_DDRMC_UB_0_SIZE	0x40000
#define MM_NPI_DDRMC_MAIN_0	0xf6150000
#define MM_NPI_DDRMC_MAIN_0_SIZE	0x10000
#define MM_NPI_XPHY_COMP_CFG_9	0xf6160000
#define MM_NPI_XPHY_COMP_CFG_9_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_27	0xf6160200
#define MM_NPI_XPIO_IOBPAIR_27_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_28	0xf6160400
#define MM_NPI_XPIO_IOBPAIR_28_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_29	0xf6160600
#define MM_NPI_XPIO_IOBPAIR_29_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_9	0xf6160800
#define MM_NPI_XPIO_VREF_REGISTERS_9_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_10	0xf6161000
#define MM_NPI_XPHY_COMP_CFG_10_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_30	0xf6161200
#define MM_NPI_XPIO_IOBPAIR_30_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_31	0xf6161400
#define MM_NPI_XPIO_IOBPAIR_31_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_32	0xf6161600
#define MM_NPI_XPIO_IOBPAIR_32_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_10	0xf6161800
#define MM_NPI_XPIO_VREF_REGISTERS_10_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_11	0xf6162000
#define MM_NPI_XPHY_COMP_CFG_11_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_33	0xf6162200
#define MM_NPI_XPIO_IOBPAIR_33_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_34	0xf6162400
#define MM_NPI_XPIO_IOBPAIR_34_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_35	0xf6162600
#define MM_NPI_XPIO_IOBPAIR_35_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_11	0xf6162800
#define MM_NPI_XPIO_VREF_REGISTERS_11_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_12	0xf6163000
#define MM_NPI_XPHY_COMP_CFG_12_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_36	0xf6163200
#define MM_NPI_XPIO_IOBPAIR_36_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_37	0xf6163400
#define MM_NPI_XPIO_IOBPAIR_37_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_38	0xf6163600
#define MM_NPI_XPIO_IOBPAIR_38_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_12	0xf6163800
#define MM_NPI_XPIO_VREF_REGISTERS_12_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_13	0xf6164000
#define MM_NPI_XPHY_COMP_CFG_13_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_39	0xf6164200
#define MM_NPI_XPIO_IOBPAIR_39_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_40	0xf6164400
#define MM_NPI_XPIO_IOBPAIR_40_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_41	0xf6164600
#define MM_NPI_XPIO_IOBPAIR_41_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_13	0xf6164800
#define MM_NPI_XPIO_VREF_REGISTERS_13_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_14	0xf6165000
#define MM_NPI_XPHY_COMP_CFG_14_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_42	0xf6165200
#define MM_NPI_XPIO_IOBPAIR_42_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_43	0xf6165400
#define MM_NPI_XPIO_IOBPAIR_43_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_44	0xf6165600
#define MM_NPI_XPIO_IOBPAIR_44_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_14	0xf6165800
#define MM_NPI_XPIO_VREF_REGISTERS_14_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_15	0xf6166000
#define MM_NPI_XPHY_COMP_CFG_15_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_45	0xf6166200
#define MM_NPI_XPIO_IOBPAIR_45_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_46	0xf6166400
#define MM_NPI_XPIO_IOBPAIR_46_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_47	0xf6166600
#define MM_NPI_XPIO_IOBPAIR_47_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_15	0xf6166800
#define MM_NPI_XPIO_VREF_REGISTERS_15_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_16	0xf6167000
#define MM_NPI_XPHY_COMP_CFG_16_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_48	0xf6167200
#define MM_NPI_XPIO_IOBPAIR_48_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_49	0xf6167400
#define MM_NPI_XPIO_IOBPAIR_49_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_50	0xf6167600
#define MM_NPI_XPIO_IOBPAIR_50_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_16	0xf6167800
#define MM_NPI_XPIO_VREF_REGISTERS_16_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_17	0xf6168000
#define MM_NPI_XPHY_COMP_CFG_17_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_51	0xf6168200
#define MM_NPI_XPIO_IOBPAIR_51_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_52	0xf6168400
#define MM_NPI_XPIO_IOBPAIR_52_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_53	0xf6168600
#define MM_NPI_XPIO_IOBPAIR_53_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_17	0xf6168800
#define MM_NPI_XPIO_VREF_REGISTERS_17_SIZE	0x800
#define MM_NPI_CMT_XPLL_2	0xf6169000
#define MM_NPI_CMT_XPLL_2_SIZE	0x400
#define MM_NPI_CMT_XPLL_3	0xf6169400
#define MM_NPI_CMT_XPLL_3_SIZE	0x400
#define MM_NPI_CLK_PLL_AND_PHY_1	0xf6169800
#define MM_NPI_CLK_PLL_AND_PHY_1_SIZE	0x800
#define MM_NPI_XPIO_DCI_COMPONENT_1	0xf616a000
#define MM_NPI_XPIO_DCI_COMPONENT_1_SIZE	0x6000
#define MM_NPI_NOC_NPS_8	0xf6170000
#define MM_NPI_NOC_NPS_8_SIZE	0x2000
#define MM_NPI_NOC_NPS_9	0xf6172000
#define MM_NPI_NOC_NPS_9_SIZE	0xe000
#define MM_NPI_CMT_DPLL_2	0xf6180000
#define MM_NPI_CMT_DPLL_2_SIZE	0x4000
#define MM_NPI_CMT_MMCM_2	0xf6184000
#define MM_NPI_CMT_MMCM_2_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2	0xf6190000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_2_SIZE	0x10000
#define MM_NPI_AMS_SAT_0	0xf61a0000
#define MM_NPI_AMS_SAT_0_SIZE	0x10000
#define MM_NPI_NOC_NPS_10	0xf61b0000
#define MM_NPI_NOC_NPS_10_SIZE	0x2000
#define MM_NPI_NOC_NPS_11	0xf61b2000
#define MM_NPI_NOC_NPS_11_SIZE	0xe000
#define MM_NPI_XPHY_COMP_CFG_18	0xf61c0000
#define MM_NPI_XPHY_COMP_CFG_18_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_54	0xf61c0200
#define MM_NPI_XPIO_IOBPAIR_54_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_55	0xf61c0400
#define MM_NPI_XPIO_IOBPAIR_55_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_56	0xf61c0600
#define MM_NPI_XPIO_IOBPAIR_56_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_18	0xf61c0800
#define MM_NPI_XPIO_VREF_REGISTERS_18_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_19	0xf61c1000
#define MM_NPI_XPHY_COMP_CFG_19_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_57	0xf61c1200
#define MM_NPI_XPIO_IOBPAIR_57_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_58	0xf61c1400
#define MM_NPI_XPIO_IOBPAIR_58_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_59	0xf61c1600
#define MM_NPI_XPIO_IOBPAIR_59_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_19	0xf61c1800
#define MM_NPI_XPIO_VREF_REGISTERS_19_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_20	0xf61c2000
#define MM_NPI_XPHY_COMP_CFG_20_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_60	0xf61c2200
#define MM_NPI_XPIO_IOBPAIR_60_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_61	0xf61c2400
#define MM_NPI_XPIO_IOBPAIR_61_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_62	0xf61c2600
#define MM_NPI_XPIO_IOBPAIR_62_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_20	0xf61c2800
#define MM_NPI_XPIO_VREF_REGISTERS_20_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_21	0xf61c3000
#define MM_NPI_XPHY_COMP_CFG_21_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_63	0xf61c3200
#define MM_NPI_XPIO_IOBPAIR_63_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_64	0xf61c3400
#define MM_NPI_XPIO_IOBPAIR_64_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_65	0xf61c3600
#define MM_NPI_XPIO_IOBPAIR_65_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_21	0xf61c3800
#define MM_NPI_XPIO_VREF_REGISTERS_21_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_22	0xf61c4000
#define MM_NPI_XPHY_COMP_CFG_22_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_66	0xf61c4200
#define MM_NPI_XPIO_IOBPAIR_66_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_67	0xf61c4400
#define MM_NPI_XPIO_IOBPAIR_67_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_68	0xf61c4600
#define MM_NPI_XPIO_IOBPAIR_68_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_22	0xf61c4800
#define MM_NPI_XPIO_VREF_REGISTERS_22_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_23	0xf61c5000
#define MM_NPI_XPHY_COMP_CFG_23_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_69	0xf61c5200
#define MM_NPI_XPIO_IOBPAIR_69_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_70	0xf61c5400
#define MM_NPI_XPIO_IOBPAIR_70_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_71	0xf61c5600
#define MM_NPI_XPIO_IOBPAIR_71_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_23	0xf61c5800
#define MM_NPI_XPIO_VREF_REGISTERS_23_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_24	0xf61c6000
#define MM_NPI_XPHY_COMP_CFG_24_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_72	0xf61c6200
#define MM_NPI_XPIO_IOBPAIR_72_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_73	0xf61c6400
#define MM_NPI_XPIO_IOBPAIR_73_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_74	0xf61c6600
#define MM_NPI_XPIO_IOBPAIR_74_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_24	0xf61c6800
#define MM_NPI_XPIO_VREF_REGISTERS_24_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_25	0xf61c7000
#define MM_NPI_XPHY_COMP_CFG_25_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_75	0xf61c7200
#define MM_NPI_XPIO_IOBPAIR_75_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_76	0xf61c7400
#define MM_NPI_XPIO_IOBPAIR_76_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_77	0xf61c7600
#define MM_NPI_XPIO_IOBPAIR_77_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_25	0xf61c7800
#define MM_NPI_XPIO_VREF_REGISTERS_25_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_26	0xf61c8000
#define MM_NPI_XPHY_COMP_CFG_26_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_78	0xf61c8200
#define MM_NPI_XPIO_IOBPAIR_78_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_79	0xf61c8400
#define MM_NPI_XPIO_IOBPAIR_79_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_80	0xf61c8600
#define MM_NPI_XPIO_IOBPAIR_80_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_26	0xf61c8800
#define MM_NPI_XPIO_VREF_REGISTERS_26_SIZE	0x800
#define MM_NPI_CMT_XPLL_4	0xf61c9000
#define MM_NPI_CMT_XPLL_4_SIZE	0x400
#define MM_NPI_CMT_XPLL_5	0xf61c9400
#define MM_NPI_CMT_XPLL_5_SIZE	0x400
#define MM_NPI_CLK_PLL_AND_PHY_2	0xf61c9800
#define MM_NPI_CLK_PLL_AND_PHY_2_SIZE	0x800
#define MM_NPI_XPIO_DCI_COMPONENT_2	0xf61ca000
#define MM_NPI_XPIO_DCI_COMPONENT_2_SIZE	0x6000
#define MM_NPI_NOC_NPS_12	0xf61d0000
#define MM_NPI_NOC_NPS_12_SIZE	0x2000
#define MM_NPI_NOC_NPS_13	0xf61d2000
#define MM_NPI_NOC_NPS_13_SIZE	0x2000
#define MM_NPI_NOC_NPS_14	0xf61d4000
#define MM_NPI_NOC_NPS_14_SIZE	0xc000
#define MM_NPI_CMT_DPLL_3	0xf61e0000
#define MM_NPI_CMT_DPLL_3_SIZE	0x4000
#define MM_NPI_CMT_MMCM_3	0xf61e4000
#define MM_NPI_CMT_MMCM_3_SIZE	0xc000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3	0xf61f0000
#define MM_NPI_CLK_REBUF_BUFGS_HSR_CORE_3_SIZE	0x10000
#define MM_NPI_NOC_NPS_15	0xf6200000
#define MM_NPI_NOC_NPS_15_SIZE	0x2000
#define MM_NPI_NOC_NPS_16	0xf6202000
#define MM_NPI_NOC_NPS_16_SIZE	0x2000
#define MM_NPI_NOC_NPS_17	0xf6204000
#define MM_NPI_NOC_NPS_17_SIZE	0xc000
#define MM_NPI_AMS_SAT_1	0xf6210000
#define MM_NPI_AMS_SAT_1_SIZE	0x10000
#define MM_NPI_XPHY_COMP_CFG_27	0xf6220000
#define MM_NPI_XPHY_COMP_CFG_27_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_81	0xf6220200
#define MM_NPI_XPIO_IOBPAIR_81_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_82	0xf6220400
#define MM_NPI_XPIO_IOBPAIR_82_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_83	0xf6220600
#define MM_NPI_XPIO_IOBPAIR_83_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_27	0xf6220800
#define MM_NPI_XPIO_VREF_REGISTERS_27_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_28	0xf6221000
#define MM_NPI_XPHY_COMP_CFG_28_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_84	0xf6221200
#define MM_NPI_XPIO_IOBPAIR_84_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_85	0xf6221400
#define MM_NPI_XPIO_IOBPAIR_85_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_86	0xf6221600
#define MM_NPI_XPIO_IOBPAIR_86_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_28	0xf6221800
#define MM_NPI_XPIO_VREF_REGISTERS_28_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_29	0xf6222000
#define MM_NPI_XPHY_COMP_CFG_29_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_87	0xf6222200
#define MM_NPI_XPIO_IOBPAIR_87_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_88	0xf6222400
#define MM_NPI_XPIO_IOBPAIR_88_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_89	0xf6222600
#define MM_NPI_XPIO_IOBPAIR_89_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_29	0xf6222800
#define MM_NPI_XPIO_VREF_REGISTERS_29_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_30	0xf6223000
#define MM_NPI_XPHY_COMP_CFG_30_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_90	0xf6223200
#define MM_NPI_XPIO_IOBPAIR_90_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_91	0xf6223400
#define MM_NPI_XPIO_IOBPAIR_91_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_92	0xf6223600
#define MM_NPI_XPIO_IOBPAIR_92_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_30	0xf6223800
#define MM_NPI_XPIO_VREF_REGISTERS_30_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_31	0xf6224000
#define MM_NPI_XPHY_COMP_CFG_31_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_93	0xf6224200
#define MM_NPI_XPIO_IOBPAIR_93_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_94	0xf6224400
#define MM_NPI_XPIO_IOBPAIR_94_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_95	0xf6224600
#define MM_NPI_XPIO_IOBPAIR_95_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_31	0xf6224800
#define MM_NPI_XPIO_VREF_REGISTERS_31_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_32	0xf6225000
#define MM_NPI_XPHY_COMP_CFG_32_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_96	0xf6225200
#define MM_NPI_XPIO_IOBPAIR_96_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_97	0xf6225400
#define MM_NPI_XPIO_IOBPAIR_97_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_98	0xf6225600
#define MM_NPI_XPIO_IOBPAIR_98_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_32	0xf6225800
#define MM_NPI_XPIO_VREF_REGISTERS_32_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_33	0xf6226000
#define MM_NPI_XPHY_COMP_CFG_33_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_99	0xf6226200
#define MM_NPI_XPIO_IOBPAIR_99_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_100	0xf6226400
#define MM_NPI_XPIO_IOBPAIR_100_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_101	0xf6226600
#define MM_NPI_XPIO_IOBPAIR_101_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_33	0xf6226800
#define MM_NPI_XPIO_VREF_REGISTERS_33_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_34	0xf6227000
#define MM_NPI_XPHY_COMP_CFG_34_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_102	0xf6227200
#define MM_NPI_XPIO_IOBPAIR_102_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_103	0xf6227400
#define MM_NPI_XPIO_IOBPAIR_103_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_104	0xf6227600
#define MM_NPI_XPIO_IOBPAIR_104_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_34	0xf6227800
#define MM_NPI_XPIO_VREF_REGISTERS_34_SIZE	0x800
#define MM_NPI_XPHY_COMP_CFG_35	0xf6228000
#define MM_NPI_XPHY_COMP_CFG_35_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_105	0xf6228200
#define MM_NPI_XPIO_IOBPAIR_105_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_106	0xf6228400
#define MM_NPI_XPIO_IOBPAIR_106_SIZE	0x200
#define MM_NPI_XPIO_IOBPAIR_107	0xf6228600
#define MM_NPI_XPIO_IOBPAIR_107_SIZE	0x200
#define MM_NPI_XPIO_VREF_REGISTERS_35	0xf6228800
#define MM_NPI_XPIO_VREF_REGISTERS_35_SIZE	0x800
#define MM_NPI_CMT_XPLL_6	0xf6229000
#define MM_NPI_CMT_XPLL_6_SIZE	0x400
#define MM_NPI_CMT_XPLL_7	0xf6229400
#define MM_NPI_CMT_XPLL_7_SIZE	0x400
#define MM_NPI_CLK_PLL_AND_PHY_3	0xf6229800
#define MM_NPI_CLK_PLL_AND_PHY_3_SIZE	0x800
#define MM_NPI_XPIO_DCI_COMPONENT_3	0xf622a000
#define MM_NPI_XPIO_DCI_COMPONENT_3_SIZE	0x6000
#define MM_NPI_NOC_NMU_10	0xf6230000
#define MM_NPI_NOC_NMU_10_SIZE	0x2000
#define MM_NPI_NOC_NSU_6	0xf6232000
#define MM_NPI_NOC_NSU_6_SIZE	0x2000
#define MM_NPI_NOC_NPS_18	0xf6234000
#define MM_NPI_NOC_NPS_18_SIZE	0x2000
#define MM_NPI_NOC_NPS_19	0xf6236000
#define MM_NPI_NOC_NPS_19_SIZE	0xa000
#define MM_NPI_AMS_SAT_2	0xf6240000
#define MM_NPI_AMS_SAT_2_SIZE	0x10000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0	0xf6250000
#define MM_NPI_CLK_VERT_TO_HSR_CORE_0_SIZE	0x10000
#define MM_NPI_NOC_NMU_11	0xf6260000
#define MM_NPI_NOC_NMU_11_SIZE	0x2000
#define MM_NPI_NOC_NSU_7	0xf6262000
#define MM_NPI_NOC_NSU_7_SIZE	0x2000
#define MM_NPI_NOC_NPS_20	0xf6264000
#define MM_NPI_NOC_NPS_20_SIZE	0x2000
#define MM_NPI_NOC_NPS_21	0xf6266000
#define MM_NPI_NOC_NPS_21_SIZE	0xa000
#define MM_NPI_CLK_REBUF_VERT_CORE_0	0xf6270000
#define MM_NPI_CLK_REBUF_VERT_CORE_0_SIZE	0x10000
#define MM_NPI_CLK_VNOC_PS_CORE_0	0xf6280000
#define MM_NPI_CLK_VNOC_PS_CORE_0_SIZE	0x10000
#define MM_NPI_NOC_NPS_22	0xf6290000
#define MM_NPI_NOC_NPS_22_SIZE	0x2000
#define MM_NPI_NOC_NPS_23	0xf6292000
#define MM_NPI_NOC_NPS_23_SIZE	0xe000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_0	0xf62a0000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_0_SIZE	0x10000
#define MM_NPI_AMS_SAT_3	0xf62b0000
#define MM_NPI_AMS_SAT_3_SIZE	0x10000
#define MM_NPI_NOC_NPS_24	0xf62c0000
#define MM_NPI_NOC_NPS_24_SIZE	0x2000
#define MM_NPI_NOC_NPS_25	0xf62c2000
#define MM_NPI_NOC_NPS_25_SIZE	0xe000
#define MM_NPI_NOC_NMU_12	0xf62d0000
#define MM_NPI_NOC_NMU_12_SIZE	0x2000
#define MM_NPI_NOC_NSU_8	0xf62d2000
#define MM_NPI_NOC_NSU_8_SIZE	0xe000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_1	0xf62e0000
#define MM_NPI_CLK_REBUF_HSR_ME_TNOC_CORE_1_SIZE	0x10000
#define MM_NPI_AMS_SAT_4	0xf62f0000
#define MM_NPI_AMS_SAT_4_SIZE	0x10000
#define MM_NPI_AIE2_NPI_0	0xf6300000
#define MM_NPI_AIE2_NPI_0_SIZE	0x10000
#define MM_NPI_NOC_NMU_13	0xf6310000
#define MM_NPI_NOC_NMU_13_SIZE	0x2000
#define MM_NPI_NOC_NSU_9	0xf6312000
#define MM_NPI_NOC_NSU_9_SIZE	0xdfff
