<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r500_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r500_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __R500_REG_H__</span>
<span class="cp">#define __R500_REG_H__</span>

<span class="cm">/* pipe config regs */</span>
<span class="cp">#define R300_GA_POLY_MODE				0x4288</span>
<span class="cp">#       define R300_FRONT_PTYPE_POINT                   (0 &lt;&lt; 4)</span>
<span class="cp">#       define R300_FRONT_PTYPE_LINE                    (1 &lt;&lt; 4)</span>
<span class="cp">#       define R300_FRONT_PTYPE_TRIANGE                 (2 &lt;&lt; 4)</span>
<span class="cp">#       define R300_BACK_PTYPE_POINT                    (0 &lt;&lt; 7)</span>
<span class="cp">#       define R300_BACK_PTYPE_LINE                     (1 &lt;&lt; 7)</span>
<span class="cp">#       define R300_BACK_PTYPE_TRIANGE                  (2 &lt;&lt; 7)</span>
<span class="cp">#define R300_GA_ROUND_MODE				0x428c</span>
<span class="cp">#       define R300_GEOMETRY_ROUND_TRUNC                (0 &lt;&lt; 0)</span>
<span class="cp">#       define R300_GEOMETRY_ROUND_NEAREST              (1 &lt;&lt; 0)</span>
<span class="cp">#       define R300_COLOR_ROUND_TRUNC                   (0 &lt;&lt; 2)</span>
<span class="cp">#       define R300_COLOR_ROUND_NEAREST                 (1 &lt;&lt; 2)</span>
<span class="cp">#define R300_GB_MSPOS0				        0x4010</span>
<span class="cp">#       define R300_MS_X0_SHIFT                         0</span>
<span class="cp">#       define R300_MS_Y0_SHIFT                         4</span>
<span class="cp">#       define R300_MS_X1_SHIFT                         8</span>
<span class="cp">#       define R300_MS_Y1_SHIFT                         12</span>
<span class="cp">#       define R300_MS_X2_SHIFT                         16</span>
<span class="cp">#       define R300_MS_Y2_SHIFT                         20</span>
<span class="cp">#       define R300_MSBD0_Y_SHIFT                       24</span>
<span class="cp">#       define R300_MSBD0_X_SHIFT                       28</span>
<span class="cp">#define R300_GB_MSPOS1				        0x4014</span>
<span class="cp">#       define R300_MS_X3_SHIFT                         0</span>
<span class="cp">#       define R300_MS_Y3_SHIFT                         4</span>
<span class="cp">#       define R300_MS_X4_SHIFT                         8</span>
<span class="cp">#       define R300_MS_Y4_SHIFT                         12</span>
<span class="cp">#       define R300_MS_X5_SHIFT                         16</span>
<span class="cp">#       define R300_MS_Y5_SHIFT                         20</span>
<span class="cp">#       define R300_MSBD1_SHIFT                         24</span>

<span class="cp">#define R300_GA_ENHANCE				        0x4274</span>
<span class="cp">#       define R300_GA_DEADLOCK_CNTL                    (1 &lt;&lt; 0)</span>
<span class="cp">#       define R300_GA_FASTSYNC_CNTL                    (1 &lt;&lt; 1)</span>
<span class="cp">#define R300_RB3D_DSTCACHE_CTLSTAT              0x4e4c</span>
<span class="cp">#	define R300_RB3D_DC_FLUSH		(2 &lt;&lt; 0)</span>
<span class="cp">#	define R300_RB3D_DC_FREE		(2 &lt;&lt; 2)</span>
<span class="cp">#	define R300_RB3D_DC_FINISH		(1 &lt;&lt; 4)</span>
<span class="cp">#define R300_RB3D_ZCACHE_CTLSTAT			0x4f18</span>
<span class="cp">#       define R300_ZC_FLUSH                            (1 &lt;&lt; 0)</span>
<span class="cp">#       define R300_ZC_FREE                             (1 &lt;&lt; 1)</span>
<span class="cp">#       define R300_ZC_FLUSH_ALL                        0x3</span>
<span class="cp">#define R400_GB_PIPE_SELECT             0x402c</span>
<span class="cp">#define R500_DYN_SCLK_PWMEM_PIPE        0x000d </span><span class="cm">/* PLL */</span><span class="cp"></span>
<span class="cp">#define R500_SU_REG_DEST                0x42c8</span>
<span class="cp">#define R300_GB_TILE_CONFIG             0x4018</span>
<span class="cp">#       define R300_ENABLE_TILING       (1 &lt;&lt; 0)</span>
<span class="cp">#       define R300_PIPE_COUNT_RV350    (0 &lt;&lt; 1)</span>
<span class="cp">#       define R300_PIPE_COUNT_R300     (3 &lt;&lt; 1)</span>
<span class="cp">#       define R300_PIPE_COUNT_R420_3P  (6 &lt;&lt; 1)</span>
<span class="cp">#       define R300_PIPE_COUNT_R420     (7 &lt;&lt; 1)</span>
<span class="cp">#       define R300_TILE_SIZE_8         (0 &lt;&lt; 4)</span>
<span class="cp">#       define R300_TILE_SIZE_16        (1 &lt;&lt; 4)</span>
<span class="cp">#       define R300_TILE_SIZE_32        (2 &lt;&lt; 4)</span>
<span class="cp">#       define R300_SUBPIXEL_1_12       (0 &lt;&lt; 16)</span>
<span class="cp">#       define R300_SUBPIXEL_1_16       (1 &lt;&lt; 16)</span>
<span class="cp">#define R300_DST_PIPE_CONFIG            0x170c</span>
<span class="cp">#       define R300_PIPE_AUTO_CONFIG    (1 &lt;&lt; 31)</span>
<span class="cp">#define R300_RB2D_DSTCACHE_MODE         0x3428</span>
<span class="cp">#       define R300_DC_AUTOFLUSH_ENABLE (1 &lt;&lt; 8)</span>
<span class="cp">#       define R300_DC_DC_DISABLE_IGNORE_PE (1 &lt;&lt; 17)</span>

<span class="cp">#define RADEON_CP_STAT		0x7C0</span>
<span class="cp">#define RADEON_RBBM_CMDFIFO_ADDR	0xE70</span>
<span class="cp">#define RADEON_RBBM_CMDFIFO_DATA	0xE74</span>
<span class="cp">#define RADEON_ISYNC_CNTL		0x1724</span>
<span class="cp">#	define RADEON_ISYNC_ANY2D_IDLE3D	(1 &lt;&lt; 0)</span>
<span class="cp">#	define RADEON_ISYNC_ANY3D_IDLE2D	(1 &lt;&lt; 1)</span>
<span class="cp">#	define RADEON_ISYNC_TRIG2D_IDLE3D	(1 &lt;&lt; 2)</span>
<span class="cp">#	define RADEON_ISYNC_TRIG3D_IDLE2D	(1 &lt;&lt; 3)</span>
<span class="cp">#	define RADEON_ISYNC_WAIT_IDLEGUI	(1 &lt;&lt; 4)</span>
<span class="cp">#	define RADEON_ISYNC_CPSCRATCH_IDLEGUI	(1 &lt;&lt; 5)</span>

<span class="cp">#define RS480_NB_MC_INDEX               0x168</span>
<span class="cp">#	define RS480_NB_MC_IND_WR_EN	(1 &lt;&lt; 8)</span>
<span class="cp">#define RS480_NB_MC_DATA                0x16c</span>

<span class="cm">/*</span>
<span class="cm"> * RS690</span>
<span class="cm"> */</span>
<span class="cp">#define RS690_MCCFG_FB_LOCATION		0x100</span>
<span class="cp">#define		RS690_MC_FB_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RS690_MC_FB_START_SHIFT		0</span>
<span class="cp">#define		RS690_MC_FB_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RS690_MC_FB_TOP_SHIFT		16</span>
<span class="cp">#define RS690_MCCFG_AGP_LOCATION	0x101</span>
<span class="cp">#define		RS690_MC_AGP_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RS690_MC_AGP_START_SHIFT	0</span>
<span class="cp">#define		RS690_MC_AGP_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RS690_MC_AGP_TOP_SHIFT		16</span>
<span class="cp">#define RS690_MCCFG_AGP_BASE		0x102</span>
<span class="cp">#define RS690_MCCFG_AGP_BASE_2		0x103</span>
<span class="cp">#define RS690_MC_INIT_MISC_LAT_TIMER            0x104</span>
<span class="cp">#define RS690_HDP_FB_LOCATION		0x0134</span>
<span class="cp">#define RS690_MC_INDEX				0x78</span>
<span class="cp">#	define RS690_MC_INDEX_MASK		0x1ff</span>
<span class="cp">#	define RS690_MC_INDEX_WR_EN		(1 &lt;&lt; 9)</span>
<span class="cp">#	define RS690_MC_INDEX_WR_ACK		0x7f</span>
<span class="cp">#define RS690_MC_DATA				0x7c</span>
<span class="cp">#define RS690_MC_STATUS                         0x90</span>
<span class="cp">#define RS690_MC_STATUS_IDLE                    (1 &lt;&lt; 0)</span>
<span class="cp">#define RS480_AGP_BASE_2		0x0164</span>
<span class="cp">#define RS480_MC_MISC_CNTL              0x18</span>
<span class="cp">#	define RS480_DISABLE_GTW	(1 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_GART_INDEX_REG_EN	(1 &lt;&lt; 12)</span>
<span class="cp">#	define RS690_BLOCK_GFX_D3_EN	(1 &lt;&lt; 14)</span>
<span class="cp">#define RS480_GART_FEATURE_ID           0x2b</span>
<span class="cp">#	define RS480_HANG_EN	        (1 &lt;&lt; 11)</span>
<span class="cp">#	define RS480_TLB_ENABLE	        (1 &lt;&lt; 18)</span>
<span class="cp">#	define RS480_P2P_ENABLE	        (1 &lt;&lt; 19)</span>
<span class="cp">#	define RS480_GTW_LAC_EN	        (1 &lt;&lt; 25)</span>
<span class="cp">#	define RS480_2LEVEL_GART	(0 &lt;&lt; 30)</span>
<span class="cp">#	define RS480_1LEVEL_GART	(1 &lt;&lt; 30)</span>
<span class="cp">#	define RS480_PDC_EN	        (1 &lt;&lt; 31)</span>
<span class="cp">#define RS480_GART_BASE                 0x2c</span>
<span class="cp">#define RS480_GART_CACHE_CNTRL          0x2e</span>
<span class="cp">#	define RS480_GART_CACHE_INVALIDATE (1 &lt;&lt; 0) </span><span class="cm">/* wait for it to clear */</span><span class="cp"></span>
<span class="cp">#define RS480_AGP_ADDRESS_SPACE_SIZE    0x38</span>
<span class="cp">#	define RS480_GART_EN	        (1 &lt;&lt; 0)</span>
<span class="cp">#	define RS480_VA_SIZE_32MB	(0 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_64MB	(1 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_128MB	(2 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_256MB	(3 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_512MB	(4 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_1GB	(5 &lt;&lt; 1)</span>
<span class="cp">#	define RS480_VA_SIZE_2GB	(6 &lt;&lt; 1)</span>
<span class="cp">#define RS480_AGP_MODE_CNTL             0x39</span>
<span class="cp">#	define RS480_POST_GART_Q_SIZE	(1 &lt;&lt; 18)</span>
<span class="cp">#	define RS480_NONGART_SNOOP	(1 &lt;&lt; 19)</span>
<span class="cp">#	define RS480_AGP_RD_BUF_SIZE	(1 &lt;&lt; 20)</span>
<span class="cp">#	define RS480_REQ_TYPE_SNOOP_SHIFT 22</span>
<span class="cp">#	define RS480_REQ_TYPE_SNOOP_MASK  0x3</span>
<span class="cp">#	define RS480_REQ_TYPE_SNOOP_DIS	(1 &lt;&lt; 24)</span>

<span class="cp">#define RS690_AIC_CTRL_SCRATCH		0x3A</span>
<span class="cp">#	define RS690_DIS_OUT_OF_PCI_GART_ACCESS	(1 &lt;&lt; 1)</span>

<span class="cm">/*</span>
<span class="cm"> * RS600</span>
<span class="cm"> */</span>
<span class="cp">#define RS600_MC_STATUS                         0x0</span>
<span class="cp">#define RS600_MC_STATUS_IDLE                    (1 &lt;&lt; 0)</span>
<span class="cp">#define RS600_MC_INDEX                          0x70</span>
<span class="cp">#       define RS600_MC_ADDR_MASK               0xffff</span>
<span class="cp">#       define RS600_MC_IND_SEQ_RBS_0           (1 &lt;&lt; 16)</span>
<span class="cp">#       define RS600_MC_IND_SEQ_RBS_1           (1 &lt;&lt; 17)</span>
<span class="cp">#       define RS600_MC_IND_SEQ_RBS_2           (1 &lt;&lt; 18)</span>
<span class="cp">#       define RS600_MC_IND_SEQ_RBS_3           (1 &lt;&lt; 19)</span>
<span class="cp">#       define RS600_MC_IND_AIC_RBS             (1 &lt;&lt; 20)</span>
<span class="cp">#       define RS600_MC_IND_CITF_ARB0           (1 &lt;&lt; 21)</span>
<span class="cp">#       define RS600_MC_IND_CITF_ARB1           (1 &lt;&lt; 22)</span>
<span class="cp">#       define RS600_MC_IND_WR_EN               (1 &lt;&lt; 23)</span>
<span class="cp">#define RS600_MC_DATA                           0x74</span>
<span class="cp">#define RS600_MC_STATUS                         0x0</span>
<span class="cp">#       define RS600_MC_IDLE                    (1 &lt;&lt; 1)</span>
<span class="cp">#define RS600_MC_FB_LOCATION                    0x4</span>
<span class="cp">#define		RS600_MC_FB_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RS600_MC_FB_START_SHIFT		0</span>
<span class="cp">#define		RS600_MC_FB_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RS600_MC_FB_TOP_SHIFT		16</span>
<span class="cp">#define RS600_MC_AGP_LOCATION                   0x5</span>
<span class="cp">#define		RS600_MC_AGP_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RS600_MC_AGP_START_SHIFT	0</span>
<span class="cp">#define		RS600_MC_AGP_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RS600_MC_AGP_TOP_SHIFT		16</span>
<span class="cp">#define RS600_MC_AGP_BASE                          0x6</span>
<span class="cp">#define RS600_MC_AGP_BASE_2                        0x7</span>
<span class="cp">#define RS600_MC_CNTL1                          0x9</span>
<span class="cp">#       define RS600_ENABLE_PAGE_TABLES         (1 &lt;&lt; 26)</span>
<span class="cp">#define RS600_MC_PT0_CNTL                       0x100</span>
<span class="cp">#       define RS600_ENABLE_PT                  (1 &lt;&lt; 0)</span>
<span class="cp">#       define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) &lt;&lt; 15)</span>
<span class="cp">#       define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) &lt;&lt; 21)</span>
<span class="cp">#       define RS600_INVALIDATE_ALL_L1_TLBS     (1 &lt;&lt; 28)</span>
<span class="cp">#       define RS600_INVALIDATE_L2_CACHE        (1 &lt;&lt; 29)</span>
<span class="cp">#define RS600_MC_PT0_CONTEXT0_CNTL              0x102</span>
<span class="cp">#       define RS600_ENABLE_PAGE_TABLE          (1 &lt;&lt; 0)</span>
<span class="cp">#       define RS600_PAGE_TABLE_TYPE_FLAT       (0 &lt;&lt; 1)</span>
<span class="cp">#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR   0x112</span>
<span class="cp">#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR  0x114</span>
<span class="cp">#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c</span>
<span class="cp">#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR    0x12c</span>
<span class="cp">#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR   0x13c</span>
<span class="cp">#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR     0x14c</span>
<span class="cp">#define RS600_MC_PT0_CLIENT0_CNTL               0x16c</span>
<span class="cp">#       define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE       (1 &lt;&lt; 0)</span>
<span class="cp">#       define RS600_TRANSLATION_MODE_OVERRIDE              (1 &lt;&lt; 1)</span>
<span class="cp">#       define RS600_SYSTEM_ACCESS_MODE_MASK                (3 &lt;&lt; 8)</span>
<span class="cp">#       define RS600_SYSTEM_ACCESS_MODE_PA_ONLY             (0 &lt;&lt; 8)</span>
<span class="cp">#       define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP         (1 &lt;&lt; 8)</span>
<span class="cp">#       define RS600_SYSTEM_ACCESS_MODE_IN_SYS              (2 &lt;&lt; 8)</span>
<span class="cp">#       define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS          (3 &lt;&lt; 8)</span>
<span class="cp">#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH        (0 &lt;&lt; 10)</span>
<span class="cp">#       define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE       (1 &lt;&lt; 10)</span>
<span class="cp">#       define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) &lt;&lt; 11)</span>
<span class="cp">#       define RS600_ENABLE_FRAGMENT_PROCESSING (1 &lt;&lt; 14)</span>
<span class="cp">#       define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) &lt;&lt; 15)</span>
<span class="cp">#       define RS600_INVALIDATE_L1_TLB          (1 &lt;&lt; 20)</span>
<span class="cm">/* rs600/rs690/rs740 */</span>
<span class="cp">#	define RS600_BUS_MASTER_DIS		(1 &lt;&lt; 14)</span>
<span class="cp">#	define RS600_MSI_REARM		        (1 &lt;&lt; 20)</span>
<span class="cm">/* see RS400_MSI_REARM in AIC_CNTL for rs480 */</span>



<span class="cp">#define RV515_MC_FB_LOCATION		0x01</span>
<span class="cp">#define		RV515_MC_FB_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RV515_MC_FB_START_SHIFT		0</span>
<span class="cp">#define		RV515_MC_FB_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RV515_MC_FB_TOP_SHIFT		16</span>
<span class="cp">#define RV515_MC_AGP_LOCATION		0x02</span>
<span class="cp">#define		RV515_MC_AGP_START_MASK		0x0000FFFF</span>
<span class="cp">#define		RV515_MC_AGP_START_SHIFT	0</span>
<span class="cp">#define		RV515_MC_AGP_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		RV515_MC_AGP_TOP_SHIFT		16</span>
<span class="cp">#define RV515_MC_AGP_BASE		0x03</span>
<span class="cp">#define RV515_MC_AGP_BASE_2		0x04</span>

<span class="cp">#define R520_MC_FB_LOCATION		0x04</span>
<span class="cp">#define		R520_MC_FB_START_MASK		0x0000FFFF</span>
<span class="cp">#define		R520_MC_FB_START_SHIFT		0</span>
<span class="cp">#define		R520_MC_FB_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		R520_MC_FB_TOP_SHIFT		16</span>
<span class="cp">#define R520_MC_AGP_LOCATION		0x05</span>
<span class="cp">#define		R520_MC_AGP_START_MASK		0x0000FFFF</span>
<span class="cp">#define		R520_MC_AGP_START_SHIFT		0</span>
<span class="cp">#define		R520_MC_AGP_TOP_MASK		0xFFFF0000</span>
<span class="cp">#define		R520_MC_AGP_TOP_SHIFT		16</span>
<span class="cp">#define R520_MC_AGP_BASE		0x06</span>
<span class="cp">#define R520_MC_AGP_BASE_2		0x07</span>


<span class="cp">#define AVIVO_MC_INDEX						0x0070</span>
<span class="cp">#define R520_MC_STATUS 0x00</span>
<span class="cp">#define R520_MC_STATUS_IDLE (1&lt;&lt;1)</span>
<span class="cp">#define RV515_MC_STATUS 0x08</span>
<span class="cp">#define RV515_MC_STATUS_IDLE (1&lt;&lt;4)</span>
<span class="cp">#define RV515_MC_INIT_MISC_LAT_TIMER            0x09</span>
<span class="cp">#define AVIVO_MC_DATA						0x0074</span>

<span class="cp">#define R520_MC_IND_INDEX 0x70</span>
<span class="cp">#define R520_MC_IND_WR_EN (1 &lt;&lt; 24)</span>
<span class="cp">#define R520_MC_IND_DATA  0x74</span>

<span class="cp">#define RV515_MC_CNTL          0x5</span>
<span class="cp">#	define RV515_MEM_NUM_CHANNELS_MASK  0x3</span>
<span class="cp">#define R520_MC_CNTL0          0x8</span>
<span class="cp">#	define R520_MEM_NUM_CHANNELS_MASK  (0x3 &lt;&lt; 24)</span>
<span class="cp">#	define R520_MEM_NUM_CHANNELS_SHIFT  24</span>
<span class="cp">#	define R520_MC_CHANNEL_SIZE  (1 &lt;&lt; 23)</span>

<span class="cp">#define AVIVO_CP_DYN_CNTL                              0x000f </span><span class="cm">/* PLL */</span><span class="cp"></span>
<span class="cp">#       define AVIVO_CP_FORCEON                        (1 &lt;&lt; 0)</span>
<span class="cp">#define AVIVO_E2_DYN_CNTL                              0x0011 </span><span class="cm">/* PLL */</span><span class="cp"></span>
<span class="cp">#       define AVIVO_E2_FORCEON                        (1 &lt;&lt; 0)</span>
<span class="cp">#define AVIVO_IDCT_DYN_CNTL                            0x0013 </span><span class="cm">/* PLL */</span><span class="cp"></span>
<span class="cp">#       define AVIVO_IDCT_FORCEON                      (1 &lt;&lt; 0)</span>

<span class="cp">#define AVIVO_HDP_FB_LOCATION 0x134</span>

<span class="cp">#define AVIVO_VGA_RENDER_CONTROL				0x0300</span>
<span class="cp">#       define AVIVO_VGA_VSTATUS_CNTL_MASK                      (3 &lt;&lt; 16)</span>
<span class="cp">#define AVIVO_D1VGA_CONTROL					0x0330</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_MODE_ENABLE (1&lt;&lt;0)</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_TIMING_SELECT (1&lt;&lt;8)</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_SYNC_POLARITY_SELECT (1&lt;&lt;9)</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_OVERSCAN_TIMING_SELECT (1&lt;&lt;10)</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_OVERSCAN_COLOR_EN (1&lt;&lt;16)</span>
<span class="cp">#       define AVIVO_DVGA_CONTROL_ROTATE (1&lt;&lt;24)</span>
<span class="cp">#define AVIVO_D2VGA_CONTROL					0x0338</span>

<span class="cp">#define AVIVO_EXT1_PPLL_REF_DIV_SRC                             0x400</span>
<span class="cp">#define AVIVO_EXT1_PPLL_REF_DIV                                 0x404</span>
<span class="cp">#define AVIVO_EXT1_PPLL_UPDATE_LOCK                             0x408</span>
<span class="cp">#define AVIVO_EXT1_PPLL_UPDATE_CNTL                             0x40c</span>

<span class="cp">#define AVIVO_EXT2_PPLL_REF_DIV_SRC                             0x410</span>
<span class="cp">#define AVIVO_EXT2_PPLL_REF_DIV                                 0x414</span>
<span class="cp">#define AVIVO_EXT2_PPLL_UPDATE_LOCK                             0x418</span>
<span class="cp">#define AVIVO_EXT2_PPLL_UPDATE_CNTL                             0x41c</span>

<span class="cp">#define AVIVO_EXT1_PPLL_FB_DIV                                   0x430</span>
<span class="cp">#define AVIVO_EXT2_PPLL_FB_DIV                                   0x434</span>

<span class="cp">#define AVIVO_EXT1_PPLL_POST_DIV_SRC                                 0x438</span>
<span class="cp">#define AVIVO_EXT1_PPLL_POST_DIV                                     0x43c</span>

<span class="cp">#define AVIVO_EXT2_PPLL_POST_DIV_SRC                                 0x440</span>
<span class="cp">#define AVIVO_EXT2_PPLL_POST_DIV                                     0x444</span>

<span class="cp">#define AVIVO_EXT1_PPLL_CNTL                                    0x448</span>
<span class="cp">#define AVIVO_EXT2_PPLL_CNTL                                    0x44c</span>

<span class="cp">#define AVIVO_P1PLL_CNTL                                        0x450</span>
<span class="cp">#define AVIVO_P2PLL_CNTL                                        0x454</span>
<span class="cp">#define AVIVO_P1PLL_INT_SS_CNTL                                 0x458</span>
<span class="cp">#define AVIVO_P2PLL_INT_SS_CNTL                                 0x45c</span>
<span class="cp">#define AVIVO_P1PLL_TMDSA_CNTL                                  0x460</span>
<span class="cp">#define AVIVO_P2PLL_LVTMA_CNTL                                  0x464</span>

<span class="cp">#define AVIVO_PCLK_CRTC1_CNTL                                   0x480</span>
<span class="cp">#define AVIVO_PCLK_CRTC2_CNTL                                   0x484</span>

<span class="cp">#define AVIVO_D1CRTC_H_TOTAL					0x6000</span>
<span class="cp">#define AVIVO_D1CRTC_H_BLANK_START_END                          0x6004</span>
<span class="cp">#define AVIVO_D1CRTC_H_SYNC_A                                   0x6008</span>
<span class="cp">#define AVIVO_D1CRTC_H_SYNC_A_CNTL                              0x600c</span>
<span class="cp">#define AVIVO_D1CRTC_H_SYNC_B                                   0x6010</span>
<span class="cp">#define AVIVO_D1CRTC_H_SYNC_B_CNTL                              0x6014</span>

<span class="cp">#define AVIVO_D1CRTC_V_TOTAL					0x6020</span>
<span class="cp">#define AVIVO_D1CRTC_V_BLANK_START_END                          0x6024</span>
<span class="cp">#define AVIVO_D1CRTC_V_SYNC_A                                   0x6028</span>
<span class="cp">#define AVIVO_D1CRTC_V_SYNC_A_CNTL                              0x602c</span>
<span class="cp">#define AVIVO_D1CRTC_V_SYNC_B                                   0x6030</span>
<span class="cp">#define AVIVO_D1CRTC_V_SYNC_B_CNTL                              0x6034</span>

<span class="cp">#define AVIVO_D1CRTC_CONTROL                                    0x6080</span>
<span class="cp">#       define AVIVO_CRTC_EN                                    (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_CRTC_DISP_READ_REQUEST_DISABLE             (1 &lt;&lt; 24)</span>
<span class="cp">#define AVIVO_D1CRTC_BLANK_CONTROL                              0x6084</span>
<span class="cp">#define AVIVO_D1CRTC_INTERLACE_CONTROL                          0x6088</span>
<span class="cp">#define AVIVO_D1CRTC_INTERLACE_STATUS                           0x608c</span>
<span class="cp">#define AVIVO_D1CRTC_STATUS                                     0x609c</span>
<span class="cp">#       define AVIVO_D1CRTC_V_BLANK                             (1 &lt;&lt; 0)</span>
<span class="cp">#define AVIVO_D1CRTC_STATUS_POSITION                            0x60a0</span>
<span class="cp">#define AVIVO_D1CRTC_FRAME_COUNT                                0x60a4</span>
<span class="cp">#define AVIVO_D1CRTC_STEREO_CONTROL                             0x60c4</span>

<span class="cp">#define AVIVO_D1MODE_MASTER_UPDATE_MODE                         0x60e4</span>

<span class="cm">/* master controls */</span>
<span class="cp">#define AVIVO_DC_CRTC_MASTER_EN                                 0x60f8</span>
<span class="cp">#define AVIVO_DC_CRTC_TV_CONTROL                                0x60fc</span>

<span class="cp">#define AVIVO_D1GRPH_ENABLE                                     0x6100</span>
<span class="cp">#define AVIVO_D1GRPH_CONTROL                                    0x6104</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_DEPTH_8BPP                  (0 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_DEPTH_16BPP                 (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_DEPTH_32BPP                 (2 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_DEPTH_64BPP                 (3 &lt;&lt; 0)</span>

<span class="cp">#       define AVIVO_D1GRPH_CONTROL_8BPP_INDEXED                (0 &lt;&lt; 8)</span>

<span class="cp">#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB1555              (0 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_16BPP_RGB565                (1 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_16BPP_ARGB4444              (2 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_16BPP_AI88                  (3 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_16BPP_MONO16                (4 &lt;&lt; 8)</span>

<span class="cp">#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB8888              (0 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_32BPP_ARGB2101010           (1 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_32BPP_DIGITAL               (2 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1GRPH_CONTROL_32BPP_8B_ARGB2101010        (3 &lt;&lt; 8)</span>


<span class="cp">#       define AVIVO_D1GRPH_CONTROL_64BPP_ARGB16161616          (0 &lt;&lt; 8)</span>

<span class="cp">#       define AVIVO_D1GRPH_SWAP_RB                             (1 &lt;&lt; 16)</span>
<span class="cp">#       define AVIVO_D1GRPH_TILED                               (1 &lt;&lt; 20)</span>
<span class="cp">#       define AVIVO_D1GRPH_MACRO_ADDRESS_MODE                  (1 &lt;&lt; 21)</span>

<span class="cp">#       define R600_D1GRPH_ARRAY_MODE_LINEAR_GENERAL            (0 &lt;&lt; 20)</span>
<span class="cp">#       define R600_D1GRPH_ARRAY_MODE_LINEAR_ALIGNED            (1 &lt;&lt; 20)</span>
<span class="cp">#       define R600_D1GRPH_ARRAY_MODE_1D_TILED_THIN1            (2 &lt;&lt; 20)</span>
<span class="cp">#       define R600_D1GRPH_ARRAY_MODE_2D_TILED_THIN1            (4 &lt;&lt; 20)</span>

<span class="cm">/* The R7xx *_HIGH surface regs are backwards; the D1 regs are in the D2</span>
<span class="cm"> * block and vice versa.  This applies to GRPH, CUR, etc.</span>
<span class="cm"> */</span>
<span class="cp">#define AVIVO_D1GRPH_LUT_SEL                                    0x6108</span>
<span class="cp">#define AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS                    0x6110</span>
<span class="cp">#define R700_D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                0x6914</span>
<span class="cp">#define R700_D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH                0x6114</span>
<span class="cp">#define AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS                  0x6118</span>
<span class="cp">#define R700_D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH              0x691c</span>
<span class="cp">#define R700_D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH              0x611c</span>
<span class="cp">#define AVIVO_D1GRPH_PITCH                                      0x6120</span>
<span class="cp">#define AVIVO_D1GRPH_SURFACE_OFFSET_X                           0x6124</span>
<span class="cp">#define AVIVO_D1GRPH_SURFACE_OFFSET_Y                           0x6128</span>
<span class="cp">#define AVIVO_D1GRPH_X_START                                    0x612c</span>
<span class="cp">#define AVIVO_D1GRPH_Y_START                                    0x6130</span>
<span class="cp">#define AVIVO_D1GRPH_X_END                                      0x6134</span>
<span class="cp">#define AVIVO_D1GRPH_Y_END                                      0x6138</span>
<span class="cp">#define AVIVO_D1GRPH_UPDATE                                     0x6144</span>
<span class="cp">#       define AVIVO_D1GRPH_SURFACE_UPDATE_PENDING              (1 &lt;&lt; 2)</span>
<span class="cp">#       define AVIVO_D1GRPH_UPDATE_LOCK                         (1 &lt;&lt; 16)</span>
<span class="cp">#define AVIVO_D1GRPH_FLIP_CONTROL                               0x6148</span>
<span class="cp">#       define AVIVO_D1GRPH_SURFACE_UPDATE_H_RETRACE_EN         (1 &lt;&lt; 0)</span>

<span class="cp">#define AVIVO_D1CUR_CONTROL                     0x6400</span>
<span class="cp">#       define AVIVO_D1CURSOR_EN                (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_D1CURSOR_MODE_SHIFT        8</span>
<span class="cp">#       define AVIVO_D1CURSOR_MODE_MASK         (3 &lt;&lt; 8)</span>
<span class="cp">#       define AVIVO_D1CURSOR_MODE_24BPP        2</span>
<span class="cp">#define AVIVO_D1CUR_SURFACE_ADDRESS             0x6408</span>
<span class="cp">#define R700_D1CUR_SURFACE_ADDRESS_HIGH         0x6c0c</span>
<span class="cp">#define R700_D2CUR_SURFACE_ADDRESS_HIGH         0x640c</span>
<span class="cp">#define AVIVO_D1CUR_SIZE                        0x6410</span>
<span class="cp">#define AVIVO_D1CUR_POSITION                    0x6414</span>
<span class="cp">#define AVIVO_D1CUR_HOT_SPOT                    0x6418</span>
<span class="cp">#define AVIVO_D1CUR_UPDATE                      0x6424</span>
<span class="cp">#       define AVIVO_D1CURSOR_UPDATE_LOCK       (1 &lt;&lt; 16)</span>

<span class="cp">#define AVIVO_DC_LUT_RW_SELECT                  0x6480</span>
<span class="cp">#define AVIVO_DC_LUT_RW_MODE                    0x6484</span>
<span class="cp">#define AVIVO_DC_LUT_RW_INDEX                   0x6488</span>
<span class="cp">#define AVIVO_DC_LUT_SEQ_COLOR                  0x648c</span>
<span class="cp">#define AVIVO_DC_LUT_PWL_DATA                   0x6490</span>
<span class="cp">#define AVIVO_DC_LUT_30_COLOR                   0x6494</span>
<span class="cp">#define AVIVO_DC_LUT_READ_PIPE_SELECT           0x6498</span>
<span class="cp">#define AVIVO_DC_LUT_WRITE_EN_MASK              0x649c</span>
<span class="cp">#define AVIVO_DC_LUT_AUTOFILL                   0x64a0</span>

<span class="cp">#define AVIVO_DC_LUTA_CONTROL                   0x64c0</span>
<span class="cp">#define AVIVO_DC_LUTA_BLACK_OFFSET_BLUE         0x64c4</span>
<span class="cp">#define AVIVO_DC_LUTA_BLACK_OFFSET_GREEN        0x64c8</span>
<span class="cp">#define AVIVO_DC_LUTA_BLACK_OFFSET_RED          0x64cc</span>
<span class="cp">#define AVIVO_DC_LUTA_WHITE_OFFSET_BLUE         0x64d0</span>
<span class="cp">#define AVIVO_DC_LUTA_WHITE_OFFSET_GREEN        0x64d4</span>
<span class="cp">#define AVIVO_DC_LUTA_WHITE_OFFSET_RED          0x64d8</span>

<span class="cp">#define AVIVO_DC_LB_MEMORY_SPLIT                0x6520</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_MASK    0x3</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT   0</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF  0</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q    1</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_ONLY        2</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q    3</span>
<span class="cp">#       define AVIVO_DC_LB_MEMORY_SPLIT_SHIFT_MODE (1 &lt;&lt; 2)</span>
<span class="cp">#       define AVIVO_DC_LB_DISP1_END_ADR_SHIFT  4</span>
<span class="cp">#       define AVIVO_DC_LB_DISP1_END_ADR_MASK   0x7ff</span>

<span class="cp">#define AVIVO_D1MODE_DATA_FORMAT                0x6528</span>
<span class="cp">#       define AVIVO_D1MODE_INTERLEAVE_EN       (1 &lt;&lt; 0)</span>
<span class="cp">#define AVIVO_D1MODE_DESKTOP_HEIGHT             0x652C</span>
<span class="cp">#define AVIVO_D1MODE_VBLANK_STATUS              0x6534</span>
<span class="cp">#       define AVIVO_VBLANK_ACK                 (1 &lt;&lt; 4)</span>
<span class="cp">#define AVIVO_D1MODE_VLINE_START_END            0x6538</span>
<span class="cp">#define AVIVO_D1MODE_VLINE_STATUS               0x653c</span>
<span class="cp">#       define AVIVO_D1MODE_VLINE_STAT          (1 &lt;&lt; 12)</span>
<span class="cp">#define AVIVO_DxMODE_INT_MASK                   0x6540</span>
<span class="cp">#       define AVIVO_D1MODE_INT_MASK            (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_D2MODE_INT_MASK            (1 &lt;&lt; 8)</span>
<span class="cp">#define AVIVO_D1MODE_VIEWPORT_START             0x6580</span>
<span class="cp">#define AVIVO_D1MODE_VIEWPORT_SIZE              0x6584</span>
<span class="cp">#define AVIVO_D1MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6588</span>
<span class="cp">#define AVIVO_D1MODE_EXT_OVERSCAN_TOP_BOTTOM    0x658c</span>

<span class="cp">#define AVIVO_D1SCL_SCALER_ENABLE               0x6590</span>
<span class="cp">#define AVIVO_D1SCL_SCALER_TAP_CONTROL		0x6594</span>
<span class="cp">#define AVIVO_D1SCL_UPDATE                      0x65cc</span>
<span class="cp">#       define AVIVO_D1SCL_UPDATE_LOCK          (1 &lt;&lt; 16)</span>

<span class="cm">/* second crtc */</span>
<span class="cp">#define AVIVO_D2CRTC_H_TOTAL					0x6800</span>
<span class="cp">#define AVIVO_D2CRTC_H_BLANK_START_END                          0x6804</span>
<span class="cp">#define AVIVO_D2CRTC_H_SYNC_A                                   0x6808</span>
<span class="cp">#define AVIVO_D2CRTC_H_SYNC_A_CNTL                              0x680c</span>
<span class="cp">#define AVIVO_D2CRTC_H_SYNC_B                                   0x6810</span>
<span class="cp">#define AVIVO_D2CRTC_H_SYNC_B_CNTL                              0x6814</span>

<span class="cp">#define AVIVO_D2CRTC_V_TOTAL					0x6820</span>
<span class="cp">#define AVIVO_D2CRTC_V_BLANK_START_END                          0x6824</span>
<span class="cp">#define AVIVO_D2CRTC_V_SYNC_A                                   0x6828</span>
<span class="cp">#define AVIVO_D2CRTC_V_SYNC_A_CNTL                              0x682c</span>
<span class="cp">#define AVIVO_D2CRTC_V_SYNC_B                                   0x6830</span>
<span class="cp">#define AVIVO_D2CRTC_V_SYNC_B_CNTL                              0x6834</span>

<span class="cp">#define AVIVO_D2CRTC_CONTROL                                    0x6880</span>
<span class="cp">#define AVIVO_D2CRTC_BLANK_CONTROL                              0x6884</span>
<span class="cp">#define AVIVO_D2CRTC_INTERLACE_CONTROL                          0x6888</span>
<span class="cp">#define AVIVO_D2CRTC_INTERLACE_STATUS                           0x688c</span>
<span class="cp">#define AVIVO_D2CRTC_STATUS_POSITION                            0x68a0</span>
<span class="cp">#define AVIVO_D2CRTC_FRAME_COUNT                                0x68a4</span>
<span class="cp">#define AVIVO_D2CRTC_STEREO_CONTROL                             0x68c4</span>

<span class="cp">#define AVIVO_D2GRPH_ENABLE                                     0x6900</span>
<span class="cp">#define AVIVO_D2GRPH_CONTROL                                    0x6904</span>
<span class="cp">#define AVIVO_D2GRPH_LUT_SEL                                    0x6908</span>
<span class="cp">#define AVIVO_D2GRPH_PRIMARY_SURFACE_ADDRESS                    0x6910</span>
<span class="cp">#define AVIVO_D2GRPH_SECONDARY_SURFACE_ADDRESS                  0x6918</span>
<span class="cp">#define AVIVO_D2GRPH_PITCH                                      0x6920</span>
<span class="cp">#define AVIVO_D2GRPH_SURFACE_OFFSET_X                           0x6924</span>
<span class="cp">#define AVIVO_D2GRPH_SURFACE_OFFSET_Y                           0x6928</span>
<span class="cp">#define AVIVO_D2GRPH_X_START                                    0x692c</span>
<span class="cp">#define AVIVO_D2GRPH_Y_START                                    0x6930</span>
<span class="cp">#define AVIVO_D2GRPH_X_END                                      0x6934</span>
<span class="cp">#define AVIVO_D2GRPH_Y_END                                      0x6938</span>
<span class="cp">#define AVIVO_D2GRPH_UPDATE                                     0x6944</span>
<span class="cp">#define AVIVO_D2GRPH_FLIP_CONTROL                               0x6948</span>

<span class="cp">#define AVIVO_D2CUR_CONTROL                     0x6c00</span>
<span class="cp">#define AVIVO_D2CUR_SURFACE_ADDRESS             0x6c08</span>
<span class="cp">#define AVIVO_D2CUR_SIZE                        0x6c10</span>
<span class="cp">#define AVIVO_D2CUR_POSITION                    0x6c14</span>

<span class="cp">#define AVIVO_D2MODE_VBLANK_STATUS              0x6d34</span>
<span class="cp">#define AVIVO_D2MODE_VLINE_START_END            0x6d38</span>
<span class="cp">#define AVIVO_D2MODE_VLINE_STATUS               0x6d3c</span>
<span class="cp">#define AVIVO_D2MODE_VIEWPORT_START             0x6d80</span>
<span class="cp">#define AVIVO_D2MODE_VIEWPORT_SIZE              0x6d84</span>
<span class="cp">#define AVIVO_D2MODE_EXT_OVERSCAN_LEFT_RIGHT    0x6d88</span>
<span class="cp">#define AVIVO_D2MODE_EXT_OVERSCAN_TOP_BOTTOM    0x6d8c</span>

<span class="cp">#define AVIVO_D2SCL_SCALER_ENABLE               0x6d90</span>
<span class="cp">#define AVIVO_D2SCL_SCALER_TAP_CONTROL		0x6d94</span>

<span class="cp">#define AVIVO_DDIA_BIT_DEPTH_CONTROL				0x7214</span>

<span class="cp">#define AVIVO_DACA_ENABLE					0x7800</span>
<span class="cp">#	define AVIVO_DAC_ENABLE				(1 &lt;&lt; 0)</span>
<span class="cp">#define AVIVO_DACA_SOURCE_SELECT				0x7804</span>
<span class="cp">#       define AVIVO_DAC_SOURCE_CRTC1                   (0 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_DAC_SOURCE_CRTC2                   (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_DAC_SOURCE_TV                      (2 &lt;&lt; 0)</span>

<span class="cp">#define AVIVO_DACA_FORCE_OUTPUT_CNTL				0x783c</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 &lt;&lt; 1)</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 &lt;&lt; 2)</span>
<span class="cp"># define AVIVO_DACA_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 &lt;&lt; 24)</span>
<span class="cp">#define AVIVO_DACA_POWERDOWN					0x7850</span>
<span class="cp"># define AVIVO_DACA_POWERDOWN_POWERDOWN                         (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACA_POWERDOWN_BLUE                              (1 &lt;&lt; 8)</span>
<span class="cp"># define AVIVO_DACA_POWERDOWN_GREEN                             (1 &lt;&lt; 16)</span>
<span class="cp"># define AVIVO_DACA_POWERDOWN_RED                               (1 &lt;&lt; 24)</span>

<span class="cp">#define AVIVO_DACB_ENABLE					0x7a00</span>
<span class="cp">#define AVIVO_DACB_SOURCE_SELECT				0x7a04</span>
<span class="cp">#define AVIVO_DACB_FORCE_OUTPUT_CNTL				0x7a3c</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_FORCE_DATA_EN             (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_SHIFT            (8)</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_BLUE             (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_GREEN            (1 &lt;&lt; 1)</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_SEL_RED              (1 &lt;&lt; 2)</span>
<span class="cp"># define AVIVO_DACB_FORCE_OUTPUT_CNTL_DATA_ON_BLANKB_ONLY       (1 &lt;&lt; 24)</span>
<span class="cp">#define AVIVO_DACB_POWERDOWN					0x7a50</span>
<span class="cp"># define AVIVO_DACB_POWERDOWN_POWERDOWN                         (1 &lt;&lt; 0)</span>
<span class="cp"># define AVIVO_DACB_POWERDOWN_BLUE                              (1 &lt;&lt; 8)</span>
<span class="cp"># define AVIVO_DACB_POWERDOWN_GREEN                             (1 &lt;&lt; 16)</span>
<span class="cp"># define AVIVO_DACB_POWERDOWN_RED</span>

<span class="cp">#define AVIVO_TMDSA_CNTL                    0x7880</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_ENABLE               (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_HDMI_EN              (1 &lt;&lt; 2)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_HPD_MASK             (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_HPD_SELECT           (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_SYNC_PHASE           (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_PIXEL_ENCODING       (1 &lt;&lt; 16)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_DUAL_LINK_ENABLE     (1 &lt;&lt; 24)</span>
<span class="cp">#   define AVIVO_TMDSA_CNTL_SWAP                 (1 &lt;&lt; 28)</span>
<span class="cp">#define AVIVO_TMDSA_SOURCE_SELECT				0x7884</span>
<span class="cm">/* 78a8 appears to be some kind of (reasonably tolerant) clock?</span>
<span class="cm"> * 78d0 definitely hits the transmitter, definitely clock. */</span>
<span class="cm">/* MYSTERY1 This appears to control dithering? */</span>
<span class="cp">#define AVIVO_TMDSA_BIT_DEPTH_CONTROL		0x7894</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 &lt;&lt; 16)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 &lt;&lt; 20)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 &lt;&lt; 24)</span>
<span class="cp">#   define AVIVO_TMDS_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 &lt;&lt; 26)</span>
<span class="cp">#define AVIVO_TMDSA_DCBALANCER_CONTROL                  0x78d0</span>
<span class="cp">#   define AVIVO_TMDSA_DCBALANCER_CONTROL_EN                  (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_EN             (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_TMDSA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)</span>
<span class="cp">#   define AVIVO_TMDSA_DCBALANCER_CONTROL_FORCE               (1 &lt;&lt; 24)</span>
<span class="cp">#define AVIVO_TMDSA_DATA_SYNCHRONIZATION                0x78d8</span>
<span class="cp">#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_DSYNSEL           (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_TMDSA_DATA_SYNCHRONIZATION_PFREQCHG          (1 &lt;&lt; 8)</span>
<span class="cp">#define AVIVO_TMDSA_CLOCK_ENABLE            0x7900</span>
<span class="cp">#define AVIVO_TMDSA_TRANSMITTER_ENABLE              0x7904</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX0_ENABLE          (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKC0EN             (1 &lt;&lt; 1)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD00EN            (1 &lt;&lt; 2)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD01EN            (1 &lt;&lt; 3)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD02EN            (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX1_ENABLE          (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD10EN            (1 &lt;&lt; 10)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD11EN            (1 &lt;&lt; 11)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKD12EN            (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_TX_ENABLE_HPD_MASK  (1 &lt;&lt; 16)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 &lt;&lt; 17)</span>
<span class="cp">#   define AVIVO_TMDSA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 &lt;&lt; 18)</span>

<span class="cp">#define AVIVO_TMDSA_TRANSMITTER_CONTROL				0x7910</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_ENABLE	(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_RESET	(1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT	(2)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_IDSCKSEL	        (1 &lt;&lt; 4)</span>
<span class="cp">#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_BGSLEEP          (1 &lt;&lt; 5)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN	(1 &lt;&lt; 6)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK	        (1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS	(1 &lt;&lt; 13)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK	        (1 &lt;&lt; 14)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS	(1 &lt;&lt; 15)</span>
<span class="cp">#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT (16)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_BYPASS_PLL	(1 &lt;&lt; 28)</span>
<span class="cp">#       define AVIVO_TMDSA_TRANSMITTER_CONTROL_USE_CLK_DATA     (1 &lt;&lt; 29)</span>
<span class="cp">#	define AVIVO_TMDSA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL	(1 &lt;&lt; 31)</span>

<span class="cp">#define AVIVO_LVTMA_CNTL					0x7a80</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_ENABLE               (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_HDMI_EN              (1 &lt;&lt; 2)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_HPD_MASK             (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_HPD_SELECT           (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_SYNC_PHASE           (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_PIXEL_ENCODING       (1 &lt;&lt; 16)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_DUAL_LINK_ENABLE     (1 &lt;&lt; 24)</span>
<span class="cp">#   define AVIVO_LVTMA_CNTL_SWAP                 (1 &lt;&lt; 28)</span>
<span class="cp">#define AVIVO_LVTMA_SOURCE_SELECT                               0x7a84</span>
<span class="cp">#define AVIVO_LVTMA_COLOR_FORMAT                                0x7a88</span>
<span class="cp">#define AVIVO_LVTMA_BIT_DEPTH_CONTROL                           0x7a94</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_EN           (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH        (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN     (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH  (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_EN    (1 &lt;&lt; 16)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_DEPTH (1 &lt;&lt; 20)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_LEVEL        (1 &lt;&lt; 24)</span>
<span class="cp">#   define AVIVO_LVTMA_BIT_DEPTH_CONTROL_TEMPORAL_DITHER_RESET (1 &lt;&lt; 26)</span>



<span class="cp">#define AVIVO_LVTMA_DCBALANCER_CONTROL                  0x7ad0</span>
<span class="cp">#   define AVIVO_LVTMA_DCBALANCER_CONTROL_EN                  (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_EN             (1 &lt;&lt; 8)</span>
<span class="cp">#   define AVIVO_LVTMA_DCBALANCER_CONTROL_TEST_IN_SHIFT       (16)</span>
<span class="cp">#   define AVIVO_LVTMA_DCBALANCER_CONTROL_FORCE               (1 &lt;&lt; 24)</span>

<span class="cp">#define AVIVO_LVTMA_DATA_SYNCHRONIZATION                0x78d8</span>
<span class="cp">#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_DSYNSEL           (1 &lt;&lt; 0)</span>
<span class="cp">#   define AVIVO_LVTMA_DATA_SYNCHRONIZATION_PFREQCHG          (1 &lt;&lt; 8)</span>
<span class="cp">#define R500_LVTMA_CLOCK_ENABLE			0x7b00</span>
<span class="cp">#define R600_LVTMA_CLOCK_ENABLE			0x7b04</span>

<span class="cp">#define R500_LVTMA_TRANSMITTER_ENABLE              0x7b04</span>
<span class="cp">#define R600_LVTMA_TRANSMITTER_ENABLE              0x7b08</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC0EN             (1 &lt;&lt; 1)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD00EN            (1 &lt;&lt; 2)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD01EN            (1 &lt;&lt; 3)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD02EN            (1 &lt;&lt; 4)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD03EN            (1 &lt;&lt; 5)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKC1EN             (1 &lt;&lt; 9)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD10EN            (1 &lt;&lt; 10)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD11EN            (1 &lt;&lt; 11)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKD12EN            (1 &lt;&lt; 12)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKCEN_HPD_MASK     (1 &lt;&lt; 17)</span>
<span class="cp">#   define AVIVO_LVTMA_TRANSMITTER_ENABLE_LNKDEN_HPD_MASK     (1 &lt;&lt; 18)</span>

<span class="cp">#define R500_LVTMA_TRANSMITTER_CONTROL			        0x7b10</span>
<span class="cp">#define R600_LVTMA_TRANSMITTER_CONTROL			        0x7b14</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_ENABLE	  (1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_RESET	  (1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_HPD_MASK_SHIFT (2)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_IDSCKSEL	          (1 &lt;&lt; 4)</span>
<span class="cp">#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_BGSLEEP            (1 &lt;&lt; 5)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_PLL_PWRUP_SEQ_EN	  (1 &lt;&lt; 6)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK	          (1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TMCLK_FROM_PADS	  (1 &lt;&lt; 13)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK	          (1 &lt;&lt; 14)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_TDCLK_FROM_PADS	  (1 &lt;&lt; 15)</span>
<span class="cp">#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_CLK_PATTERN_SHIFT  (16)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_BYPASS_PLL	  (1 &lt;&lt; 28)</span>
<span class="cp">#       define AVIVO_LVTMA_TRANSMITTER_CONTROL_USE_CLK_DATA       (1 &lt;&lt; 29)</span>
<span class="cp">#	define AVIVO_LVTMA_TRANSMITTER_CONTROL_INPUT_TEST_CLK_SEL (1 &lt;&lt; 31)</span>

<span class="cp">#define R500_LVTMA_PWRSEQ_CNTL						0x7af0</span>
<span class="cp">#define R600_LVTMA_PWRSEQ_CNTL						0x7af4</span>
<span class="cp">#	define AVIVO_LVTMA_PWRSEQ_EN					    (1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_LVTMA_PWRSEQ_PLL_ENABLE_MASK			    (1 &lt;&lt; 2)</span>
<span class="cp">#	define AVIVO_LVTMA_PWRSEQ_PLL_RESET_MASK			    (1 &lt;&lt; 3)</span>
<span class="cp">#	define AVIVO_LVTMA_PWRSEQ_TARGET_STATE				    (1 &lt;&lt; 4)</span>
<span class="cp">#	define AVIVO_LVTMA_SYNCEN					    (1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_LVTMA_SYNCEN_OVRD					    (1 &lt;&lt; 9)</span>
<span class="cp">#	define AVIVO_LVTMA_SYNCEN_POL					    (1 &lt;&lt; 10)</span>
<span class="cp">#	define AVIVO_LVTMA_DIGON					    (1 &lt;&lt; 16)</span>
<span class="cp">#	define AVIVO_LVTMA_DIGON_OVRD					    (1 &lt;&lt; 17)</span>
<span class="cp">#	define AVIVO_LVTMA_DIGON_POL					    (1 &lt;&lt; 18)</span>
<span class="cp">#	define AVIVO_LVTMA_BLON						    (1 &lt;&lt; 24)</span>
<span class="cp">#	define AVIVO_LVTMA_BLON_OVRD					    (1 &lt;&lt; 25)</span>
<span class="cp">#	define AVIVO_LVTMA_BLON_POL					    (1 &lt;&lt; 26)</span>

<span class="cp">#define R500_LVTMA_PWRSEQ_STATE                        0x7af4</span>
<span class="cp">#define R600_LVTMA_PWRSEQ_STATE                        0x7af8</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_TARGET_STATE_R          (1 &lt;&lt; 0)</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_DIGON                   (1 &lt;&lt; 1)</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_SYNCEN                  (1 &lt;&lt; 2)</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_BLON                    (1 &lt;&lt; 3)</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_DONE                    (1 &lt;&lt; 4)</span>
<span class="cp">#       define AVIVO_LVTMA_PWRSEQ_STATE_STATUS_SHIFT            (8)</span>

<span class="cp">#define AVIVO_LVDS_BACKLIGHT_CNTL			0x7af8</span>
<span class="cp">#	define AVIVO_LVDS_BACKLIGHT_CNTL_EN			(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_LVDS_BACKLIGHT_LEVEL_MASK		0x0000ff00</span>
<span class="cp">#	define AVIVO_LVDS_BACKLIGHT_LEVEL_SHIFT		8</span>

<span class="cp">#define AVIVO_DVOA_BIT_DEPTH_CONTROL			0x7988</span>

<span class="cp">#define AVIVO_DC_GPIO_HPD_A                 0x7e94</span>
<span class="cp">#define AVIVO_DC_GPIO_HPD_Y                 0x7e9c</span>

<span class="cp">#define AVIVO_DC_I2C_STATUS1				0x7d30</span>
<span class="cp">#	define AVIVO_DC_I2C_DONE			(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_NACK			(1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_DC_I2C_HALT			(1 &lt;&lt; 2)</span>
<span class="cp">#	define AVIVO_DC_I2C_GO			        (1 &lt;&lt; 3)</span>
<span class="cp">#define AVIVO_DC_I2C_RESET 				0x7d34</span>
<span class="cp">#	define AVIVO_DC_I2C_SOFT_RESET			(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_ABORT			(1 &lt;&lt; 8)</span>
<span class="cp">#define AVIVO_DC_I2C_CONTROL1 				0x7d38</span>
<span class="cp">#	define AVIVO_DC_I2C_START			(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_STOP			(1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_DC_I2C_RECEIVE			(1 &lt;&lt; 2)</span>
<span class="cp">#	define AVIVO_DC_I2C_EN			        (1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_DC_I2C_PIN_SELECT(x)		((x) &lt;&lt; 16)</span>
<span class="cp">#	define AVIVO_SEL_DDC1			        0</span>
<span class="cp">#	define AVIVO_SEL_DDC2			        1</span>
<span class="cp">#	define AVIVO_SEL_DDC3			        2</span>
<span class="cp">#define AVIVO_DC_I2C_CONTROL2 				0x7d3c</span>
<span class="cp">#	define AVIVO_DC_I2C_ADDR_COUNT(x)		((x) &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_DATA_COUNT(x)		((x) &lt;&lt; 8)</span>
<span class="cp">#define AVIVO_DC_I2C_CONTROL3 				0x7d40</span>
<span class="cp">#	define AVIVO_DC_I2C_DATA_DRIVE_EN		(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_DATA_DRIVE_SEL		(1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_DC_I2C_CLK_DRIVE_EN		(1 &lt;&lt; 7)</span>
<span class="cp">#	define AVIVO_DC_I2C_RD_INTRA_BYTE_DELAY(x)      ((x) &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_DC_I2C_WR_INTRA_BYTE_DELAY(x)	((x) &lt;&lt; 16)</span>
<span class="cp">#	define AVIVO_DC_I2C_TIME_LIMIT(x)		((x) &lt;&lt; 24)</span>
<span class="cp">#define AVIVO_DC_I2C_DATA 				0x7d44</span>
<span class="cp">#define AVIVO_DC_I2C_INTERRUPT_CONTROL 			0x7d48</span>
<span class="cp">#	define AVIVO_DC_I2C_INTERRUPT_STATUS		(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_INTERRUPT_AK		(1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_DC_I2C_INTERRUPT_ENABLE		(1 &lt;&lt; 16)</span>
<span class="cp">#define AVIVO_DC_I2C_ARBITRATION 			0x7d50</span>
<span class="cp">#	define AVIVO_DC_I2C_SW_WANTS_TO_USE_I2C		(1 &lt;&lt; 0)</span>
<span class="cp">#	define AVIVO_DC_I2C_SW_CAN_USE_I2C		(1 &lt;&lt; 1)</span>
<span class="cp">#	define AVIVO_DC_I2C_SW_DONE_USING_I2C		(1 &lt;&lt; 8)</span>
<span class="cp">#	define AVIVO_DC_I2C_HW_NEEDS_I2C		(1 &lt;&lt; 9)</span>
<span class="cp">#	define AVIVO_DC_I2C_ABORT_HDCP_I2C		(1 &lt;&lt; 16)</span>
<span class="cp">#	define AVIVO_DC_I2C_HW_USING_I2C		(1 &lt;&lt; 17)</span>

<span class="cp">#define AVIVO_DC_GPIO_DDC1_MASK 		        0x7e40</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC1_A 		                0x7e44</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC1_EN 		                0x7e48</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC1_Y 		                0x7e4c</span>

<span class="cp">#define AVIVO_DC_GPIO_DDC2_MASK 		        0x7e50</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC2_A 		                0x7e54</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC2_EN 		                0x7e58</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC2_Y 		                0x7e5c</span>

<span class="cp">#define AVIVO_DC_GPIO_DDC3_MASK 		        0x7e60</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC3_A 		                0x7e64</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC3_EN 		                0x7e68</span>
<span class="cp">#define AVIVO_DC_GPIO_DDC3_Y 		                0x7e6c</span>

<span class="cp">#define AVIVO_DISP_INTERRUPT_STATUS                             0x7edc</span>
<span class="cp">#       define AVIVO_D1_VBLANK_INTERRUPT                        (1 &lt;&lt; 4)</span>
<span class="cp">#       define AVIVO_D2_VBLANK_INTERRUPT                        (1 &lt;&lt; 5)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
