Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Wed Dec  4 14:20:02 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt final_project_impl_1.twr final_project_impl_1.udb -gui -msgset C:/Users/jphilion/Desktop/e155-final-project/FPGA/radiant_project/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 7.26221%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
clk_c/Q                                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
sdi                                     |                     input
cs                                      |                     input
sclk                                    |                     input
reset                                   |                     input
d[5]                                    |                    output
d[6]                                    |                    output
d[4]                                    |                    output
ledIDLE                                 |                    output
ledCLK                                  |                    output
rs                                      |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk                                     |                   clk_c/Q
sclk_c                                  |        sclk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
debug_counter_1114__i24/D                |    8.422 ns 
debug_counter_1114__i23/D                |    8.699 ns 
debug_counter_1114__i22/D                |    8.976 ns 
debug_counter_1114__i21/D                |    9.253 ns 
debug_counter_1114__i20/D                |    9.530 ns 
debug_counter_1114__i19/D                |    9.807 ns 
debug_counter_1114__i18/D                |   10.084 ns 
debug_counter_1114__i17/D                |   10.361 ns 
debug_counter_1114__i16/D                |   10.638 ns 
debug_counter_1114__i15/D                |   10.994 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i24/D  (SLICE_R19C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.436 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.422 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.000                 15.983  2       
debug_counter_1114_add_4_19/CI1->debug_counter_1114_add_4_19/CO1
                                          SLICE_R19C30B      CIN1_TO_COUT1_DELAY     0.277                 16.260  2       
n6430                                                        NET DELAY               0.000                 16.260  2       
debug_counter_1114_add_4_21/CI0->debug_counter_1114_add_4_21/CO0
                                          SLICE_R19C30C      CIN0_TO_COUT0_DELAY     0.277                 16.537  2       
n8045                                                        NET DELAY               0.000                 16.537  2       
debug_counter_1114_add_4_21/CI1->debug_counter_1114_add_4_21/CO1
                                          SLICE_R19C30C      CIN1_TO_COUT1_DELAY     0.277                 16.814  2       
n6432                                                        NET DELAY               0.000                 16.814  2       
debug_counter_1114_add_4_23/CI0->debug_counter_1114_add_4_23/CO0
                                          SLICE_R19C30D      CIN0_TO_COUT0_DELAY     0.277                 17.091  2       
n8048                                                        NET DELAY               0.000                 17.091  2       
debug_counter_1114_add_4_23/CI1->debug_counter_1114_add_4_23/CO1
                                          SLICE_R19C30D      CIN1_TO_COUT1_DELAY     0.277                 17.368  2       
n6434                                                        NET DELAY               1.216                 18.584  2       
debug_counter_1114_add_4_25/D0->debug_counter_1114_add_4_25/S0
                                          SLICE_R19C31A      D0_TO_F0_DELAY          0.476                 19.060  1       
n102                                                         NET DELAY               0.000                 19.060  1       
debug_counter_1114__i24/D                                    ENDPOINT                0.000                 19.060  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.847                 27.680  17      
debug_counter_1114__i24/CK                                   CLOCK PIN               0.000                 27.680  1       
                                                             Uncertainty          -(0.000)                 27.680  
                                                             Setup time           -(0.198)                 27.482  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              27.482  
Arrival Time                                                                                            -(19.059)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.422  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i23/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.000                 15.983  2       
debug_counter_1114_add_4_19/CI1->debug_counter_1114_add_4_19/CO1
                                          SLICE_R19C30B      CIN1_TO_COUT1_DELAY     0.277                 16.260  2       
n6430                                                        NET DELAY               0.000                 16.260  2       
debug_counter_1114_add_4_21/CI0->debug_counter_1114_add_4_21/CO0
                                          SLICE_R19C30C      CIN0_TO_COUT0_DELAY     0.277                 16.537  2       
n8045                                                        NET DELAY               0.000                 16.537  2       
debug_counter_1114_add_4_21/CI1->debug_counter_1114_add_4_21/CO1
                                          SLICE_R19C30C      CIN1_TO_COUT1_DELAY     0.277                 16.814  2       
n6432                                                        NET DELAY               0.000                 16.814  2       
debug_counter_1114_add_4_23/CI0->debug_counter_1114_add_4_23/CO0
                                          SLICE_R19C30D      CIN0_TO_COUT0_DELAY     0.277                 17.091  2       
n8048                                                        NET DELAY               0.661                 17.752  2       
debug_counter_1114_add_4_23/D1->debug_counter_1114_add_4_23/S1
                                          SLICE_R19C30D      D1_TO_F1_DELAY          0.476                 18.228  1       
n103                                                         NET DELAY               0.000                 18.228  1       
debug_counter_1114__i23/D                                    ENDPOINT                0.000                 18.228  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i22/CK   debug_counter_1114__i23/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(18.227)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.699  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i22/D  (SLICE_R19C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 8.976 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.000                 15.983  2       
debug_counter_1114_add_4_19/CI1->debug_counter_1114_add_4_19/CO1
                                          SLICE_R19C30B      CIN1_TO_COUT1_DELAY     0.277                 16.260  2       
n6430                                                        NET DELAY               0.000                 16.260  2       
debug_counter_1114_add_4_21/CI0->debug_counter_1114_add_4_21/CO0
                                          SLICE_R19C30C      CIN0_TO_COUT0_DELAY     0.277                 16.537  2       
n8045                                                        NET DELAY               0.000                 16.537  2       
debug_counter_1114_add_4_21/CI1->debug_counter_1114_add_4_21/CO1
                                          SLICE_R19C30C      CIN1_TO_COUT1_DELAY     0.277                 16.814  2       
n6432                                                        NET DELAY               0.661                 17.475  2       
debug_counter_1114_add_4_23/D0->debug_counter_1114_add_4_23/S0
                                          SLICE_R19C30D      D0_TO_F0_DELAY          0.476                 17.951  1       
n104                                                         NET DELAY               0.000                 17.951  1       
debug_counter_1114__i22/D                                    ENDPOINT                0.000                 17.951  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i22/CK   debug_counter_1114__i23/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(17.950)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        8.976  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i21/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.253 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.000                 15.983  2       
debug_counter_1114_add_4_19/CI1->debug_counter_1114_add_4_19/CO1
                                          SLICE_R19C30B      CIN1_TO_COUT1_DELAY     0.277                 16.260  2       
n6430                                                        NET DELAY               0.000                 16.260  2       
debug_counter_1114_add_4_21/CI0->debug_counter_1114_add_4_21/CO0
                                          SLICE_R19C30C      CIN0_TO_COUT0_DELAY     0.277                 16.537  2       
n8045                                                        NET DELAY               0.661                 17.198  2       
debug_counter_1114_add_4_21/D1->debug_counter_1114_add_4_21/S1
                                          SLICE_R19C30C      D1_TO_F1_DELAY          0.476                 17.674  1       
n105                                                         NET DELAY               0.000                 17.674  1       
debug_counter_1114__i21/D                                    ENDPOINT                0.000                 17.674  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i20/CK   debug_counter_1114__i21/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(17.673)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.253  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i20/D  (SLICE_R19C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.530 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.000                 15.983  2       
debug_counter_1114_add_4_19/CI1->debug_counter_1114_add_4_19/CO1
                                          SLICE_R19C30B      CIN1_TO_COUT1_DELAY     0.277                 16.260  2       
n6430                                                        NET DELAY               0.661                 16.921  2       
debug_counter_1114_add_4_21/D0->debug_counter_1114_add_4_21/S0
                                          SLICE_R19C30C      D0_TO_F0_DELAY          0.476                 17.397  1       
n106                                                         NET DELAY               0.000                 17.397  1       
debug_counter_1114__i20/D                                    ENDPOINT                0.000                 17.397  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i20/CK   debug_counter_1114__i21/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(17.396)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.530  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i19/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 9.807 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.000                 15.706  2       
debug_counter_1114_add_4_19/CI0->debug_counter_1114_add_4_19/CO0
                                          SLICE_R19C30B      CIN0_TO_COUT0_DELAY     0.277                 15.983  2       
n8042                                                        NET DELAY               0.661                 16.644  2       
debug_counter_1114_add_4_19/D1->debug_counter_1114_add_4_19/S1
                                          SLICE_R19C30B      D1_TO_F1_DELAY          0.476                 17.120  1       
n107                                                         NET DELAY               0.000                 17.120  1       
debug_counter_1114__i19/D                                    ENDPOINT                0.000                 17.120  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(17.119)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                        9.807  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i18/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.084 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.000                 15.429  2       
debug_counter_1114_add_4_17/CI1->debug_counter_1114_add_4_17/CO1
                                          SLICE_R19C30A      CIN1_TO_COUT1_DELAY     0.277                 15.706  2       
n6428                                                        NET DELAY               0.661                 16.367  2       
debug_counter_1114_add_4_19/D0->debug_counter_1114_add_4_19/S0
                                          SLICE_R19C30B      D0_TO_F0_DELAY          0.476                 16.843  1       
n108                                                         NET DELAY               0.000                 16.843  1       
debug_counter_1114__i18/D                                    ENDPOINT                0.000                 16.843  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(16.842)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.084  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i17/D  (SLICE_R19C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 18
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.361 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               0.555                 15.152  2       
debug_counter_1114_add_4_17/CI0->debug_counter_1114_add_4_17/CO0
                                          SLICE_R19C30A      CIN0_TO_COUT0_DELAY     0.277                 15.429  2       
n8039                                                        NET DELAY               0.661                 16.090  2       
debug_counter_1114_add_4_17/D1->debug_counter_1114_add_4_17/S1
                                          SLICE_R19C30A      D1_TO_F1_DELAY          0.476                 16.566  1       
n109                                                         NET DELAY               0.000                 16.566  1       
debug_counter_1114__i17/D                                    ENDPOINT                0.000                 16.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(16.565)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.361  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i16/D  (SLICE_R19C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : -0.119 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.000                 14.320  2       
debug_counter_1114_add_4_15/CI1->debug_counter_1114_add_4_15/CO1
                                          SLICE_R19C29D      CIN1_TO_COUT1_DELAY     0.277                 14.597  2       
n6426                                                        NET DELAY               1.216                 15.813  2       
debug_counter_1114_add_4_17/D0->debug_counter_1114_add_4_17/S0
                                          SLICE_R19C30A      D0_TO_F0_DELAY          0.476                 16.289  1       
n110                                                         NET DELAY               0.000                 16.289  1       
debug_counter_1114__i16/D                                    ENDPOINT                0.000                 16.289  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               6.292                 27.125  17      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN               0.000                 27.125  1       
                                                             Uncertainty          -(0.000)                 27.125  
                                                             Setup time           -(0.198)                 26.927  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.927  
Arrival Time                                                                                            -(16.288)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.638  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i1/Q  (SLICE_R19C28A)
Path End         : debug_counter_1114__i15/D  (SLICE_R19C29D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : -0.595 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 10.994 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  17      
int_osc                                                      NET DELAY               6.411                  6.411  17      
debug_counter_1114__i1/CK                                    CLOCK PIN               0.000                  6.411  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
debug_counter_1114__i1/CK->debug_counter_1114__i1/Q
                                          SLICE_R19C28A      CLK_TO_Q1_DELAY         1.388                  7.799  1       
n24                                                          NET DELAY               2.022                  9.821  1       
debug_counter_1114_add_4_1/C1->debug_counter_1114_add_4_1/CO1
                                          SLICE_R19C28A      C1_TO_COUT1_DELAY       0.343                 10.164  2       
n6412                                                        NET DELAY               0.000                 10.164  2       
debug_counter_1114_add_4_3/CI0->debug_counter_1114_add_4_3/CO0
                                          SLICE_R19C28B      CIN0_TO_COUT0_DELAY     0.277                 10.441  2       
n8018                                                        NET DELAY               0.000                 10.441  2       
debug_counter_1114_add_4_3/CI1->debug_counter_1114_add_4_3/CO1
                                          SLICE_R19C28B      CIN1_TO_COUT1_DELAY     0.277                 10.718  2       
n6414                                                        NET DELAY               0.000                 10.718  2       
debug_counter_1114_add_4_5/CI0->debug_counter_1114_add_4_5/CO0
                                          SLICE_R19C28C      CIN0_TO_COUT0_DELAY     0.277                 10.995  2       
n8021                                                        NET DELAY               0.000                 10.995  2       
debug_counter_1114_add_4_5/CI1->debug_counter_1114_add_4_5/CO1
                                          SLICE_R19C28C      CIN1_TO_COUT1_DELAY     0.277                 11.272  2       
n6416                                                        NET DELAY               0.000                 11.272  2       
debug_counter_1114_add_4_7/CI0->debug_counter_1114_add_4_7/CO0
                                          SLICE_R19C28D      CIN0_TO_COUT0_DELAY     0.277                 11.549  2       
n8024                                                        NET DELAY               0.000                 11.549  2       
debug_counter_1114_add_4_7/CI1->debug_counter_1114_add_4_7/CO1
                                          SLICE_R19C28D      CIN1_TO_COUT1_DELAY     0.277                 11.826  2       
n6418                                                        NET DELAY               0.555                 12.381  2       
debug_counter_1114_add_4_9/CI0->debug_counter_1114_add_4_9/CO0
                                          SLICE_R19C29A      CIN0_TO_COUT0_DELAY     0.277                 12.658  2       
n8027                                                        NET DELAY               0.000                 12.658  2       
debug_counter_1114_add_4_9/CI1->debug_counter_1114_add_4_9/CO1
                                          SLICE_R19C29A      CIN1_TO_COUT1_DELAY     0.277                 12.935  2       
n6420                                                        NET DELAY               0.000                 12.935  2       
debug_counter_1114_add_4_11/CI0->debug_counter_1114_add_4_11/CO0
                                          SLICE_R19C29B      CIN0_TO_COUT0_DELAY     0.277                 13.212  2       
n8030                                                        NET DELAY               0.000                 13.212  2       
debug_counter_1114_add_4_11/CI1->debug_counter_1114_add_4_11/CO1
                                          SLICE_R19C29B      CIN1_TO_COUT1_DELAY     0.277                 13.489  2       
n6422                                                        NET DELAY               0.000                 13.489  2       
debug_counter_1114_add_4_13/CI0->debug_counter_1114_add_4_13/CO0
                                          SLICE_R19C29C      CIN0_TO_COUT0_DELAY     0.277                 13.766  2       
n8033                                                        NET DELAY               0.000                 13.766  2       
debug_counter_1114_add_4_13/CI1->debug_counter_1114_add_4_13/CO1
                                          SLICE_R19C29C      CIN1_TO_COUT1_DELAY     0.277                 14.043  2       
n6424                                                        NET DELAY               0.000                 14.043  2       
debug_counter_1114_add_4_15/CI0->debug_counter_1114_add_4_15/CO0
                                          SLICE_R19C29D      CIN0_TO_COUT0_DELAY     0.277                 14.320  2       
n8036                                                        NET DELAY               0.661                 14.981  2       
debug_counter_1114_add_4_15/D1->debug_counter_1114_add_4_15/S1
                                          SLICE_R19C29D      D1_TO_F1_DELAY          0.476                 15.457  1       
n111                                                         NET DELAY               0.000                 15.457  1       
debug_counter_1114__i15/D                                    ENDPOINT                0.000                 15.457  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  17      
int_osc                                                      NET DELAY               5.816                 26.649  17      
{debug_counter_1114__i14/CK   debug_counter_1114__i15/CK}
                                                             CLOCK PIN               0.000                 26.649  1       
                                                             Uncertainty          -(0.000)                 26.649  
                                                             Setup time           -(0.198)                 26.451  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.451  
Arrival Time                                                                                            -(15.456)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       10.994  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
clk_c/D                                  |    0.274 ns 
ledCLK_i0/D                              |    1.743 ns 
debug_counter_1114__i12/D                |    1.913 ns 
debug_counter_1114__i13/D                |    1.913 ns 
debug_counter_1114__i14/D                |    1.913 ns 
debug_counter_1114__i15/D                |    1.913 ns 
debug_counter_1114__i16/D                |    1.913 ns 
debug_counter_1114__i17/D                |    1.913 ns 
debug_counter_1114__i18/D                |    1.913 ns 
debug_counter_1114__i19/D                |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : hf_osc/CLKHF  (HFOSC_HFOSC_R1C32)
Path End         : clk_c/D  (SLICE_R13C2D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 94.5% (route), 5.5% (logic)
Clock Skew       : 4.315 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 0.274 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000                  0.000  18      


Data Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
int_osc                                   HFOSC_HFOSC_R1C32                  0.000                  0.000  18      
int_osc                                                      NET DELAY       4.337                  4.337  18      
SLICE_27/C0->SLICE_27/F0                  SLICE_R13C2D       C0_TO_F0_DELAY  0.252                  4.589  1       
int_osc.sig_000.FeedThruLUT                                  NET DELAY       0.000                  4.589  1       
clk_c/D                                                      ENDPOINT        0.000                  4.589  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name      Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
                                                             CONSTRAINT      0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY   0.000                  0.000  18      
int_osc                                                      NET DELAY       4.315                  4.315  18      
clk_c/CK                                                     CLOCK PIN       0.000                  4.315  1       
                                                             Uncertainty     0.000                  4.315  
                                                             Hold time       0.000                  4.315  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
Required Time                                                                                      -4.315  
Arrival Time                                                                                        4.589  
----------------------------------------  -----------------  --------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                0.274  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ledCLK_i0/Q  (SLICE_R18C31B)
Path End         : ledCLK_i0/D  (SLICE_R18C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.722                  3.722  18      
ledCLK_i0/CK                                                 CLOCK PIN        0.000                  3.722  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
ledCLK_i0/CK->ledCLK_i0/Q                 SLICE_R18C31B      CLK_TO_Q1_DELAY  0.779                  4.501  2       
ledCLK_c                                                     NET DELAY        0.712                  5.213  2       
i18_2_lut_3_lut/A->i18_2_lut_3_lut/Z      SLICE_R18C31B      D1_TO_F1_DELAY   0.252                  5.465  1       
ledCLK_c_N_132                                               NET DELAY        0.000                  5.465  1       
ledCLK_i0/D                                                  ENDPOINT         0.000                  5.465  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.722                  3.722  18      
ledCLK_i0/CK                                                 CLOCK PIN        0.000                  3.722  1       
                                                             Uncertainty      0.000                  3.722  
                                                             Hold time        0.000                  3.722  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.722  
Arrival Time                                                                                         5.465  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i12/Q  (SLICE_R19C29C)
Path End         : debug_counter_1114__i12/D  (SLICE_R19C29C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i12/CK   debug_counter_1114__i13/CK}
                                                             CLOCK PIN        0.000                  3.262  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i12/CK->debug_counter_1114__i12/Q
                                          SLICE_R19C29C      CLK_TO_Q0_DELAY  0.779                  4.041  1       
n13                                                          NET DELAY        0.882                  4.923  1       
debug_counter_1114_add_4_13/C0->debug_counter_1114_add_4_13/S0
                                          SLICE_R19C29C      C0_TO_F0_DELAY   0.252                  5.175  1       
n114                                                         NET DELAY        0.000                  5.175  1       
debug_counter_1114__i12/D                                    ENDPOINT         0.000                  5.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i12/CK   debug_counter_1114__i13/CK}
                                                             CLOCK PIN        0.000                  3.262  1       
                                                             Uncertainty      0.000                  3.262  
                                                             Hold time        0.000                  3.262  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.262  
Arrival Time                                                                                         5.175  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i13/Q  (SLICE_R19C29C)
Path End         : debug_counter_1114__i13/D  (SLICE_R19C29C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i12/CK   debug_counter_1114__i13/CK}
                                                             CLOCK PIN        0.000                  3.262  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i13/CK->debug_counter_1114__i13/Q
                                          SLICE_R19C29C      CLK_TO_Q1_DELAY  0.779                  4.041  1       
n12                                                          NET DELAY        0.882                  4.923  1       
debug_counter_1114_add_4_13/C1->debug_counter_1114_add_4_13/S1
                                          SLICE_R19C29C      C1_TO_F1_DELAY   0.252                  5.175  1       
n113                                                         NET DELAY        0.000                  5.175  1       
debug_counter_1114__i13/D                                    ENDPOINT         0.000                  5.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i12/CK   debug_counter_1114__i13/CK}
                                                             CLOCK PIN        0.000                  3.262  1       
                                                             Uncertainty      0.000                  3.262  
                                                             Hold time        0.000                  3.262  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.262  
Arrival Time                                                                                         5.175  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i14/Q  (SLICE_R19C29D)
Path End         : debug_counter_1114__i14/D  (SLICE_R19C29D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i14/CK   debug_counter_1114__i15/CK}
                                                             CLOCK PIN        0.000                  3.262  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i14/CK->debug_counter_1114__i14/Q
                                          SLICE_R19C29D      CLK_TO_Q0_DELAY  0.779                  4.041  1       
n11                                                          NET DELAY        0.882                  4.923  1       
debug_counter_1114_add_4_15/C0->debug_counter_1114_add_4_15/S0
                                          SLICE_R19C29D      C0_TO_F0_DELAY   0.252                  5.175  1       
n112                                                         NET DELAY        0.000                  5.175  1       
debug_counter_1114__i14/D                                    ENDPOINT         0.000                  5.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i14/CK   debug_counter_1114__i15/CK}
                                                             CLOCK PIN        0.000                  3.262  1       
                                                             Uncertainty      0.000                  3.262  
                                                             Hold time        0.000                  3.262  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.262  
Arrival Time                                                                                         5.175  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i15/Q  (SLICE_R19C29D)
Path End         : debug_counter_1114__i15/D  (SLICE_R19C29D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i14/CK   debug_counter_1114__i15/CK}
                                                             CLOCK PIN        0.000                  3.262  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i15/CK->debug_counter_1114__i15/Q
                                          SLICE_R19C29D      CLK_TO_Q1_DELAY  0.779                  4.041  1       
n10_adj_195                                                  NET DELAY        0.882                  4.923  1       
debug_counter_1114_add_4_15/C1->debug_counter_1114_add_4_15/S1
                                          SLICE_R19C29D      C1_TO_F1_DELAY   0.252                  5.175  1       
n111                                                         NET DELAY        0.000                  5.175  1       
debug_counter_1114__i15/D                                    ENDPOINT         0.000                  5.175  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.262                  3.262  18      
{debug_counter_1114__i14/CK   debug_counter_1114__i15/CK}
                                                             CLOCK PIN        0.000                  3.262  1       
                                                             Uncertainty      0.000                  3.262  
                                                             Hold time        0.000                  3.262  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.262  
Arrival Time                                                                                         5.175  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i16/Q  (SLICE_R19C30A)
Path End         : debug_counter_1114__i16/D  (SLICE_R19C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN        0.000                  3.529  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i16/CK->debug_counter_1114__i16/Q
                                          SLICE_R19C30A      CLK_TO_Q0_DELAY  0.779                  4.308  1       
n9                                                           NET DELAY        0.882                  5.190  1       
debug_counter_1114_add_4_17/C0->debug_counter_1114_add_4_17/S0
                                          SLICE_R19C30A      C0_TO_F0_DELAY   0.252                  5.442  1       
n110                                                         NET DELAY        0.000                  5.442  1       
debug_counter_1114__i16/D                                    ENDPOINT         0.000                  5.442  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN        0.000                  3.529  1       
                                                             Uncertainty      0.000                  3.529  
                                                             Hold time        0.000                  3.529  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.529  
Arrival Time                                                                                         5.442  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i17/Q  (SLICE_R19C30A)
Path End         : debug_counter_1114__i17/D  (SLICE_R19C30A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN        0.000                  3.529  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i17/CK->debug_counter_1114__i17/Q
                                          SLICE_R19C30A      CLK_TO_Q1_DELAY  0.779                  4.308  1       
n8                                                           NET DELAY        0.882                  5.190  1       
debug_counter_1114_add_4_17/C1->debug_counter_1114_add_4_17/S1
                                          SLICE_R19C30A      C1_TO_F1_DELAY   0.252                  5.442  1       
n109                                                         NET DELAY        0.000                  5.442  1       
debug_counter_1114__i17/D                                    ENDPOINT         0.000                  5.442  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i16/CK   debug_counter_1114__i17/CK}
                                                             CLOCK PIN        0.000                  3.529  1       
                                                             Uncertainty      0.000                  3.529  
                                                             Hold time        0.000                  3.529  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.529  
Arrival Time                                                                                         5.442  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i18/Q  (SLICE_R19C30B)
Path End         : debug_counter_1114__i18/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN        0.000                  3.529  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i18/CK->debug_counter_1114__i18/Q
                                          SLICE_R19C30B      CLK_TO_Q0_DELAY  0.779                  4.308  1       
n7_adj_197                                                   NET DELAY        0.882                  5.190  1       
debug_counter_1114_add_4_19/C0->debug_counter_1114_add_4_19/S0
                                          SLICE_R19C30B      C0_TO_F0_DELAY   0.252                  5.442  1       
n108                                                         NET DELAY        0.000                  5.442  1       
debug_counter_1114__i18/D                                    ENDPOINT         0.000                  5.442  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN        0.000                  3.529  1       
                                                             Uncertainty      0.000                  3.529  
                                                             Hold time        0.000                  3.529  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.529  
Arrival Time                                                                                         5.442  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : debug_counter_1114__i19/Q  (SLICE_R19C30B)
Path End         : debug_counter_1114__i19/D  (SLICE_R19C30B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN        0.000                  3.529  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
debug_counter_1114__i19/CK->debug_counter_1114__i19/Q
                                          SLICE_R19C30B      CLK_TO_Q1_DELAY  0.779                  4.308  1       
n6_adj_193                                                   NET DELAY        0.882                  5.190  1       
debug_counter_1114_add_4_19/C1->debug_counter_1114_add_4_19/S1
                                          SLICE_R19C30B      C1_TO_F1_DELAY   0.252                  5.442  1       
n107                                                         NET DELAY        0.000                  5.442  1       
debug_counter_1114__i19/D                                    ENDPOINT         0.000                  5.442  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
int_osc                                                      NET DELAY        3.529                  3.529  18      
{debug_counter_1114__i18/CK   debug_counter_1114__i19/CK}
                                                             CLOCK PIN        0.000                  3.529  1       
                                                             Uncertainty      0.000                  3.529  
                                                             Hold time        0.000                  3.529  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.529  
Arrival Time                                                                                         5.442  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



