
L06_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c9c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a68  08010e70  08010e70  00011e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118d8  080118d8  00013280  2**0
                  CONTENTS
  4 .ARM          00000008  080118d8  080118d8  000128d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080118e0  080118e0  00013280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080118e0  080118e0  000128e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080118e4  080118e4  000128e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  080118e8  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002768  20000280  08011b68  00013280  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200029e8  08011b68  000139e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cf4e  00000000  00000000  000132b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048f2  00000000  00000000  000301fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f0  00000000  00000000  00034af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000124d  00000000  00000000  000362e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ba5d  00000000  00000000  0003752d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025dc3  00000000  00000000  00062f8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9e4d  00000000  00000000  00088d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00182b9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000773c  00000000  00000000  00182be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0018a31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000280 	.word	0x20000280
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010e54 	.word	0x08010e54

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000284 	.word	0x20000284
 800020c:	08010e54 	.word	0x08010e54

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fa47 	bl	80014c0 <null_ptr_check>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d117      	bne.n	800106e <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	20d0      	movs	r0, #208	@ 0xd0
 8001046:	f000 f818 	bl	800107a <bmp2_get_regs>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10b      	bne.n	800106e <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b58      	cmp	r3, #88	@ 0x58
 800105c:	d105      	bne.n	800106a <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 fa79 	bl	8001556 <get_calib_param>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e001      	b.n	800106e <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800106a:	23fc      	movs	r3, #252	@ 0xfc
 800106c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b087      	sub	sp, #28
 800107e:	af00      	add	r7, sp, #0
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f000 fa18 	bl	80014c0 <null_ptr_check>
 8001090:	4603      	mov	r3, r0
 8001092:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11e      	bne.n	80010da <bmp2_get_regs+0x60>
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01b      	beq.n	80010da <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	785b      	ldrb	r3, [r3, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d103      	bne.n	80010b2 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010b0:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	68dc      	ldr	r4, [r3, #12]
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	7bf8      	ldrb	r0, [r7, #15]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	47a0      	blx	r4
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010d4:	23fe      	movs	r3, #254	@ 0xfe
 80010d6:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010d8:	e001      	b.n	80010de <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010da:	23ff      	movs	r3, #255	@ 0xff
 80010dc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}

080010ea <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010ea:	b590      	push	{r4, r7, lr}
 80010ec:	b08b      	sub	sp, #44	@ 0x2c
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d901      	bls.n	8001102 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80010fe:	2304      	movs	r3, #4
 8001100:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f000 f9dc 	bl	80014c0 <null_ptr_check>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800110e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001112:	2b00      	cmp	r3, #0
 8001114:	d150      	bne.n	80011b8 <bmp2_set_regs+0xce>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d04d      	beq.n	80011b8 <bmp2_set_regs+0xce>
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d04a      	beq.n	80011b8 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d043      	beq.n	80011b0 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	785b      	ldrb	r3, [r3, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d114      	bne.n	8001160 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001136:	2300      	movs	r3, #0
 8001138:	77fb      	strb	r3, [r7, #31]
 800113a:	e00d      	b.n	8001158 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800113c:	7ffb      	ldrb	r3, [r7, #31]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	7ffb      	ldrb	r3, [r7, #31]
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	440b      	add	r3, r1
 800114a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001152:	7ffb      	ldrb	r3, [r7, #31]
 8001154:	3301      	adds	r3, #1
 8001156:	77fb      	strb	r3, [r7, #31]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	d8ed      	bhi.n	800113c <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d90b      	bls.n	800117e <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001166:	f107 0114 	add.w	r1, r7, #20
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f000 f9c6 	bl	8001500 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	3b01      	subs	r3, #1
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	e001      	b.n	8001182 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	691c      	ldr	r4, [r3, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	7818      	ldrb	r0, [r3, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f107 0114 	add.w	r1, r7, #20
 8001192:	6a3a      	ldr	r2, [r7, #32]
 8001194:	47a0      	blx	r4
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00b      	beq.n	80011c0 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011a8:	23fe      	movs	r3, #254	@ 0xfe
 80011aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011ae:	e007      	b.n	80011c0 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011b0:	23fd      	movs	r3, #253	@ 0xfd
 80011b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011b6:	e003      	b.n	80011c0 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011b8:	23ff      	movs	r3, #255	@ 0xff
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011be:	e000      	b.n	80011c2 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011c0:	bf00      	nop
    }

    return rslt;
 80011c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	372c      	adds	r7, #44	@ 0x2c
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}

080011ce <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011d6:	23e0      	movs	r3, #224	@ 0xe0
 80011d8:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011da:	23b6      	movs	r3, #182	@ 0xb6
 80011dc:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011de:	f107 010d 	add.w	r1, r7, #13
 80011e2:	f107 000e 	add.w	r0, r7, #14
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f7ff ff7e 	bl	80010ea <bmp2_set_regs>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80011f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001208:	2300      	movs	r3, #0
 800120a:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d02d      	beq.n	800126e <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001212:	f107 010c 	add.w	r1, r7, #12
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	20f4      	movs	r0, #244	@ 0xf4
 800121c:	f7ff ff2d 	bl	800107a <bmp2_get_regs>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d122      	bne.n	8001272 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 800122c:	7b3b      	ldrb	r3, [r7, #12]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	109b      	asrs	r3, r3, #2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001250:	7b7b      	ldrb	r3, [r7, #13]
 8001252:	109b      	asrs	r3, r3, #2
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	b2da      	uxtb	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	715a      	strb	r2, [r3, #5]
 800126c:	e001      	b.n	8001272 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800126e:	23ff      	movs	r3, #255	@ 0xff
 8001270:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	2000      	movs	r0, #0
 800128e:	f000 f9fd 	bl	800168c <conf_sensor>
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d01b      	beq.n	80012e4 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012ac:	f107 010e 	add.w	r1, r7, #14
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	20f3      	movs	r0, #243	@ 0xf3
 80012b6:	f7ff fee0 	bl	800107a <bmp2_get_regs>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d110      	bne.n	80012e8 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	10db      	asrs	r3, r3, #3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	705a      	strb	r2, [r3, #1]
 80012e2:	e001      	b.n	80012e8 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e4:	23ff      	movs	r3, #255	@ 0xff
 80012e6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f9bf 	bl	800168c <conf_sensor>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	2300      	movs	r3, #0
 800132e:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d024      	beq.n	800138a <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001340:	f107 0110 	add.w	r1, r7, #16
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2206      	movs	r2, #6
 8001348:	20f7      	movs	r0, #247	@ 0xf7
 800134a:	f7ff fe96 	bl	800107a <bmp2_get_regs>
 800134e:	4603      	mov	r3, r0
 8001350:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800135a:	f107 0208 	add.w	r2, r7, #8
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fab9 	bl	80018dc <parse_sensor_data>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800136e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d10b      	bne.n	800138e <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f80b 	bl	800139a <bmp2_compensate_data>
 8001384:	4603      	mov	r3, r0
 8001386:	75fb      	strb	r3, [r7, #23]
 8001388:	e001      	b.n	800138e <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800138a:	23ff      	movs	r3, #255	@ 0xff
 800138c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800138e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f88a 	bl	80014c0 <null_ptr_check>
 80013ac:	4603      	mov	r3, r0
 80013ae:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d129      	bne.n	800140c <bmp2_compensate_data+0x72>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d026      	beq.n	800140c <bmp2_compensate_data+0x72>
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d023      	beq.n	800140c <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3308      	adds	r3, #8
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fabb 	bl	8001964 <compensate_temperature>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80013f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10a      	bne.n	8001410 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	68f9      	ldr	r1, [r7, #12]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fba5 	bl	8001b50 <compensate_pressure>
 8001406:	4603      	mov	r3, r0
 8001408:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800140a:	e001      	b.n	8001410 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800140c:	23ff      	movs	r3, #255	@ 0xff
 800140e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001410:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b092      	sub	sp, #72	@ 0x48
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001428:	4b23      	ldr	r3, [pc, #140]	@ (80014b8 <bmp2_compute_meas_time+0x9c>)
 800142a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800142e:	461d      	mov	r5, r3
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	682b      	ldr	r3, [r5, #0]
 8001436:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <bmp2_compute_meas_time+0xa0>)
 800143a:	f107 0410 	add.w	r4, r7, #16
 800143e:	461d      	mov	r5, r3
 8001440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001444:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f837 	bl	80014c0 <null_ptr_check>
 8001452:	4603      	mov	r3, r0
 8001454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001458:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800145c:	2b00      	cmp	r3, #0
 800145e:	d122      	bne.n	80014a6 <bmp2_compute_meas_time+0x8a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d01f      	beq.n	80014a6 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7e1b      	ldrb	r3, [r3, #24]
 800146a:	2b03      	cmp	r3, #3
 800146c:	d111      	bne.n	8001492 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	78db      	ldrb	r3, [r3, #3]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	3348      	adds	r3, #72	@ 0x48
 8001476:	443b      	add	r3, r7
 8001478:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	789b      	ldrb	r3, [r3, #2]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	3348      	adds	r3, #72	@ 0x48
 8001484:	443b      	add	r3, r7
 8001486:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800148a:	441a      	add	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001490:	e00c      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	3348      	adds	r3, #72	@ 0x48
 800149a:	443b      	add	r3, r7
 800149c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e002      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014a6:	23ff      	movs	r3, #255	@ 0xff
 80014a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80014ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3748      	adds	r7, #72	@ 0x48
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	08010e70 	.word	0x08010e70
 80014bc:	08010e84 	.word	0x08010e84

080014c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <null_ptr_check+0x26>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <null_ptr_check+0x26>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <null_ptr_check+0x26>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e001      	b.n	80014f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e015      	b.n	8001540 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	441a      	add	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3b01      	subs	r3, #1
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	440b      	add	r3, r1
 8001524:	7812      	ldrb	r2, [r2, #0]
 8001526:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3e5      	bcc.n	8001514 <interleave_data+0x14>
    }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b08a      	sub	sp, #40	@ 0x28
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
 8001572:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001574:	f107 010c 	add.w	r1, r7, #12
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2219      	movs	r2, #25
 800157c:	2088      	movs	r0, #136	@ 0x88
 800157e:	f7ff fd7c 	bl	800107a <bmp2_get_regs>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001588:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800158c:	2b00      	cmp	r3, #0
 800158e:	d177      	bne.n	8001680 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001590:	7b7b      	ldrb	r3, [r7, #13]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015b6:	7c7b      	ldrb	r3, [r7, #17]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	7cbb      	ldrb	r3, [r7, #18]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015dc:	7d7b      	ldrb	r3, [r7, #21]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	7dbb      	ldrb	r3, [r7, #22]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001600:	7e7b      	ldrb	r3, [r7, #25]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	b21a      	sxth	r2, r3
 8001606:	7e3b      	ldrb	r3, [r7, #24]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001612:	7efb      	ldrb	r3, [r7, #27]
 8001614:	021b      	lsls	r3, r3, #8
 8001616:	b21a      	sxth	r2, r3
 8001618:	7ebb      	ldrb	r3, [r7, #26]
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001624:	7f7b      	ldrb	r3, [r7, #29]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	b21a      	sxth	r2, r3
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	b21b      	sxth	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b21a      	sxth	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001636:	7ffb      	ldrb	r3, [r7, #31]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	b21a      	sxth	r2, r3
 800163c:	7fbb      	ldrb	r3, [r7, #30]
 800163e:	b21b      	sxth	r3, r3
 8001640:	4313      	orrs	r3, r2
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001648:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001654:	b21b      	sxth	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b21a      	sxth	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800165e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	b21a      	sxth	r2, r3
 8001666:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001678:	b25a      	sxtb	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001684:	4618      	mov	r0, r3
 8001686:	3728      	adds	r7, #40	@ 0x28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800169a:	2300      	movs	r3, #0
 800169c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800169e:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 80016a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d074      	beq.n	8001794 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016aa:	f107 0114 	add.w	r1, r7, #20
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2202      	movs	r2, #2
 80016b2:	20f4      	movs	r0, #244	@ 0xf4
 80016b4:	f7ff fce1 	bl	800107a <bmp2_get_regs>
 80016b8:	4603      	mov	r3, r0
 80016ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d169      	bne.n	8001798 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff fd82 	bl	80011ce <bmp2_soft_reset>
 80016ca:	4603      	mov	r3, r0
 80016cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d160      	bne.n	8001798 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f861 	bl	80017a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016e2:	7d7b      	ldrb	r3, [r7, #21]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80016fc:	7d7b      	ldrb	r3, [r7, #21]
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	f023 031c 	bic.w	r3, r3, #28
 8001704:	b25a      	sxtb	r2, r3
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031c 	and.w	r3, r3, #28
 8001712:	b25b      	sxtb	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b25b      	sxtb	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800171c:	7d7b      	ldrb	r3, [r7, #21]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	b25a      	sxtb	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	795b      	ldrb	r3, [r3, #5]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800173a:	f107 0114 	add.w	r1, r7, #20
 800173e:	f107 0010 	add.w	r0, r7, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2202      	movs	r2, #2
 8001746:	f7ff fcd0 	bl	80010ea <bmp2_set_regs>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800174e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d120      	bne.n	8001798 <conf_sensor+0x10c>
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01d      	beq.n	8001798 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001762:	7d3b      	ldrb	r3, [r7, #20]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	b25a      	sxtb	r2, r3
 800176c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	b25b      	sxtb	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b25b      	sxtb	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800177e:	f107 0114 	add.w	r1, r7, #20
 8001782:	f107 0010 	add.w	r0, r7, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f7ff fcae 	bl	80010ea <bmp2_set_regs>
 800178e:	4603      	mov	r3, r0
 8001790:	75fb      	strb	r3, [r7, #23]
 8001792:	e001      	b.n	8001798 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001794:	23ff      	movs	r3, #255	@ 0xff
 8001796:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001798:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	f200 808b 	bhi.w	80018ce <set_os_mode+0x12a>
 80017b8:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <set_os_mode+0x1c>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017d5 	.word	0x080017d5
 80017c4:	08001807 	.word	0x08001807
 80017c8:	08001839 	.word	0x08001839
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	0800189d 	.word	0x0800189d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	f043 0320 	orr.w	r3, r3, #32
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f023 031c 	bic.w	r3, r3, #28
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	701a      	strb	r2, [r3, #0]
            break;
 8001804:	e064      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f003 031f 	and.w	r3, r3, #31
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f043 0320 	orr.w	r3, r3, #32
 8001816:	b25b      	sxtb	r3, r3
 8001818:	b2da      	uxtb	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f023 031c 	bic.w	r3, r3, #28
 8001828:	b25b      	sxtb	r3, r3
 800182a:	f043 0308 	orr.w	r3, r3, #8
 800182e:	b25b      	sxtb	r3, r3
 8001830:	b2da      	uxtb	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	701a      	strb	r2, [r3, #0]
            break;
 8001836:	e04b      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b25b      	sxtb	r3, r3
 8001856:	f023 031c 	bic.w	r3, r3, #28
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f043 030c 	orr.w	r3, r3, #12
 8001860:	b25b      	sxtb	r3, r3
 8001862:	b2da      	uxtb	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	701a      	strb	r2, [r3, #0]
            break;
 8001868:	e032      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b25b      	sxtb	r3, r3
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	b25b      	sxtb	r3, r3
 800187c:	b2da      	uxtb	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b25b      	sxtb	r3, r3
 8001888:	f023 031c 	bic.w	r3, r3, #28
 800188c:	b25b      	sxtb	r3, r3
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	b25b      	sxtb	r3, r3
 8001894:	b2da      	uxtb	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	701a      	strb	r2, [r3, #0]
            break;
 800189a:	e019      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	f023 031c 	bic.w	r3, r3, #28
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	f043 0314 	orr.w	r3, r3, #20
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	701a      	strb	r2, [r3, #0]
            break;
 80018cc:	e000      	b.n	80018d0 <set_os_mode+0x12c>
        default:
            break;
 80018ce:	bf00      	nop
    }
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3301      	adds	r3, #1
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3302      	adds	r3, #2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	b2db      	uxtb	r3, r3
 8001902:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	431a      	orrs	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	431a      	orrs	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3303      	adds	r3, #3
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	031b      	lsls	r3, r3, #12
 800191a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3305      	adds	r3, #5
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	b2db      	uxtb	r3, r3
 8001930:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	461a      	mov	r2, r3
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4619      	mov	r1, r3
 800194c:	4610      	mov	r0, r2
 800194e:	f000 fae3 	bl	8001f18 <st_check_boundaries>
 8001952:	4603      	mov	r3, r0
 8001954:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001956:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001964:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001968:	b08c      	sub	sp, #48	@ 0x30
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdf1 	bl	8000564 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <compensate_temperature+0x1d4>)
 8001988:	f7fe ff80 	bl	800088c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8b9b      	ldrh	r3, [r3, #28]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdd3 	bl	8000544 <__aeabi_ui2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b66      	ldr	r3, [pc, #408]	@ (8001b3c <compensate_temperature+0x1d8>)
 80019a4:	f7fe ff72 	bl	800088c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fc8a 	bl	80002c8 <__aeabi_dsub>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4614      	mov	r4, r2
 80019ba:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdce 	bl	8000564 <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fe32 	bl	8000638 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdbf 	bl	8000564 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80019ee:	f7fe ff4d 	bl	800088c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4614      	mov	r4, r2
 80019f8:	461d      	mov	r5, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	8b9b      	ldrh	r3, [r3, #28]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fda0 	bl	8000544 <__aeabi_ui2d>
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b4d      	ldr	r3, [pc, #308]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a0a:	f7fe ff3f 	bl	800088c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fc57 	bl	80002c8 <__aeabi_dsub>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4614      	mov	r4, r2
 8001a20:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd9c 	bl	8000564 <__aeabi_i2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4690      	mov	r8, r2
 8001a3e:	4699      	mov	r9, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	8b9b      	ldrh	r3, [r3, #28]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd7d 	bl	8000544 <__aeabi_ui2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a50:	f7fe ff1c 	bl	800088c <__aeabi_ddiv>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4640      	mov	r0, r8
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	f7fe fc34 	bl	80002c8 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a64:	4620      	mov	r0, r4
 8001a66:	4629      	mov	r1, r5
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4614      	mov	r4, r2
 8001a72:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd72 	bl	8000564 <__aeabi_i2d>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
    var2 =
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fdd6 	bl	8000638 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	f7fe fc16 	bl	80002cc <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f876 	bl	8000b98 <__aeabi_d2iz>
 8001aac:	4602      	mov	r2, r0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ab2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aba:	f7fe fc07 	bl	80002cc <__adddf3>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <compensate_temperature+0x1e0>)
 8001acc:	f7fe fede 	bl	800088c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001ade:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ae2:	f7ff f81b 	bl	8000b1c <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001af2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b06:	f7ff f827 	bl	8000b58 <__aeabi_dcmpgt>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b16:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001b20:	68f9      	ldr	r1, [r7, #12]
 8001b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b26:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3730      	adds	r7, #48	@ 0x30
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b38:	40d00000 	.word	0x40d00000
 8001b3c:	40900000 	.word	0x40900000
 8001b40:	40c00000 	.word	0x40c00000
 8001b44:	40b40000 	.word	0x40b40000
 8001b48:	c0440000 	.word	0xc0440000
 8001b4c:	40554000 	.word	0x40554000

08001b50 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b08c      	sub	sp, #48	@ 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fcf6 	bl	8000564 <__aeabi_i2d>
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	f7fe fe84 	bl	800088c <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	4bcb      	ldr	r3, [pc, #812]	@ (8001ec0 <compensate_pressure+0x370>)
 8001b92:	f7fe fb99 	bl	80002c8 <__aeabi_dsub>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ba6:	f7fe fd47 	bl	8000638 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4614      	mov	r4, r2
 8001bb0:	461d      	mov	r5, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcd3 	bl	8000564 <__aeabi_i2d>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fd37 	bl	8000638 <__aeabi_dmul>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4bbb      	ldr	r3, [pc, #748]	@ (8001ec4 <compensate_pressure+0x374>)
 8001bd8:	f7fe fe58 	bl	800088c <__aeabi_ddiv>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcba 	bl	8000564 <__aeabi_i2d>
 8001bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bf4:	f7fe fd20 	bl	8000638 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	f7fe fb62 	bl	80002cc <__adddf3>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c10:	f7fe fb5c 	bl	80002cc <__adddf3>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4ba9      	ldr	r3, [pc, #676]	@ (8001ec8 <compensate_pressure+0x378>)
 8001c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c26:	f7fe fe31 	bl	800088c <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc93 	bl	8000564 <__aeabi_i2d>
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4ba2      	ldr	r3, [pc, #648]	@ (8001ecc <compensate_pressure+0x37c>)
 8001c44:	f7fe fcf8 	bl	8000638 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fb3c 	bl	80002cc <__adddf3>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc7e 	bl	8000564 <__aeabi_i2d>
 8001c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6c:	f7fe fce4 	bl	8000638 <__aeabi_dmul>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7c:	f7fe fcdc 	bl	8000638 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	4b90      	ldr	r3, [pc, #576]	@ (8001ed0 <compensate_pressure+0x380>)
 8001c8e:	f7fe fdfd 	bl	800088c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4614      	mov	r4, r2
 8001c98:	461d      	mov	r5, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc5f 	bl	8000564 <__aeabi_i2d>
 8001ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001caa:	f7fe fcc5 	bl	8000638 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe fb09 	bl	80002cc <__adddf3>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	4b82      	ldr	r3, [pc, #520]	@ (8001ed0 <compensate_pressure+0x380>)
 8001cc8:	f7fe fde0 	bl	800088c <__aeabi_ddiv>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec4 <compensate_pressure+0x374>)
 8001cda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cde:	f7fe fdd5 	bl	800088c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <compensate_pressure+0x384>)
 8001cf0:	f7fe faec 	bl	80002cc <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc1f 	bl	8000544 <__aeabi_ui2d>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d26:	f7fe fef9 	bl	8000b1c <__aeabi_dcmplt>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <compensate_pressure+0x1f8>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3c:	f7fe ff0c 	bl	8000b58 <__aeabi_dcmpgt>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80de 	beq.w	8001f04 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fbf9 	bl	8000544 <__aeabi_ui2d>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	f04f 0000 	mov.w	r0, #0
 8001d5a:	495f      	ldr	r1, [pc, #380]	@ (8001ed8 <compensate_pressure+0x388>)
 8001d5c:	f7fe fab4 	bl	80002c8 <__aeabi_dsub>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b5b      	ldr	r3, [pc, #364]	@ (8001edc <compensate_pressure+0x38c>)
 8001d6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d72:	f7fe fd8b 	bl	800088c <__aeabi_ddiv>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d7e:	f7fe faa3 	bl	80002c8 <__aeabi_dsub>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4610      	mov	r0, r2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	a347      	add	r3, pc, #284	@ (adr r3, 8001ea8 <compensate_pressure+0x358>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	f7fe fc52 	bl	8000638 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da0:	f7fe fd74 	bl	800088c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd6 	bl	8000564 <__aeabi_i2d>
 8001db8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dbc:	f7fe fc3c 	bl	8000638 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b40      	ldr	r3, [pc, #256]	@ (8001ee0 <compensate_pressure+0x390>)
 8001dde:	f7fe fd55 	bl	800088c <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbb7 	bl	8000564 <__aeabi_i2d>
 8001df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dfa:	f7fe fc1d 	bl	8000638 <__aeabi_dmul>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec4 <compensate_pressure+0x374>)
 8001e0c:	f7fe fd3e 	bl	800088c <__aeabi_ddiv>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e20:	f7fe fa54 	bl	80002cc <__adddf3>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4614      	mov	r4, r2
 8001e2a:	461d      	mov	r5, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fb96 	bl	8000564 <__aeabi_i2d>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe fa44 	bl	80002cc <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <compensate_pressure+0x394>)
 8001e52:	f7fe fd1b 	bl	800088c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e5e:	f7fe fa35 	bl	80002cc <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e6a:	a311      	add	r3, pc, #68	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e74:	f7fe fe52 	bl	8000b1c <__aeabi_dcmplt>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001eb8 <compensate_pressure+0x368>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e98:	f7fe fe5e 	bl	8000b58 <__aeabi_dcmpgt>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	e022      	b.n	8001ee8 <compensate_pressure+0x398>
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	00000000 	.word	0x00000000
 8001eac:	40b86a00 	.word	0x40b86a00
 8001eb0:	00000000 	.word	0x00000000
 8001eb4:	40dd4c00 	.word	0x40dd4c00
 8001eb8:	00000000 	.word	0x00000000
 8001ebc:	40fadb00 	.word	0x40fadb00
 8001ec0:	40ef4000 	.word	0x40ef4000
 8001ec4:	40e00000 	.word	0x40e00000
 8001ec8:	40100000 	.word	0x40100000
 8001ecc:	40f00000 	.word	0x40f00000
 8001ed0:	41200000 	.word	0x41200000
 8001ed4:	3ff00000 	.word	0x3ff00000
 8001ed8:	41300000 	.word	0x41300000
 8001edc:	40b00000 	.word	0x40b00000
 8001ee0:	41e00000 	.word	0x41e00000
 8001ee4:	40300000 	.word	0x40300000
 8001ee8:	d007      	beq.n	8001efa <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001eea:	a309      	add	r3, pc, #36	@ (adr r3, 8001f10 <compensate_pressure+0x3c0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f00:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f04:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	@ 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40fadb00 	.word	0x40fadb00

08001f18 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db03      	blt.n	8001f34 <st_check_boundaries+0x1c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	dd09      	ble.n	8001f48 <st_check_boundaries+0x30>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db06      	blt.n	8001f48 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	dc02      	bgt.n	8001f48 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f42:	23fa      	movs	r3, #250	@ 0xfa
 8001f44:	73fb      	strb	r3, [r7, #15]
 8001f46:	e023      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	db03      	blt.n	8001f56 <st_check_boundaries+0x3e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a13      	ldr	r2, [pc, #76]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	dd09      	ble.n	8001f6a <st_check_boundaries+0x52>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	db06      	blt.n	8001f6a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	dc02      	bgt.n	8001f6a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f64:	23fb      	movs	r3, #251	@ 0xfb
 8001f66:	73fb      	strb	r3, [r7, #15]
 8001f68:	e012      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db03      	blt.n	8001f78 <st_check_boundaries+0x60>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	dd09      	ble.n	8001f8c <st_check_boundaries+0x74>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db03      	blt.n	8001f86 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	dd02      	ble.n	8001f8c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f86:	23f9      	movs	r3, #249	@ 0xf9
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	e001      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	000ffff0 	.word	0x000ffff0

08001fa4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff f839 	bl	8001024 <bmp2_init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f91e 	bl	80011fe <bmp2_get_config>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f950 	bl	800127e <bmp2_set_config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	2003      	movs	r0, #3
 8001fec:	f7ff f982 	bl	80012f4 <bmp2_set_power_mode>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001ff4:	f107 0108 	add.w	r1, r7, #8
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fa0c 	bl	800141c <bmp2_compute_meas_time>
 8002004:	4603      	mov	r3, r0
 8002006:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002008:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4603      	mov	r3, r0
 8002022:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	6858      	ldr	r0, [r3, #4]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	891b      	ldrh	r3, [r3, #8]
 8002038:	2200      	movs	r2, #0
 800203a:	4619      	mov	r1, r3
 800203c:	f002 fea0 	bl	8004d80 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	f107 010f 	add.w	r1, r7, #15
 8002048:	2305      	movs	r3, #5
 800204a:	2201      	movs	r2, #1
 800204c:	f004 f891 	bl	8006172 <HAL_SPI_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2305      	movs	r3, #5
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	f004 f9fc 	bl	800645c <HAL_SPI_Receive>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	4413      	add	r3, r2
 800206c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	6858      	ldr	r0, [r3, #4]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	891b      	ldrh	r3, [r3, #8]
 8002076:	2201      	movs	r2, #1
 8002078:	4619      	mov	r1, r3
 800207a:	f002 fe81 	bl	8004d80 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 800207e:	7dbb      	ldrb	r3, [r7, #22]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <bmp2_spi_read+0x74>
    iError = -1;
 8002084:	23ff      	movs	r3, #255	@ 0xff
 8002086:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002088:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4603      	mov	r3, r0
 80020a2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020a8:	2300      	movs	r3, #0
 80020aa:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	6858      	ldr	r0, [r3, #4]
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	891b      	ldrh	r3, [r3, #8]
 80020b8:	2200      	movs	r2, #0
 80020ba:	4619      	mov	r1, r3
 80020bc:	f002 fe60 	bl	8004d80 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	f107 010f 	add.w	r1, r7, #15
 80020c8:	2305      	movs	r3, #5
 80020ca:	2201      	movs	r2, #1
 80020cc:	f004 f851 	bl	8006172 <HAL_SPI_Transmit>
 80020d0:	4603      	mov	r3, r0
 80020d2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	2305      	movs	r3, #5
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	f004 f847 	bl	8006172 <HAL_SPI_Transmit>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	7dbb      	ldrb	r3, [r7, #22]
 80020ea:	4413      	add	r3, r2
 80020ec:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6858      	ldr	r0, [r3, #4]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	891b      	ldrh	r3, [r3, #8]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4619      	mov	r1, r3
 80020fa:	f002 fe41 	bl	8004d80 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020fe:	7dbb      	ldrb	r3, [r7, #22]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <bmp2_spi_write+0x74>
    iError = -1;
 8002104:	23ff      	movs	r3, #255	@ 0xff
 8002106:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <bmp2_delay_us+0x24>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	099b      	lsrs	r3, r3, #6
 8002128:	4618      	mov	r0, r3
 800212a:	f002 fa9d 	bl	8004668 <HAL_Delay>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	10624dd3 	.word	0x10624dd3

0800213c <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b08b      	sub	sp, #44	@ 0x2c
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002148:	23ff      	movs	r3, #255	@ 0xff
 800214a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	899b      	ldrh	r3, [r3, #12]
 8002154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002158:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f89c 	bl	800129c <bmp2_get_status>
 8002164:	4603      	mov	r3, r0
 8002166:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff f8d4 	bl	800131e <bmp2_get_sensor_data>
 8002176:	4603      	mov	r3, r0
 8002178:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 800217c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 8002186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <BMP2_ReadData+0xc4>)
 8002190:	f7fe fb7c 	bl	800088c <__aeabi_ddiv>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 800219e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80021ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <BMP2_ReadData+0x80>
 80021b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dccd      	bgt.n	8002158 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	68f9      	ldr	r1, [r7, #12]
 80021c4:	684c      	ldr	r4, [r1, #4]
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fd2d 	bl	8000c28 <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	684c      	ldr	r4, [r1, #4]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fd22 	bl	8000c28 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
 80021e6:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80021f0:	729a      	strb	r2, [r3, #10]

  return rslt;
 80021f2:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	40590000 	.word	0x40590000

08002204 <FAN_PWM_Init>:
  * @brief Initialize PWM fan control
  * @param[in] hfan   : Fan PWM handler
  * @retval None
  */
void FAN_PWM_Init(FAN_PWM_Handle_TypeDef* hfan)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (hfan->Output.Duty) : (100.0f - hfan->Output.Duty);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d103      	bne.n	800221c <FAN_PWM_Init+0x18>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a02 	vldr	s15, [r3, #8]
 800221a:	e006      	b.n	800222a <FAN_PWM_Init+0x26>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002222:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002240 <FAN_PWM_Init+0x3c>
 8002226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hfan->Output));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8aa 	bl	800238c <PWM_Init>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000

08002244 <FAN_PWM_WriteDuty>:
  * @param[in/out] hfan   : Fan PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void FAN_PWM_WriteDuty(FAN_PWM_Handle_TypeDef* hfan, float duty)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	ed87 0a00 	vstr	s0, [r7]
  const float minDuty = 60.0f; // Minimum duty cycle for the fan to start
 8002250:	4b27      	ldr	r3, [pc, #156]	@ (80022f0 <FAN_PWM_WriteDuty+0xac>)
 8002252:	60fb      	str	r3, [r7, #12]

  // Clamp the duty cycle to the valid range [0.0, 100.0]
  if (duty < 0.0f) {
 8002254:	edd7 7a00 	vldr	s15, [r7]
 8002258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002260:	d503      	bpl.n	800226a <FAN_PWM_WriteDuty+0x26>
    duty = 0.0f;
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	e00a      	b.n	8002280 <FAN_PWM_WriteDuty+0x3c>
  } else if (duty > 99.0f) {
 800226a:	edd7 7a00 	vldr	s15, [r7]
 800226e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	dd01      	ble.n	8002280 <FAN_PWM_WriteDuty+0x3c>
    duty = 99.0f;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <FAN_PWM_WriteDuty+0xb4>)
 800227e:	603b      	str	r3, [r7, #0]
  }

  // Map the duty cycle to the new range [minDuty, 100.0]
  if (duty > 0.0f) {
 8002280:	edd7 7a00 	vldr	s15, [r7]
 8002284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228c:	dd13      	ble.n	80022b6 <FAN_PWM_WriteDuty+0x72>
      duty = minDuty + (duty * (100.0f - minDuty) / 100.0f);
 800228e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 8002292:	edd7 7a03 	vldr	s15, [r7, #12]
 8002296:	ee37 7a67 	vsub.f32	s14, s14, s15
 800229a:	edd7 7a00 	vldr	s15, [r7]
 800229e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a2:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b2:	edc7 7a00 	vstr	s15, [r7]
  }

  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (duty) : (100.0f - duty);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d006      	beq.n	80022cc <FAN_PWM_WriteDuty+0x88>
 80022be:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 80022c2:	edd7 7a00 	vldr	s15, [r7]
 80022c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ca:	e001      	b.n	80022d0 <FAN_PWM_WriteDuty+0x8c>
 80022cc:	edd7 7a00 	vldr	s15, [r7]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hfan->Output), hfan->Output.Duty);
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edd3 7a02 	vldr	s15, [r3, #8]
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	4610      	mov	r0, r2
 80022e4:	f000 f86a 	bl	80023bc <PWM_WriteDuty>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	42700000 	.word	0x42700000
 80022f4:	42c60000 	.word	0x42c60000
 80022f8:	42c60000 	.word	0x42c60000
 80022fc:	42c80000 	.word	0x42c80000

08002300 <HEATER_PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	7b1b      	ldrb	r3, [r3, #12]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d103      	bne.n	8002318 <HEATER_PWM_Init+0x18>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	edd3 7a02 	vldr	s15, [r3, #8]
 8002316:	e006      	b.n	8002326 <HEATER_PWM_Init+0x26>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	edd3 7a02 	vldr	s15, [r3, #8]
 800231e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800233c <HEATER_PWM_Init+0x3c>
 8002322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f82c 	bl	800238c <PWM_Init>
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	42c80000 	.word	0x42c80000

08002340 <HEATER_PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7b1b      	ldrb	r3, [r3, #12]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d006      	beq.n	8002362 <HEATER_PWM_WriteDuty+0x22>
 8002354:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002388 <HEATER_PWM_WriteDuty+0x48>
 8002358:	edd7 7a00 	vldr	s15, [r7]
 800235c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002360:	e001      	b.n	8002366 <HEATER_PWM_WriteDuty+0x26>
 8002362:	edd7 7a00 	vldr	s15, [r7]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	edd3 7a02 	vldr	s15, [r3, #8]
 8002374:	eeb0 0a67 	vmov.f32	s0, s15
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f81f 	bl	80023bc <PWM_WriteDuty>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	42c80000 	.word	0x42c80000

0800238c <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	edd3 7a02 	vldr	s15, [r3, #8]
 800239a:	eeb0 0a67 	vmov.f32	s0, s15
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f80c 	bl	80023bc <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	4619      	mov	r1, r3
 80023ae:	4610      	mov	r0, r2
 80023b0:	f004 fed2 	bl	8007158 <HAL_TIM_PWM_Start>
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 80023c8:	edd7 7a00 	vldr	s15, [r7]
 80023cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d4:	d503      	bpl.n	80023de <PWM_WriteDuty+0x22>
    duty = 0.0;
 80023d6:	f04f 0300 	mov.w	r3, #0
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	e00a      	b.n	80023f4 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80023de:	edd7 7a00 	vldr	s15, [r7]
 80023e2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80024a0 <PWM_WriteDuty+0xe4>
 80023e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ee:	dd01      	ble.n	80023f4 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80023f0:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <PWM_WriteDuty+0xe8>)
 80023f2:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002402:	3301      	adds	r3, #1
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800240c:	edd7 7a00 	vldr	s15, [r7]
 8002410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002414:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80024a0 <PWM_WriteDuty+0xe4>
 8002418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800241c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002420:	ee17 3a90 	vmov	r3, s15
 8002424:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d105      	bne.n	800243a <PWM_WriteDuty+0x7e>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002438:	e02c      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b04      	cmp	r3, #4
 8002440:	d105      	bne.n	800244e <PWM_WriteDuty+0x92>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800244c:	e022      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b08      	cmp	r3, #8
 8002454:	d105      	bne.n	8002462 <PWM_WriteDuty+0xa6>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002460:	e018      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d105      	bne.n	8002476 <PWM_WriteDuty+0xba>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002474:	e00e      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b10      	cmp	r3, #16
 800247c:	d105      	bne.n	800248a <PWM_WriteDuty+0xce>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002488:	e004      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	42c80000 	.word	0x42c80000
 80024a4:	42c80000 	.word	0x42c80000

080024a8 <LCD_Init>:
/**
  * @brief  Initialize the LCD in 4-bit mode.
  * @retval None
  */
void LCD_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
    HAL_Delay(50); // Wait for LCD to power up
 80024ac:	2032      	movs	r0, #50	@ 0x32
 80024ae:	f002 f8db 	bl	8004668 <HAL_Delay>

    // Initialize in 4-bit mode
    LCD_SendNibble(0x3);
 80024b2:	2003      	movs	r0, #3
 80024b4:	f000 f856 	bl	8002564 <LCD_SendNibble>
    HAL_Delay(5);
 80024b8:	2005      	movs	r0, #5
 80024ba:	f002 f8d5 	bl	8004668 <HAL_Delay>
    LCD_SendNibble(0x3);
 80024be:	2003      	movs	r0, #3
 80024c0:	f000 f850 	bl	8002564 <LCD_SendNibble>
    HAL_Delay(1);
 80024c4:	2001      	movs	r0, #1
 80024c6:	f002 f8cf 	bl	8004668 <HAL_Delay>
    LCD_SendNibble(0x3);
 80024ca:	2003      	movs	r0, #3
 80024cc:	f000 f84a 	bl	8002564 <LCD_SendNibble>
    HAL_Delay(1);
 80024d0:	2001      	movs	r0, #1
 80024d2:	f002 f8c9 	bl	8004668 <HAL_Delay>
    LCD_SendNibble(0x2);
 80024d6:	2002      	movs	r0, #2
 80024d8:	f000 f844 	bl	8002564 <LCD_SendNibble>
    HAL_Delay(1);
 80024dc:	2001      	movs	r0, #1
 80024de:	f002 f8c3 	bl	8004668 <HAL_Delay>

    // Function set: 4-bit, 2 lines, 5x8 dots
    LCD_Command(0x28);
 80024e2:	2028      	movs	r0, #40	@ 0x28
 80024e4:	f000 f80e 	bl	8002504 <LCD_Command>
    // Display on, cursor off, blink off
    LCD_Command(0x0C);
 80024e8:	200c      	movs	r0, #12
 80024ea:	f000 f80b 	bl	8002504 <LCD_Command>
    // Clear display
    LCD_Command(0x01);
 80024ee:	2001      	movs	r0, #1
 80024f0:	f000 f808 	bl	8002504 <LCD_Command>
    HAL_Delay(2);
 80024f4:	2002      	movs	r0, #2
 80024f6:	f002 f8b7 	bl	8004668 <HAL_Delay>
    // Entry mode set: Increment cursor
    LCD_Command(0x06);
 80024fa:	2006      	movs	r0, #6
 80024fc:	f000 f802 	bl	8002504 <LCD_Command>
}
 8002500:	bf00      	nop
 8002502:	bd80      	pop	{r7, pc}

08002504 <LCD_Command>:
  * @brief  Send a command byte to the LCD.
  * @param  cmd: Command byte
  * @retval None
  */
void LCD_Command(uint8_t cmd)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
    // RS = 0 for command
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800250e:	2200      	movs	r2, #0
 8002510:	2140      	movs	r1, #64	@ 0x40
 8002512:	4807      	ldr	r0, [pc, #28]	@ (8002530 <LCD_Command+0x2c>)
 8002514:	f002 fc34 	bl	8004d80 <HAL_GPIO_WritePin>
    LCD_SendByte(cmd);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4618      	mov	r0, r3
 800251c:	f000 f874 	bl	8002608 <LCD_SendByte>
    HAL_Delay(2);
 8002520:	2002      	movs	r0, #2
 8002522:	f002 f8a1 	bl	8004668 <HAL_Delay>
}
 8002526:	bf00      	nop
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	40020800 	.word	0x40020800

08002534 <LCD_WriteData>:
  * @brief  Send a data byte to the LCD.
  * @param  data: Data byte
  * @retval None
  */
void LCD_WriteData(uint8_t data)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
    // RS = 1 for data
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 800253e:	2201      	movs	r2, #1
 8002540:	2140      	movs	r1, #64	@ 0x40
 8002542:	4807      	ldr	r0, [pc, #28]	@ (8002560 <LCD_WriteData+0x2c>)
 8002544:	f002 fc1c 	bl	8004d80 <HAL_GPIO_WritePin>
    LCD_SendByte(data);
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	4618      	mov	r0, r3
 800254c:	f000 f85c 	bl	8002608 <LCD_SendByte>
    HAL_Delay(1);
 8002550:	2001      	movs	r0, #1
 8002552:	f002 f889 	bl	8004668 <HAL_Delay>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40020800 	.word	0x40020800

08002564 <LCD_SendNibble>:
  * @brief  Send a 4-bit nibble to the LCD.
  * @param  nibble: Lower 4 bits of the byte
  * @retval None
  */
void LCD_SendNibble(uint8_t nibble)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
    // Set data pins D4-D7
    HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	b2db      	uxtb	r3, r3
 8002576:	461a      	mov	r2, r3
 8002578:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800257c:	481e      	ldr	r0, [pc, #120]	@ (80025f8 <LCD_SendNibble+0x94>)
 800257e:	f002 fbff 	bl	8004d80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	105b      	asrs	r3, r3, #1
 8002586:	b2db      	uxtb	r3, r3
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	b2db      	uxtb	r3, r3
 800258e:	461a      	mov	r2, r3
 8002590:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002594:	4819      	ldr	r0, [pc, #100]	@ (80025fc <LCD_SendNibble+0x98>)
 8002596:	f002 fbf3 	bl	8004d80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	109b      	asrs	r3, r3, #2
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	461a      	mov	r2, r3
 80025a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025ac:	4814      	ldr	r0, [pc, #80]	@ (8002600 <LCD_SendNibble+0x9c>)
 80025ae:	f002 fbe7 	bl	8004d80 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x8) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	10db      	asrs	r3, r3, #3
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025c4:	480f      	ldr	r0, [pc, #60]	@ (8002604 <LCD_SendNibble+0xa0>)
 80025c6:	f002 fbdb 	bl	8004d80 <HAL_GPIO_WritePin>

    // Toggle E pin
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 80025ca:	2201      	movs	r2, #1
 80025cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025d0:	4809      	ldr	r0, [pc, #36]	@ (80025f8 <LCD_SendNibble+0x94>)
 80025d2:	f002 fbd5 	bl	8004d80 <HAL_GPIO_WritePin>
    HAL_Delay(1); // Enable pulse width
 80025d6:	2001      	movs	r0, #1
 80025d8:	f002 f846 	bl	8004668 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 80025dc:	2200      	movs	r2, #0
 80025de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025e2:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <LCD_SendNibble+0x94>)
 80025e4:	f002 fbcc 	bl	8004d80 <HAL_GPIO_WritePin>
    HAL_Delay(1); // Command processing time
 80025e8:	2001      	movs	r0, #1
 80025ea:	f002 f83d 	bl	8004668 <HAL_Delay>
}
 80025ee:	bf00      	nop
 80025f0:	3708      	adds	r7, #8
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40020400 	.word	0x40020400
 80025fc:	40020000 	.word	0x40020000
 8002600:	40020c00 	.word	0x40020c00
 8002604:	40021400 	.word	0x40021400

08002608 <LCD_SendByte>:
  * @brief  Send a full byte to the LCD by splitting into two nibbles.
  * @param  byte: Byte to send
  * @retval None
  */
void LCD_SendByte(uint8_t byte)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	71fb      	strb	r3, [r7, #7]
    // Send higher nibble
    LCD_SendNibble((byte >> 4) & 0x0F);
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	091b      	lsrs	r3, r3, #4
 8002616:	b2db      	uxtb	r3, r3
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ffa3 	bl	8002564 <LCD_SendNibble>
    // Send lower nibble
    LCD_SendNibble(byte & 0x0F);
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	f003 030f 	and.w	r3, r3, #15
 8002624:	b2db      	uxtb	r3, r3
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ff9c 	bl	8002564 <LCD_SendNibble>
}
 800262c:	bf00      	nop
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <LCD_Clear>:
/**
  * @brief  Clear the LCD display.
  * @retval None
  */
void LCD_Clear(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
    LCD_Command(0x01);
 8002638:	2001      	movs	r0, #1
 800263a:	f7ff ff63 	bl	8002504 <LCD_Command>
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}

08002642 <LCD_SetCursor>:
  * @param  row: Row number (0 or 1)
  * @param  col: Column number (0 to 15)
  * @retval None
  */
void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b084      	sub	sp, #16
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	460a      	mov	r2, r1
 800264c:	71fb      	strb	r3, [r7, #7]
 800264e:	4613      	mov	r3, r2
 8002650:	71bb      	strb	r3, [r7, #6]
    uint8_t address;
    if (row == 0)
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d103      	bne.n	8002660 <LCD_SetCursor+0x1e>
        address = 0x80 + col;
 8002658:	79bb      	ldrb	r3, [r7, #6]
 800265a:	3b80      	subs	r3, #128	@ 0x80
 800265c:	73fb      	strb	r3, [r7, #15]
 800265e:	e002      	b.n	8002666 <LCD_SetCursor+0x24>
    else
        address = 0xC0 + col;
 8002660:	79bb      	ldrb	r3, [r7, #6]
 8002662:	3b40      	subs	r3, #64	@ 0x40
 8002664:	73fb      	strb	r3, [r7, #15]
    LCD_Command(address);
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff4b 	bl	8002504 <LCD_Command>
}
 800266e:	bf00      	nop
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <LCD_Print>:
  * @brief  Print a string on the LCD.
  * @param  str: Null-terminated string
  * @retval None
  */
void LCD_Print(char* str)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b082      	sub	sp, #8
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
    while(*str)
 800267e:	e006      	b.n	800268e <LCD_Print+0x18>
    {
        LCD_WriteData(*str++);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff53 	bl	8002534 <LCD_WriteData>
    while(*str)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f4      	bne.n	8002680 <LCD_Print+0xa>
    }
}
 8002696:	bf00      	nop
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <LCD_CreateCustomChar>:
void LCD_CreateCustomChar(uint8_t* cg_char, uint8_t location)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	70fb      	strb	r3, [r7, #3]
    uint8_t i;

    // Set CGRAM address
    LCD_Command(0x40 + (location << 3));
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	3340      	adds	r3, #64	@ 0x40
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff ff24 	bl	8002504 <LCD_Command>

    // Write character data
    for (i = 0; i < 8; i++) {
 80026bc:	2300      	movs	r3, #0
 80026be:	73fb      	strb	r3, [r7, #15]
 80026c0:	e009      	b.n	80026d6 <LCD_CreateCustomChar+0x36>
        LCD_WriteData(cg_char[i]);
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	4413      	add	r3, r2
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff ff32 	bl	8002534 <LCD_WriteData>
    for (i = 0; i < 8; i++) {
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	3301      	adds	r3, #1
 80026d4:	73fb      	strb	r3, [r7, #15]
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	2b07      	cmp	r3, #7
 80026da:	d9f2      	bls.n	80026c2 <LCD_CreateCustomChar+0x22>
    }
}
 80026dc:	bf00      	nop
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
	...

080026e8 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80026ec:	2200      	movs	r2, #0
 80026ee:	2110      	movs	r1, #16
 80026f0:	4803      	ldr	r0, [pc, #12]	@ (8002700 <SELECT+0x18>)
 80026f2:	f002 fb45 	bl	8004d80 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80026f6:	2001      	movs	r0, #1
 80026f8:	f001 ffb6 	bl	8004668 <HAL_Delay>
}
 80026fc:	bf00      	nop
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40020000 	.word	0x40020000

08002704 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8002708:	2201      	movs	r2, #1
 800270a:	2110      	movs	r1, #16
 800270c:	4803      	ldr	r0, [pc, #12]	@ (800271c <DESELECT+0x18>)
 800270e:	f002 fb37 	bl	8004d80 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002712:	2001      	movs	r0, #1
 8002714:	f001 ffa8 	bl	8004668 <HAL_Delay>
}
 8002718:	bf00      	nop
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40020000 	.word	0x40020000

08002720 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800272a:	bf00      	nop
 800272c:	4b08      	ldr	r3, [pc, #32]	@ (8002750 <SPI_TxByte+0x30>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b02      	cmp	r3, #2
 8002738:	d1f8      	bne.n	800272c <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800273a:	1df9      	adds	r1, r7, #7
 800273c:	2364      	movs	r3, #100	@ 0x64
 800273e:	2201      	movs	r2, #1
 8002740:	4803      	ldr	r0, [pc, #12]	@ (8002750 <SPI_TxByte+0x30>)
 8002742:	f003 fd16 	bl	8006172 <HAL_SPI_Transmit>
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	20000324 	.word	0x20000324

08002754 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002760:	bf00      	nop
 8002762:	4b08      	ldr	r3, [pc, #32]	@ (8002784 <SPI_TxBuffer+0x30>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b02      	cmp	r3, #2
 800276e:	d1f8      	bne.n	8002762 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8002770:	887a      	ldrh	r2, [r7, #2]
 8002772:	2364      	movs	r3, #100	@ 0x64
 8002774:	6879      	ldr	r1, [r7, #4]
 8002776:	4803      	ldr	r0, [pc, #12]	@ (8002784 <SPI_TxBuffer+0x30>)
 8002778:	f003 fcfb 	bl	8006172 <HAL_SPI_Transmit>
}
 800277c:	bf00      	nop
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20000324 	.word	0x20000324

08002788 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800278e:	23ff      	movs	r3, #255	@ 0xff
 8002790:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8002792:	bf00      	nop
 8002794:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <SPI_RxByte+0x34>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d1f8      	bne.n	8002794 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80027a2:	1dba      	adds	r2, r7, #6
 80027a4:	1df9      	adds	r1, r7, #7
 80027a6:	2364      	movs	r3, #100	@ 0x64
 80027a8:	9300      	str	r3, [sp, #0]
 80027aa:	2301      	movs	r3, #1
 80027ac:	4803      	ldr	r0, [pc, #12]	@ (80027bc <SPI_RxByte+0x34>)
 80027ae:	f003 ff8c 	bl	80066ca <HAL_SPI_TransmitReceive>

	return data;
 80027b2:	79bb      	ldrb	r3, [r7, #6]
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000324 	.word	0x20000324

080027c0 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80027c8:	f7ff ffde 	bl	8002788 <SPI_RxByte>
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	701a      	strb	r2, [r3, #0]
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80027e2:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <SD_ReadyWait+0x30>)
 80027e4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80027e8:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80027ea:	f7ff ffcd 	bl	8002788 <SPI_RxByte>
 80027ee:	4603      	mov	r3, r0
 80027f0:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80027f2:	79fb      	ldrb	r3, [r7, #7]
 80027f4:	2bff      	cmp	r3, #255	@ 0xff
 80027f6:	d003      	beq.n	8002800 <SD_ReadyWait+0x24>
 80027f8:	4b04      	ldr	r3, [pc, #16]	@ (800280c <SD_ReadyWait+0x30>)
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1f4      	bne.n	80027ea <SD_ReadyWait+0xe>

	return res;
 8002800:	79fb      	ldrb	r3, [r7, #7]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	2000029e 	.word	0x2000029e

08002810 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8002816:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 800281a:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800281c:	f7ff ff72 	bl	8002704 <DESELECT>
	for(int i = 0; i < 10; i++)
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	e005      	b.n	8002832 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8002826:	20ff      	movs	r0, #255	@ 0xff
 8002828:	f7ff ff7a 	bl	8002720 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	3301      	adds	r3, #1
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b09      	cmp	r3, #9
 8002836:	ddf6      	ble.n	8002826 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8002838:	f7ff ff56 	bl	80026e8 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800283c:	2340      	movs	r3, #64	@ 0x40
 800283e:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8002848:	2300      	movs	r3, #0
 800284a:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800284c:	2300      	movs	r3, #0
 800284e:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8002850:	2395      	movs	r3, #149	@ 0x95
 8002852:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8002854:	463b      	mov	r3, r7
 8002856:	2106      	movs	r1, #6
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff7b 	bl	8002754 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800285e:	e002      	b.n	8002866 <SD_PowerOn+0x56>
	{
		cnt--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3b01      	subs	r3, #1
 8002864:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8002866:	f7ff ff8f 	bl	8002788 <SPI_RxByte>
 800286a:	4603      	mov	r3, r0
 800286c:	2b01      	cmp	r3, #1
 800286e:	d002      	beq.n	8002876 <SD_PowerOn+0x66>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f4      	bne.n	8002860 <SD_PowerOn+0x50>
	}

	DESELECT();
 8002876:	f7ff ff45 	bl	8002704 <DESELECT>
	SPI_TxByte(0XFF);
 800287a:	20ff      	movs	r0, #255	@ 0xff
 800287c:	f7ff ff50 	bl	8002720 <SPI_TxByte>

	PowerFlag = 1;
 8002880:	4b03      	ldr	r3, [pc, #12]	@ (8002890 <SD_PowerOn+0x80>)
 8002882:	2201      	movs	r2, #1
 8002884:	701a      	strb	r2, [r3, #0]
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	200002a1 	.word	0x200002a1

08002894 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8002898:	4b03      	ldr	r3, [pc, #12]	@ (80028a8 <SD_PowerOff+0x14>)
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
}
 800289e:	bf00      	nop
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	200002a1 	.word	0x200002a1

080028ac <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
	return PowerFlag;
 80028b0:	4b03      	ldr	r3, [pc, #12]	@ (80028c0 <SD_CheckPower+0x14>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	200002a1 	.word	0x200002a1

080028c4 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80028ce:	4b13      	ldr	r3, [pc, #76]	@ (800291c <SD_RxDataBlock+0x58>)
 80028d0:	22c8      	movs	r2, #200	@ 0xc8
 80028d2:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80028d4:	f7ff ff58 	bl	8002788 <SPI_RxByte>
 80028d8:	4603      	mov	r3, r0
 80028da:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	2bff      	cmp	r3, #255	@ 0xff
 80028e0:	d103      	bne.n	80028ea <SD_RxDataBlock+0x26>
 80028e2:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <SD_RxDataBlock+0x58>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f4      	bne.n	80028d4 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	2bfe      	cmp	r3, #254	@ 0xfe
 80028ee:	d001      	beq.n	80028f4 <SD_RxDataBlock+0x30>
 80028f0:	2300      	movs	r3, #0
 80028f2:	e00f      	b.n	8002914 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	1c5a      	adds	r2, r3, #1
 80028f8:	607a      	str	r2, [r7, #4]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff ff60 	bl	80027c0 <SPI_RxBytePtr>
	} while(len--);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	1e5a      	subs	r2, r3, #1
 8002904:	603a      	str	r2, [r7, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f4      	bne.n	80028f4 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800290a:	f7ff ff3d 	bl	8002788 <SPI_RxByte>
	SPI_RxByte();
 800290e:	f7ff ff3b 	bl	8002788 <SPI_RxByte>

	return TRUE;
 8002912:	2301      	movs	r3, #1
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	2000029c 	.word	0x2000029c

08002920 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800292c:	2300      	movs	r3, #0
 800292e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8002930:	f7ff ff54 	bl	80027dc <SD_ReadyWait>
 8002934:	4603      	mov	r3, r0
 8002936:	2bff      	cmp	r3, #255	@ 0xff
 8002938:	d001      	beq.n	800293e <SD_TxDataBlock+0x1e>
 800293a:	2300      	movs	r3, #0
 800293c:	e02f      	b.n	800299e <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800293e:	78fb      	ldrb	r3, [r7, #3]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff feed 	bl	8002720 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8002946:	78fb      	ldrb	r3, [r7, #3]
 8002948:	2bfd      	cmp	r3, #253	@ 0xfd
 800294a:	d020      	beq.n	800298e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800294c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff feff 	bl	8002754 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8002956:	f7ff ff17 	bl	8002788 <SPI_RxByte>
		SPI_RxByte();
 800295a:	f7ff ff15 	bl	8002788 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800295e:	e00b      	b.n	8002978 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8002960:	f7ff ff12 	bl	8002788 <SPI_RxByte>
 8002964:	4603      	mov	r3, r0
 8002966:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8002968:	7bfb      	ldrb	r3, [r7, #15]
 800296a:	f003 031f 	and.w	r3, r3, #31
 800296e:	2b05      	cmp	r3, #5
 8002970:	d006      	beq.n	8002980 <SD_TxDataBlock+0x60>
			i++;
 8002972:	7bbb      	ldrb	r3, [r7, #14]
 8002974:	3301      	adds	r3, #1
 8002976:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8002978:	7bbb      	ldrb	r3, [r7, #14]
 800297a:	2b40      	cmp	r3, #64	@ 0x40
 800297c:	d9f0      	bls.n	8002960 <SD_TxDataBlock+0x40>
 800297e:	e000      	b.n	8002982 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8002980:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8002982:	bf00      	nop
 8002984:	f7ff ff00 	bl	8002788 <SPI_RxByte>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0fa      	beq.n	8002984 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800298e:	7bfb      	ldrb	r3, [r7, #15]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	2b05      	cmp	r3, #5
 8002996:	d101      	bne.n	800299c <SD_TxDataBlock+0x7c>
 8002998:	2301      	movs	r3, #1
 800299a:	e000      	b.n	800299e <SD_TxDataBlock+0x7e>

	return FALSE;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b084      	sub	sp, #16
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	4603      	mov	r3, r0
 80029ae:	6039      	str	r1, [r7, #0]
 80029b0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80029b2:	f7ff ff13 	bl	80027dc <SD_ReadyWait>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2bff      	cmp	r3, #255	@ 0xff
 80029ba:	d001      	beq.n	80029c0 <SD_SendCmd+0x1a>
 80029bc:	23ff      	movs	r3, #255	@ 0xff
 80029be:	e042      	b.n	8002a46 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff feac 	bl	8002720 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	0e1b      	lsrs	r3, r3, #24
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7ff fea6 	bl	8002720 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	0c1b      	lsrs	r3, r3, #16
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fea0 	bl	8002720 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	0a1b      	lsrs	r3, r3, #8
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fe9a 	bl	8002720 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fe95 	bl	8002720 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	2b40      	cmp	r3, #64	@ 0x40
 80029fa:	d102      	bne.n	8002a02 <SD_SendCmd+0x5c>
 80029fc:	2395      	movs	r3, #149	@ 0x95
 80029fe:	73fb      	strb	r3, [r7, #15]
 8002a00:	e007      	b.n	8002a12 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	2b48      	cmp	r3, #72	@ 0x48
 8002a06:	d102      	bne.n	8002a0e <SD_SendCmd+0x68>
 8002a08:	2387      	movs	r3, #135	@ 0x87
 8002a0a:	73fb      	strb	r3, [r7, #15]
 8002a0c:	e001      	b.n	8002a12 <SD_SendCmd+0x6c>
	else crc = 1;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff fe83 	bl	8002720 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	2b4c      	cmp	r3, #76	@ 0x4c
 8002a1e:	d101      	bne.n	8002a24 <SD_SendCmd+0x7e>
 8002a20:	f7ff feb2 	bl	8002788 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8002a24:	230a      	movs	r3, #10
 8002a26:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8002a28:	f7ff feae 	bl	8002788 <SPI_RxByte>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8002a30:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	da05      	bge.n	8002a44 <SD_SendCmd+0x9e>
 8002a38:	7bbb      	ldrb	r3, [r7, #14]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	73bb      	strb	r3, [r7, #14]
 8002a3e:	7bbb      	ldrb	r3, [r7, #14]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f1      	bne.n	8002a28 <SD_SendCmd+0x82>

	return res;
 8002a44:	7b7b      	ldrb	r3, [r7, #13]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8002a50:	b590      	push	{r4, r7, lr}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	4603      	mov	r3, r0
 8002a58:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8002a5a:	79fb      	ldrb	r3, [r7, #7]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <SD_disk_initialize+0x14>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e0d1      	b.n	8002c08 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8002a64:	4b6a      	ldr	r3, [pc, #424]	@ (8002c10 <SD_disk_initialize+0x1c0>)
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <SD_disk_initialize+0x2a>
 8002a72:	4b67      	ldr	r3, [pc, #412]	@ (8002c10 <SD_disk_initialize+0x1c0>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	e0c6      	b.n	8002c08 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8002a7a:	f7ff fec9 	bl	8002810 <SD_PowerOn>

	/* slave select */
	SELECT();
 8002a7e:	f7ff fe33 	bl	80026e8 <SELECT>

	/* check disk type */
	type = 0;
 8002a82:	2300      	movs	r3, #0
 8002a84:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8002a86:	2100      	movs	r1, #0
 8002a88:	2040      	movs	r0, #64	@ 0x40
 8002a8a:	f7ff ff8c 	bl	80029a6 <SD_SendCmd>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	f040 80a1 	bne.w	8002bd8 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8002a96:	4b5f      	ldr	r3, [pc, #380]	@ (8002c14 <SD_disk_initialize+0x1c4>)
 8002a98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002a9c:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8002a9e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8002aa2:	2048      	movs	r0, #72	@ 0x48
 8002aa4:	f7ff ff7f 	bl	80029a6 <SD_SendCmd>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d155      	bne.n	8002b5a <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8002aae:	2300      	movs	r3, #0
 8002ab0:	73fb      	strb	r3, [r7, #15]
 8002ab2:	e00c      	b.n	8002ace <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8002ab4:	7bfc      	ldrb	r4, [r7, #15]
 8002ab6:	f7ff fe67 	bl	8002788 <SPI_RxByte>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	f104 0310 	add.w	r3, r4, #16
 8002ac2:	443b      	add	r3, r7
 8002ac4:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	3301      	adds	r3, #1
 8002acc:	73fb      	strb	r3, [r7, #15]
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
 8002ad0:	2b03      	cmp	r3, #3
 8002ad2:	d9ef      	bls.n	8002ab4 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8002ad4:	7abb      	ldrb	r3, [r7, #10]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d17e      	bne.n	8002bd8 <SD_disk_initialize+0x188>
 8002ada:	7afb      	ldrb	r3, [r7, #11]
 8002adc:	2baa      	cmp	r3, #170	@ 0xaa
 8002ade:	d17b      	bne.n	8002bd8 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	2077      	movs	r0, #119	@ 0x77
 8002ae4:	f7ff ff5f 	bl	80029a6 <SD_SendCmd>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d807      	bhi.n	8002afe <SD_disk_initialize+0xae>
 8002aee:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002af2:	2069      	movs	r0, #105	@ 0x69
 8002af4:	f7ff ff57 	bl	80029a6 <SD_SendCmd>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d004      	beq.n	8002b08 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8002afe:	4b45      	ldr	r3, [pc, #276]	@ (8002c14 <SD_disk_initialize+0x1c4>)
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1ec      	bne.n	8002ae0 <SD_disk_initialize+0x90>
 8002b06:	e000      	b.n	8002b0a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8002b08:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8002b0a:	4b42      	ldr	r3, [pc, #264]	@ (8002c14 <SD_disk_initialize+0x1c4>)
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d062      	beq.n	8002bd8 <SD_disk_initialize+0x188>
 8002b12:	2100      	movs	r1, #0
 8002b14:	207a      	movs	r0, #122	@ 0x7a
 8002b16:	f7ff ff46 	bl	80029a6 <SD_SendCmd>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d15b      	bne.n	8002bd8 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	73fb      	strb	r3, [r7, #15]
 8002b24:	e00c      	b.n	8002b40 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8002b26:	7bfc      	ldrb	r4, [r7, #15]
 8002b28:	f7ff fe2e 	bl	8002788 <SPI_RxByte>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	461a      	mov	r2, r3
 8002b30:	f104 0310 	add.w	r3, r4, #16
 8002b34:	443b      	add	r3, r7
 8002b36:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8002b3a:	7bfb      	ldrb	r3, [r7, #15]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
 8002b40:	7bfb      	ldrb	r3, [r7, #15]
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d9ef      	bls.n	8002b26 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8002b46:	7a3b      	ldrb	r3, [r7, #8]
 8002b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <SD_disk_initialize+0x104>
 8002b50:	230c      	movs	r3, #12
 8002b52:	e000      	b.n	8002b56 <SD_disk_initialize+0x106>
 8002b54:	2304      	movs	r3, #4
 8002b56:	73bb      	strb	r3, [r7, #14]
 8002b58:	e03e      	b.n	8002bd8 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	2077      	movs	r0, #119	@ 0x77
 8002b5e:	f7ff ff22 	bl	80029a6 <SD_SendCmd>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d808      	bhi.n	8002b7a <SD_disk_initialize+0x12a>
 8002b68:	2100      	movs	r1, #0
 8002b6a:	2069      	movs	r0, #105	@ 0x69
 8002b6c:	f7ff ff1b 	bl	80029a6 <SD_SendCmd>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d801      	bhi.n	8002b7a <SD_disk_initialize+0x12a>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e000      	b.n	8002b7c <SD_disk_initialize+0x12c>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8002b7e:	7bbb      	ldrb	r3, [r7, #14]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d10e      	bne.n	8002ba2 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8002b84:	2100      	movs	r1, #0
 8002b86:	2077      	movs	r0, #119	@ 0x77
 8002b88:	f7ff ff0d 	bl	80029a6 <SD_SendCmd>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d80e      	bhi.n	8002bb0 <SD_disk_initialize+0x160>
 8002b92:	2100      	movs	r1, #0
 8002b94:	2069      	movs	r0, #105	@ 0x69
 8002b96:	f7ff ff06 	bl	80029a6 <SD_SendCmd>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d107      	bne.n	8002bb0 <SD_disk_initialize+0x160>
 8002ba0:	e00c      	b.n	8002bbc <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	2041      	movs	r0, #65	@ 0x41
 8002ba6:	f7ff fefe 	bl	80029a6 <SD_SendCmd>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d004      	beq.n	8002bba <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8002bb0:	4b18      	ldr	r3, [pc, #96]	@ (8002c14 <SD_disk_initialize+0x1c4>)
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e2      	bne.n	8002b7e <SD_disk_initialize+0x12e>
 8002bb8:	e000      	b.n	8002bbc <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8002bba:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	@ (8002c14 <SD_disk_initialize+0x1c4>)
 8002bbe:	881b      	ldrh	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d007      	beq.n	8002bd4 <SD_disk_initialize+0x184>
 8002bc4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bc8:	2050      	movs	r0, #80	@ 0x50
 8002bca:	f7ff feec 	bl	80029a6 <SD_SendCmd>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <SD_disk_initialize+0x188>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8002bd8:	4a0f      	ldr	r2, [pc, #60]	@ (8002c18 <SD_disk_initialize+0x1c8>)
 8002bda:	7bbb      	ldrb	r3, [r7, #14]
 8002bdc:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8002bde:	f7ff fd91 	bl	8002704 <DESELECT>
	SPI_RxByte();
 8002be2:	f7ff fdd1 	bl	8002788 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8002be6:	7bbb      	ldrb	r3, [r7, #14]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d008      	beq.n	8002bfe <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8002bec:	4b08      	ldr	r3, [pc, #32]	@ (8002c10 <SD_disk_initialize+0x1c0>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	b2da      	uxtb	r2, r3
 8002bf8:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <SD_disk_initialize+0x1c0>)
 8002bfa:	701a      	strb	r2, [r3, #0]
 8002bfc:	e001      	b.n	8002c02 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8002bfe:	f7ff fe49 	bl	8002894 <SD_PowerOff>
	}

	return Stat;
 8002c02:	4b03      	ldr	r3, [pc, #12]	@ (8002c10 <SD_disk_initialize+0x1c0>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	b2db      	uxtb	r3, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd90      	pop	{r4, r7, pc}
 8002c10:	20000074 	.word	0x20000074
 8002c14:	2000029c 	.word	0x2000029c
 8002c18:	200002a0 	.word	0x200002a0

08002c1c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <SD_disk_status+0x14>
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e002      	b.n	8002c36 <SD_disk_status+0x1a>
	return Stat;
 8002c30:	4b04      	ldr	r3, [pc, #16]	@ (8002c44 <SD_disk_status+0x28>)
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	b2db      	uxtb	r3, r3
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20000074 	.word	0x20000074

08002c48 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60b9      	str	r1, [r7, #8]
 8002c50:	607a      	str	r2, [r7, #4]
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	4603      	mov	r3, r0
 8002c56:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d102      	bne.n	8002c64 <SD_disk_read+0x1c>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <SD_disk_read+0x20>
 8002c64:	2304      	movs	r3, #4
 8002c66:	e051      	b.n	8002d0c <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002c68:	4b2a      	ldr	r3, [pc, #168]	@ (8002d14 <SD_disk_read+0xcc>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <SD_disk_read+0x32>
 8002c76:	2303      	movs	r3, #3
 8002c78:	e048      	b.n	8002d0c <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002c7a:	4b27      	ldr	r3, [pc, #156]	@ (8002d18 <SD_disk_read+0xd0>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d102      	bne.n	8002c8c <SD_disk_read+0x44>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	025b      	lsls	r3, r3, #9
 8002c8a:	607b      	str	r3, [r7, #4]

	SELECT();
 8002c8c:	f7ff fd2c 	bl	80026e8 <SELECT>

	if (count == 1)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d111      	bne.n	8002cba <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	2051      	movs	r0, #81	@ 0x51
 8002c9a:	f7ff fe84 	bl	80029a6 <SD_SendCmd>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d129      	bne.n	8002cf8 <SD_disk_read+0xb0>
 8002ca4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ca8:	68b8      	ldr	r0, [r7, #8]
 8002caa:	f7ff fe0b 	bl	80028c4 <SD_RxDataBlock>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d021      	beq.n	8002cf8 <SD_disk_read+0xb0>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	e01e      	b.n	8002cf8 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	2052      	movs	r0, #82	@ 0x52
 8002cbe:	f7ff fe72 	bl	80029a6 <SD_SendCmd>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d117      	bne.n	8002cf8 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8002cc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ccc:	68b8      	ldr	r0, [r7, #8]
 8002cce:	f7ff fdf9 	bl	80028c4 <SD_RxDataBlock>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <SD_disk_read+0xa6>
				buff += 512;
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002cde:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	603b      	str	r3, [r7, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1ed      	bne.n	8002cc8 <SD_disk_read+0x80>
 8002cec:	e000      	b.n	8002cf0 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8002cee:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	204c      	movs	r0, #76	@ 0x4c
 8002cf4:	f7ff fe57 	bl	80029a6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8002cf8:	f7ff fd04 	bl	8002704 <DESELECT>
	SPI_RxByte();
 8002cfc:	f7ff fd44 	bl	8002788 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf14      	ite	ne
 8002d06:	2301      	movne	r3, #1
 8002d08:	2300      	moveq	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	20000074 	.word	0x20000074
 8002d18:	200002a0 	.word	0x200002a0

08002d1c <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b084      	sub	sp, #16
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	4603      	mov	r3, r0
 8002d2a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d102      	bne.n	8002d38 <SD_disk_write+0x1c>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <SD_disk_write+0x20>
 8002d38:	2304      	movs	r3, #4
 8002d3a:	e06b      	b.n	8002e14 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002d3c:	4b37      	ldr	r3, [pc, #220]	@ (8002e1c <SD_disk_write+0x100>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	f003 0301 	and.w	r3, r3, #1
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <SD_disk_write+0x32>
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e062      	b.n	8002e14 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8002d4e:	4b33      	ldr	r3, [pc, #204]	@ (8002e1c <SD_disk_write+0x100>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <SD_disk_write+0x44>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e059      	b.n	8002e14 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8002d60:	4b2f      	ldr	r3, [pc, #188]	@ (8002e20 <SD_disk_write+0x104>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d102      	bne.n	8002d72 <SD_disk_write+0x56>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	025b      	lsls	r3, r3, #9
 8002d70:	607b      	str	r3, [r7, #4]

	SELECT();
 8002d72:	f7ff fcb9 	bl	80026e8 <SELECT>

	if (count == 1)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d110      	bne.n	8002d9e <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8002d7c:	6879      	ldr	r1, [r7, #4]
 8002d7e:	2058      	movs	r0, #88	@ 0x58
 8002d80:	f7ff fe11 	bl	80029a6 <SD_SendCmd>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d13a      	bne.n	8002e00 <SD_disk_write+0xe4>
 8002d8a:	21fe      	movs	r1, #254	@ 0xfe
 8002d8c:	68b8      	ldr	r0, [r7, #8]
 8002d8e:	f7ff fdc7 	bl	8002920 <SD_TxDataBlock>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d033      	beq.n	8002e00 <SD_disk_write+0xe4>
			count = 0;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	e030      	b.n	8002e00 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <SD_disk_write+0x104>)
 8002da0:	781b      	ldrb	r3, [r3, #0]
 8002da2:	f003 0302 	and.w	r3, r3, #2
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d007      	beq.n	8002dba <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8002daa:	2100      	movs	r1, #0
 8002dac:	2077      	movs	r0, #119	@ 0x77
 8002dae:	f7ff fdfa 	bl	80029a6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8002db2:	6839      	ldr	r1, [r7, #0]
 8002db4:	2057      	movs	r0, #87	@ 0x57
 8002db6:	f7ff fdf6 	bl	80029a6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	2059      	movs	r0, #89	@ 0x59
 8002dbe:	f7ff fdf2 	bl	80029a6 <SD_SendCmd>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d11b      	bne.n	8002e00 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002dc8:	21fc      	movs	r1, #252	@ 0xfc
 8002dca:	68b8      	ldr	r0, [r7, #8]
 8002dcc:	f7ff fda8 	bl	8002920 <SD_TxDataBlock>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <SD_disk_write+0xd0>
				buff += 512;
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002ddc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1ee      	bne.n	8002dc8 <SD_disk_write+0xac>
 8002dea:	e000      	b.n	8002dee <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8002dec:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8002dee:	21fd      	movs	r1, #253	@ 0xfd
 8002df0:	2000      	movs	r0, #0
 8002df2:	f7ff fd95 	bl	8002920 <SD_TxDataBlock>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <SD_disk_write+0xe4>
			{
				count = 1;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8002e00:	f7ff fc80 	bl	8002704 <DESELECT>
	SPI_RxByte();
 8002e04:	f7ff fcc0 	bl	8002788 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	bf14      	ite	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	2300      	moveq	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20000074 	.word	0x20000074
 8002e20:	200002a0 	.word	0x200002a0

08002e24 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8002e24:	b590      	push	{r4, r7, lr}
 8002e26:	b08b      	sub	sp, #44	@ 0x2c
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	603a      	str	r2, [r7, #0]
 8002e2e:	71fb      	strb	r3, [r7, #7]
 8002e30:	460b      	mov	r3, r1
 8002e32:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <SD_disk_ioctl+0x1e>
 8002e3e:	2304      	movs	r3, #4
 8002e40:	e113      	b.n	800306a <SD_disk_ioctl+0x246>
	res = RES_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (ctrl == CTRL_POWER)
 8002e48:	79bb      	ldrb	r3, [r7, #6]
 8002e4a:	2b05      	cmp	r3, #5
 8002e4c:	d124      	bne.n	8002e98 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d012      	beq.n	8002e7c <SD_disk_ioctl+0x58>
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	dc1a      	bgt.n	8002e90 <SD_disk_ioctl+0x6c>
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <SD_disk_ioctl+0x40>
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d006      	beq.n	8002e70 <SD_disk_ioctl+0x4c>
 8002e62:	e015      	b.n	8002e90 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8002e64:	f7ff fd16 	bl	8002894 <SD_PowerOff>
			res = RES_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002e6e:	e0fa      	b.n	8003066 <SD_disk_ioctl+0x242>
		case 1:
			SD_PowerOn();		/* Power On */
 8002e70:	f7ff fcce 	bl	8002810 <SD_PowerOn>
			res = RES_OK;
 8002e74:	2300      	movs	r3, #0
 8002e76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002e7a:	e0f4      	b.n	8003066 <SD_disk_ioctl+0x242>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	1c5c      	adds	r4, r3, #1
 8002e80:	f7ff fd14 	bl	80028ac <SD_CheckPower>
 8002e84:	4603      	mov	r3, r0
 8002e86:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002e8e:	e0ea      	b.n	8003066 <SD_disk_ioctl+0x242>
		default:
			res = RES_PARERR;
 8002e90:	2304      	movs	r3, #4
 8002e92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002e96:	e0e6      	b.n	8003066 <SD_disk_ioctl+0x242>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8002e98:	4b76      	ldr	r3, [pc, #472]	@ (8003074 <SD_disk_ioctl+0x250>)
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d001      	beq.n	8002eaa <SD_disk_ioctl+0x86>
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e0df      	b.n	800306a <SD_disk_ioctl+0x246>

		SELECT();
 8002eaa:	f7ff fc1d 	bl	80026e8 <SELECT>

		switch (ctrl)
 8002eae:	79bb      	ldrb	r3, [r7, #6]
 8002eb0:	2b0d      	cmp	r3, #13
 8002eb2:	f200 80c9 	bhi.w	8003048 <SD_disk_ioctl+0x224>
 8002eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ebc <SD_disk_ioctl+0x98>)
 8002eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebc:	08002fb3 	.word	0x08002fb3
 8002ec0:	08002ef5 	.word	0x08002ef5
 8002ec4:	08002fa3 	.word	0x08002fa3
 8002ec8:	08003049 	.word	0x08003049
 8002ecc:	08003049 	.word	0x08003049
 8002ed0:	08003049 	.word	0x08003049
 8002ed4:	08003049 	.word	0x08003049
 8002ed8:	08003049 	.word	0x08003049
 8002edc:	08003049 	.word	0x08003049
 8002ee0:	08003049 	.word	0x08003049
 8002ee4:	08003049 	.word	0x08003049
 8002ee8:	08002fc5 	.word	0x08002fc5
 8002eec:	08002fe9 	.word	0x08002fe9
 8002ef0:	0800300d 	.word	0x0800300d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	2049      	movs	r0, #73	@ 0x49
 8002ef8:	f7ff fd55 	bl	80029a6 <SD_SendCmd>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f040 80a6 	bne.w	8003050 <SD_disk_ioctl+0x22c>
 8002f04:	f107 030c 	add.w	r3, r7, #12
 8002f08:	2110      	movs	r1, #16
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f7ff fcda 	bl	80028c4 <SD_RxDataBlock>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 809c 	beq.w	8003050 <SD_disk_ioctl+0x22c>
			{
				if ((csd[0] >> 6) == 1)
 8002f18:	7b3b      	ldrb	r3, [r7, #12]
 8002f1a:	099b      	lsrs	r3, r3, #6
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d10d      	bne.n	8002f3e <SD_disk_ioctl+0x11a>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8002f22:	7d7b      	ldrb	r3, [r7, #21]
 8002f24:	461a      	mov	r2, r3
 8002f26:	7d3b      	ldrb	r3, [r7, #20]
 8002f28:	021b      	lsls	r3, r3, #8
 8002f2a:	b29b      	uxth	r3, r3
 8002f2c:	4413      	add	r3, r2
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	3301      	adds	r3, #1
 8002f32:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8002f34:	8bfb      	ldrh	r3, [r7, #30]
 8002f36:	029a      	lsls	r2, r3, #10
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	e02d      	b.n	8002f9a <SD_disk_ioctl+0x176>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8002f3e:	7c7b      	ldrb	r3, [r7, #17]
 8002f40:	f003 030f 	and.w	r3, r3, #15
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	7dbb      	ldrb	r3, [r7, #22]
 8002f48:	09db      	lsrs	r3, r3, #7
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	4413      	add	r3, r2
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	7d7b      	ldrb	r3, [r7, #21]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	f003 0306 	and.w	r3, r3, #6
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	4413      	add	r3, r2
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	3302      	adds	r3, #2
 8002f62:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8002f66:	7d3b      	ldrb	r3, [r7, #20]
 8002f68:	099b      	lsrs	r3, r3, #6
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	7cfb      	ldrb	r3, [r7, #19]
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	7cbb      	ldrb	r3, [r7, #18]
 8002f7a:	029b      	lsls	r3, r3, #10
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	3301      	adds	r3, #1
 8002f8a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8002f8c:	8bfa      	ldrh	r2, [r7, #30]
 8002f8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f92:	3b09      	subs	r3, #9
 8002f94:	409a      	lsls	r2, r3
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
			break;
 8002fa0:	e056      	b.n	8003050 <SD_disk_ioctl+0x22c>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fa8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002fb0:	e055      	b.n	800305e <SD_disk_ioctl+0x23a>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8002fb2:	f7ff fc13 	bl	80027dc <SD_ReadyWait>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2bff      	cmp	r3, #255	@ 0xff
 8002fba:	d14b      	bne.n	8003054 <SD_disk_ioctl+0x230>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002fc2:	e047      	b.n	8003054 <SD_disk_ioctl+0x230>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	2049      	movs	r0, #73	@ 0x49
 8002fc8:	f7ff fced 	bl	80029a6 <SD_SendCmd>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d142      	bne.n	8003058 <SD_disk_ioctl+0x234>
 8002fd2:	2110      	movs	r1, #16
 8002fd4:	6a38      	ldr	r0, [r7, #32]
 8002fd6:	f7ff fc75 	bl	80028c4 <SD_RxDataBlock>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d03b      	beq.n	8003058 <SD_disk_ioctl+0x234>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 8002fe6:	e037      	b.n	8003058 <SD_disk_ioctl+0x234>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8002fe8:	2100      	movs	r1, #0
 8002fea:	204a      	movs	r0, #74	@ 0x4a
 8002fec:	f7ff fcdb 	bl	80029a6 <SD_SendCmd>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d132      	bne.n	800305c <SD_disk_ioctl+0x238>
 8002ff6:	2110      	movs	r1, #16
 8002ff8:	6a38      	ldr	r0, [r7, #32]
 8002ffa:	f7ff fc63 	bl	80028c4 <SD_RxDataBlock>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d02b      	beq.n	800305c <SD_disk_ioctl+0x238>
 8003004:	2300      	movs	r3, #0
 8003006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			break;
 800300a:	e027      	b.n	800305c <SD_disk_ioctl+0x238>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800300c:	2100      	movs	r1, #0
 800300e:	207a      	movs	r0, #122	@ 0x7a
 8003010:	f7ff fcc9 	bl	80029a6 <SD_SendCmd>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d116      	bne.n	8003048 <SD_disk_ioctl+0x224>
			{
				for (n = 0; n < 4; n++)
 800301a:	2300      	movs	r3, #0
 800301c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003020:	e00b      	b.n	800303a <SD_disk_ioctl+0x216>
				{
					*ptr++ = SPI_RxByte();
 8003022:	6a3c      	ldr	r4, [r7, #32]
 8003024:	1c63      	adds	r3, r4, #1
 8003026:	623b      	str	r3, [r7, #32]
 8003028:	f7ff fbae 	bl	8002788 <SPI_RxByte>
 800302c:	4603      	mov	r3, r0
 800302e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8003030:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003034:	3301      	adds	r3, #1
 8003036:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800303a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800303e:	2b03      	cmp	r3, #3
 8003040:	d9ef      	bls.n	8003022 <SD_disk_ioctl+0x1fe>
				}
				res = RES_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			}
		default:
			res = RES_PARERR;
 8003048:	2304      	movs	r3, #4
 800304a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800304e:	e006      	b.n	800305e <SD_disk_ioctl+0x23a>
			break;
 8003050:	bf00      	nop
 8003052:	e004      	b.n	800305e <SD_disk_ioctl+0x23a>
			break;
 8003054:	bf00      	nop
 8003056:	e002      	b.n	800305e <SD_disk_ioctl+0x23a>
			break;
 8003058:	bf00      	nop
 800305a:	e000      	b.n	800305e <SD_disk_ioctl+0x23a>
			break;
 800305c:	bf00      	nop
		}

		DESELECT();
 800305e:	f7ff fb51 	bl	8002704 <DESELECT>
		SPI_RxByte();
 8003062:	f7ff fb91 	bl	8002788 <SPI_RxByte>
	}

	return res;
 8003066:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800306a:	4618      	mov	r0, r3
 800306c:	372c      	adds	r7, #44	@ 0x2c
 800306e:	46bd      	mov	sp, r7
 8003070:	bd90      	pop	{r4, r7, pc}
 8003072:	bf00      	nop
 8003074:	20000074 	.word	0x20000074

08003078 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08e      	sub	sp, #56	@ 0x38
 800307c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800307e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003082:	2200      	movs	r2, #0
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	605a      	str	r2, [r3, #4]
 8003088:	609a      	str	r2, [r3, #8]
 800308a:	60da      	str	r2, [r3, #12]
 800308c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800308e:	4bb4      	ldr	r3, [pc, #720]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003092:	4ab3      	ldr	r2, [pc, #716]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003094:	f043 0310 	orr.w	r3, r3, #16
 8003098:	6313      	str	r3, [r2, #48]	@ 0x30
 800309a:	4bb1      	ldr	r3, [pc, #708]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309e:	f003 0310 	and.w	r3, r3, #16
 80030a2:	623b      	str	r3, [r7, #32]
 80030a4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030a6:	4bae      	ldr	r3, [pc, #696]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030aa:	4aad      	ldr	r2, [pc, #692]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030ac:	f043 0304 	orr.w	r3, r3, #4
 80030b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030b2:	4bab      	ldr	r3, [pc, #684]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b6:	f003 0304 	and.w	r3, r3, #4
 80030ba:	61fb      	str	r3, [r7, #28]
 80030bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030be:	4ba8      	ldr	r3, [pc, #672]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c2:	4aa7      	ldr	r2, [pc, #668]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030c4:	f043 0320 	orr.w	r3, r3, #32
 80030c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030ca:	4ba5      	ldr	r3, [pc, #660]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	61bb      	str	r3, [r7, #24]
 80030d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030d6:	4ba2      	ldr	r3, [pc, #648]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030da:	4aa1      	ldr	r2, [pc, #644]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80030e2:	4b9f      	ldr	r3, [pc, #636]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030ea:	617b      	str	r3, [r7, #20]
 80030ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ee:	4b9c      	ldr	r3, [pc, #624]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030f2:	4a9b      	ldr	r2, [pc, #620]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80030fa:	4b99      	ldr	r3, [pc, #612]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	613b      	str	r3, [r7, #16]
 8003104:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003106:	4b96      	ldr	r3, [pc, #600]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310a:	4a95      	ldr	r2, [pc, #596]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 800310c:	f043 0302 	orr.w	r3, r3, #2
 8003110:	6313      	str	r3, [r2, #48]	@ 0x30
 8003112:	4b93      	ldr	r3, [pc, #588]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800311e:	4b90      	ldr	r3, [pc, #576]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003122:	4a8f      	ldr	r2, [pc, #572]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003124:	f043 0308 	orr.w	r3, r3, #8
 8003128:	6313      	str	r3, [r2, #48]	@ 0x30
 800312a:	4b8d      	ldr	r3, [pc, #564]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	60bb      	str	r3, [r7, #8]
 8003134:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003136:	4b8a      	ldr	r3, [pc, #552]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	4a89      	ldr	r2, [pc, #548]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 800313c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003140:	6313      	str	r3, [r2, #48]	@ 0x30
 8003142:	4b87      	ldr	r3, [pc, #540]	@ (8003360 <MX_GPIO_Init+0x2e8>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800314a:	607b      	str	r3, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP280_SPI_CS1_GPIO_Port, BMP280_SPI_CS1_Pin, GPIO_PIN_RESET);
 800314e:	2200      	movs	r2, #0
 8003150:	2110      	movs	r1, #16
 8003152:	4884      	ldr	r0, [pc, #528]	@ (8003364 <MX_GPIO_Init+0x2ec>)
 8003154:	f001 fe14 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SD_CS_Pin|LCD_D5_Pin, GPIO_PIN_RESET);
 8003158:	2200      	movs	r2, #0
 800315a:	f248 0110 	movw	r1, #32784	@ 0x8010
 800315e:	4882      	ldr	r0, [pc, #520]	@ (8003368 <MX_GPIO_Init+0x2f0>)
 8003160:	f001 fe0e 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|Fan_Pin|LCD_D4_Pin|LD3_Pin
 8003164:	2200      	movs	r2, #0
 8003166:	f24d 4181 	movw	r1, #54401	@ 0xd481
 800316a:	4880      	ldr	r0, [pc, #512]	@ (800336c <MX_GPIO_Init+0x2f4>)
 800316c:	f001 fe08 	bl	8004d80 <HAL_GPIO_WritePin>
                          |LCD_E_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, GPIO_PIN_RESET);
 8003170:	2200      	movs	r2, #0
 8003172:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003176:	487e      	ldr	r0, [pc, #504]	@ (8003370 <MX_GPIO_Init+0x2f8>)
 8003178:	f001 fe02 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, GPIO_PIN_RESET);
 800317c:	2200      	movs	r2, #0
 800317e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003182:	487c      	ldr	r0, [pc, #496]	@ (8003374 <MX_GPIO_Init+0x2fc>)
 8003184:	f001 fdfc 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003188:	2200      	movs	r2, #0
 800318a:	2140      	movs	r1, #64	@ 0x40
 800318c:	487a      	ldr	r0, [pc, #488]	@ (8003378 <MX_GPIO_Init+0x300>)
 800318e:	f001 fdf7 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 8003192:	2200      	movs	r2, #0
 8003194:	2140      	movs	r1, #64	@ 0x40
 8003196:	4879      	ldr	r0, [pc, #484]	@ (800337c <MX_GPIO_Init+0x304>)
 8003198:	f001 fdf2 	bl	8004d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP280_SPI_CS1_Pin;
 800319c:	2310      	movs	r3, #16
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a0:	2301      	movs	r3, #1
 80031a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a8:	2300      	movs	r3, #0
 80031aa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BMP280_SPI_CS1_GPIO_Port, &GPIO_InitStruct);
 80031ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031b0:	4619      	mov	r1, r3
 80031b2:	486c      	ldr	r0, [pc, #432]	@ (8003364 <MX_GPIO_Init+0x2ec>)
 80031b4:	f001 fc20 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80031b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80031c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031cc:	4619      	mov	r1, r3
 80031ce:	486b      	ldr	r0, [pc, #428]	@ (800337c <MX_GPIO_Init+0x304>)
 80031d0:	f001 fc12 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF8 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80031d4:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80031d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031da:	2302      	movs	r3, #2
 80031dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031de:	2300      	movs	r3, #0
 80031e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e2:	2303      	movs	r3, #3
 80031e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80031e6:	2305      	movs	r3, #5
 80031e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80031ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031ee:	4619      	mov	r1, r3
 80031f0:	485f      	ldr	r0, [pc, #380]	@ (8003370 <MX_GPIO_Init+0x2f8>)
 80031f2:	f001 fc01 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80031f6:	2332      	movs	r3, #50	@ 0x32
 80031f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031fa:	2302      	movs	r3, #2
 80031fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003202:	2303      	movs	r3, #3
 8003204:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003206:	230b      	movs	r3, #11
 8003208:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800320a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800320e:	4619      	mov	r1, r3
 8003210:	485a      	ldr	r0, [pc, #360]	@ (800337c <MX_GPIO_Init+0x304>)
 8003212:	f001 fbf1 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003216:	2386      	movs	r3, #134	@ 0x86
 8003218:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321a:	2302      	movs	r3, #2
 800321c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321e:	2300      	movs	r3, #0
 8003220:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003222:	2303      	movs	r3, #3
 8003224:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003226:	230b      	movs	r3, #11
 8003228:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800322a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800322e:	4619      	mov	r1, r3
 8003230:	484d      	ldr	r0, [pc, #308]	@ (8003368 <MX_GPIO_Init+0x2f0>)
 8003232:	f001 fbe1 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SD_CS_Pin|LCD_D5_Pin;
 8003236:	f248 0310 	movw	r3, #32784	@ 0x8010
 800323a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800323c:	2301      	movs	r3, #1
 800323e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	2300      	movs	r3, #0
 8003242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003244:	2300      	movs	r3, #0
 8003246:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800324c:	4619      	mov	r1, r3
 800324e:	4846      	ldr	r0, [pc, #280]	@ (8003368 <MX_GPIO_Init+0x2f0>)
 8003250:	f001 fbd2 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|Fan_Pin|LCD_D4_Pin|LD3_Pin
 8003254:	f24d 4381 	movw	r3, #54401	@ 0xd481
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_E_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800325a:	2301      	movs	r3, #1
 800325c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325e:	2300      	movs	r3, #0
 8003260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003262:	2300      	movs	r3, #0
 8003264:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800326a:	4619      	mov	r1, r3
 800326c:	483f      	ldr	r0, [pc, #252]	@ (800336c <MX_GPIO_Init+0x2f4>)
 800326e:	f001 fbc3 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_D7_Pin;
 8003272:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003276:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003278:	2301      	movs	r3, #1
 800327a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003280:	2300      	movs	r3, #0
 8003282:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D7_GPIO_Port, &GPIO_InitStruct);
 8003284:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003288:	4619      	mov	r1, r3
 800328a:	4839      	ldr	r0, [pc, #228]	@ (8003370 <MX_GPIO_Init+0x2f8>)
 800328c:	f001 fbb4 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003290:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003296:	2302      	movs	r3, #2
 8003298:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800329a:	2300      	movs	r3, #0
 800329c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800329e:	2303      	movs	r3, #3
 80032a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80032a2:	230b      	movs	r3, #11
 80032a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80032a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032aa:	4619      	mov	r1, r3
 80032ac:	482f      	ldr	r0, [pc, #188]	@ (800336c <MX_GPIO_Init+0x2f4>)
 80032ae:	f001 fba3 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_D6_Pin;
 80032b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032b8:	2301      	movs	r3, #1
 80032ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032bc:	2300      	movs	r3, #0
 80032be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2300      	movs	r3, #0
 80032c2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_D6_GPIO_Port, &GPIO_InitStruct);
 80032c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032c8:	4619      	mov	r1, r3
 80032ca:	482a      	ldr	r0, [pc, #168]	@ (8003374 <MX_GPIO_Init+0x2fc>)
 80032cc:	f001 fb94 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80032d0:	2340      	movs	r3, #64	@ 0x40
 80032d2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032d4:	2301      	movs	r3, #1
 80032d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d8:	2300      	movs	r3, #0
 80032da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032dc:	2300      	movs	r3, #0
 80032de:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80032e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032e4:	4619      	mov	r1, r3
 80032e6:	4824      	ldr	r0, [pc, #144]	@ (8003378 <MX_GPIO_Init+0x300>)
 80032e8:	f001 fb86 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80032ec:	2380      	movs	r3, #128	@ 0x80
 80032ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032f0:	2300      	movs	r3, #0
 80032f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80032f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032fc:	4619      	mov	r1, r3
 80032fe:	481e      	ldr	r0, [pc, #120]	@ (8003378 <MX_GPIO_Init+0x300>)
 8003300:	f001 fb7a 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 8003304:	2340      	movs	r3, #64	@ 0x40
 8003306:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003308:	2301      	movs	r3, #1
 800330a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800330c:	2300      	movs	r3, #0
 800330e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003310:	2300      	movs	r3, #0
 8003312:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8003314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003318:	4619      	mov	r1, r3
 800331a:	4818      	ldr	r0, [pc, #96]	@ (800337c <MX_GPIO_Init+0x304>)
 800331c:	f001 fb6c 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003320:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003324:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003326:	2302      	movs	r3, #2
 8003328:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332a:	2300      	movs	r3, #0
 800332c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800332e:	2303      	movs	r3, #3
 8003330:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003332:	230a      	movs	r3, #10
 8003334:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003336:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800333a:	4619      	mov	r1, r3
 800333c:	480a      	ldr	r0, [pc, #40]	@ (8003368 <MX_GPIO_Init+0x2f0>)
 800333e:	f001 fb5b 	bl	80049f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003342:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003346:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003348:	2300      	movs	r3, #0
 800334a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334c:	2300      	movs	r3, #0
 800334e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003350:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003354:	4619      	mov	r1, r3
 8003356:	4804      	ldr	r0, [pc, #16]	@ (8003368 <MX_GPIO_Init+0x2f0>)
 8003358:	f001 fb4e 	bl	80049f8 <HAL_GPIO_Init>
 800335c:	e010      	b.n	8003380 <MX_GPIO_Init+0x308>
 800335e:	bf00      	nop
 8003360:	40023800 	.word	0x40023800
 8003364:	40021000 	.word	0x40021000
 8003368:	40020000 	.word	0x40020000
 800336c:	40020400 	.word	0x40020400
 8003370:	40021400 	.word	0x40021400
 8003374:	40020c00 	.word	0x40020c00
 8003378:	40021800 	.word	0x40021800
 800337c:	40020800 	.word	0x40020800

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003380:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003386:	2302      	movs	r3, #2
 8003388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	2300      	movs	r3, #0
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800338e:	2303      	movs	r3, #3
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003392:	230b      	movs	r3, #11
 8003394:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800339a:	4619      	mov	r1, r3
 800339c:	4803      	ldr	r0, [pc, #12]	@ (80033ac <MX_GPIO_Init+0x334>)
 800339e:	f001 fb2b 	bl	80049f8 <HAL_GPIO_Init>

}
 80033a2:	bf00      	nop
 80033a4:	3738      	adds	r7, #56	@ 0x38
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	40021800 	.word	0x40021800

080033b0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80033b8:	1d39      	adds	r1, r7, #4
 80033ba:	f04f 33ff 	mov.w	r3, #4294967295
 80033be:	2201      	movs	r2, #1
 80033c0:	4803      	ldr	r0, [pc, #12]	@ (80033d0 <__io_putchar+0x20>)
 80033c2:	f004 fe47 	bl	8008054 <HAL_UART_Transmit>
  return ch;
 80033c6:	687b      	ldr	r3, [r7, #4]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3708      	adds	r7, #8
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	200025d4 	.word	0x200025d4

080033d4 <_write>:

int _write(int file, char *ptr, int len)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b086      	sub	sp, #24
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e0:	2300      	movs	r3, #0
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	e009      	b.n	80033fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	1c5a      	adds	r2, r3, #1
 80033ea:	60ba      	str	r2, [r7, #8]
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff ffde 	bl	80033b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	3301      	adds	r3, #1
 80033f8:	617b      	str	r3, [r7, #20]
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	429a      	cmp	r2, r3
 8003400:	dbf1      	blt.n	80033e6 <_write+0x12>
  }
  return len;
 8003402:	687b      	ldr	r3, [r7, #4]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a07      	ldr	r2, [pc, #28]	@ (8003434 <HAL_UART_RxCpltCallback+0x28>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d106      	bne.n	800342a <HAL_UART_RxCpltCallback+0x1e>
    {
        process_user_input();
 800341c:	f000 f84a 	bl	80034b4 <process_user_input>
        HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer)); // Restart reception
 8003420:	2214      	movs	r2, #20
 8003422:	4905      	ldr	r1, [pc, #20]	@ (8003438 <HAL_UART_RxCpltCallback+0x2c>)
 8003424:	4803      	ldr	r0, [pc, #12]	@ (8003434 <HAL_UART_RxCpltCallback+0x28>)
 8003426:	f004 fe9e 	bl	8008166 <HAL_UART_Receive_IT>
    }
}
 800342a:	bf00      	nop
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	200025d4 	.word	0x200025d4
 8003438:	200002a4 	.word	0x200002a4

0800343c <calculate_crc>:

uint16_t calculate_crc(const uint8_t *data, size_t length)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 8003446:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800344a:	82fb      	strh	r3, [r7, #22]
    for (size_t i = 0; i < length; i++) {
 800344c:	2300      	movs	r3, #0
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e022      	b.n	8003498 <calculate_crc+0x5c>
        crc ^= data[i];
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	4413      	add	r3, r2
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	8afb      	ldrh	r3, [r7, #22]
 800345e:	4053      	eors	r3, r2
 8003460:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) {
 8003462:	2300      	movs	r3, #0
 8003464:	73fb      	strb	r3, [r7, #15]
 8003466:	e011      	b.n	800348c <calculate_crc+0x50>
            if (crc & 0x0001) {
 8003468:	8afb      	ldrh	r3, [r7, #22]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d006      	beq.n	8003480 <calculate_crc+0x44>
                crc = (crc >> 1) ^ 0xA001;
 8003472:	8afb      	ldrh	r3, [r7, #22]
 8003474:	085b      	lsrs	r3, r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	4b0d      	ldr	r3, [pc, #52]	@ (80034b0 <calculate_crc+0x74>)
 800347a:	4053      	eors	r3, r2
 800347c:	82fb      	strh	r3, [r7, #22]
 800347e:	e002      	b.n	8003486 <calculate_crc+0x4a>
            } else {
                crc >>= 1;
 8003480:	8afb      	ldrh	r3, [r7, #22]
 8003482:	085b      	lsrs	r3, r3, #1
 8003484:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) {
 8003486:	7bfb      	ldrb	r3, [r7, #15]
 8003488:	3301      	adds	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	2b07      	cmp	r3, #7
 8003490:	d9ea      	bls.n	8003468 <calculate_crc+0x2c>
    for (size_t i = 0; i < length; i++) {
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	3301      	adds	r3, #1
 8003496:	613b      	str	r3, [r7, #16]
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	429a      	cmp	r2, r3
 800349e:	d3d8      	bcc.n	8003452 <calculate_crc+0x16>
            }
        }
    }
    return crc;
 80034a0:	8afb      	ldrh	r3, [r7, #22]
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	371c      	adds	r7, #28
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	ffffa001 	.word	0xffffa001

080034b4 <process_user_input>:

void process_user_input(void)
{
 80034b4:	b5b0      	push	{r4, r5, r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af02      	add	r7, sp, #8
    char input[20];
    memcpy(input, rx_buffer, sizeof(rx_buffer));
 80034ba:	4b21      	ldr	r3, [pc, #132]	@ (8003540 <process_user_input+0x8c>)
 80034bc:	463c      	mov	r4, r7
 80034be:	461d      	mov	r5, r3
 80034c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034c4:	682b      	ldr	r3, [r5, #0]
 80034c6:	6023      	str	r3, [r4, #0]
    float new_temp = atof(input);
 80034c8:	463b      	mov	r3, r7
 80034ca:	4618      	mov	r0, r3
 80034cc:	f009 f8ab 	bl	800c626 <atof>
 80034d0:	ec53 2b10 	vmov	r2, r3, d0
 80034d4:	4610      	mov	r0, r2
 80034d6:	4619      	mov	r1, r3
 80034d8:	f7fd fba6 	bl	8000c28 <__aeabi_d2f>
 80034dc:	4603      	mov	r3, r0
 80034de:	617b      	str	r3, [r7, #20]

    if (new_temp >= MIN_TEMP && new_temp <= MAX_TEMP) {
 80034e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80034e4:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80034e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f0:	db16      	blt.n	8003520 <process_user_input+0x6c>
 80034f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80034f6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003544 <process_user_input+0x90>
 80034fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003502:	d80d      	bhi.n	8003520 <process_user_input+0x6c>
        target_temperature = new_temp;
 8003504:	4a10      	ldr	r2, [pc, #64]	@ (8003548 <process_user_input+0x94>)
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	6013      	str	r3, [r2, #0]
        printf("Target temperature set to: %.2f\r\n", target_temperature);
 800350a:	4b0f      	ldr	r3, [pc, #60]	@ (8003548 <process_user_input+0x94>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4618      	mov	r0, r3
 8003510:	f7fd f83a 	bl	8000588 <__aeabi_f2d>
 8003514:	4602      	mov	r2, r0
 8003516:	460b      	mov	r3, r1
 8003518:	480c      	ldr	r0, [pc, #48]	@ (800354c <process_user_input+0x98>)
 800351a:	f00a fdc9 	bl	800e0b0 <iprintf>
 800351e:	e00b      	b.n	8003538 <process_user_input+0x84>
    } else {
        printf("Invalid temperature! Please enter a value between %.1f and %.1f\r\n", MIN_TEMP, MAX_TEMP);
 8003520:	f04f 0200 	mov.w	r2, #0
 8003524:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <process_user_input+0x9c>)
 8003526:	e9cd 2300 	strd	r2, r3, [sp]
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	4b09      	ldr	r3, [pc, #36]	@ (8003554 <process_user_input+0xa0>)
 8003530:	4809      	ldr	r0, [pc, #36]	@ (8003558 <process_user_input+0xa4>)
 8003532:	f00a fdbd 	bl	800e0b0 <iprintf>
    }
}
 8003536:	bf00      	nop
 8003538:	bf00      	nop
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bdb0      	pop	{r4, r5, r7, pc}
 8003540:	200002a4 	.word	0x200002a4
 8003544:	42120000 	.word	0x42120000
 8003548:	20000078 	.word	0x20000078
 800354c:	08010ea4 	.word	0x08010ea4
 8003550:	40424000 	.word	0x40424000
 8003554:	40360000 	.word	0x40360000
 8003558:	08010ec8 	.word	0x08010ec8

0800355c <format_time>:

void format_time(uint32_t ticks, char *time_buffer, size_t buffer_size)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08a      	sub	sp, #40	@ 0x28
 8003560:	af02      	add	r7, sp, #8
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
    uint32_t total_seconds = ticks / 1000;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	4a19      	ldr	r2, [pc, #100]	@ (80035d0 <format_time+0x74>)
 800356c:	fba2 2303 	umull	r2, r3, r2, r3
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	61fb      	str	r3, [r7, #28]
    uint32_t hours = total_seconds / 3600;
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	4a17      	ldr	r2, [pc, #92]	@ (80035d4 <format_time+0x78>)
 8003578:	fba2 2303 	umull	r2, r3, r2, r3
 800357c:	0adb      	lsrs	r3, r3, #11
 800357e:	61bb      	str	r3, [r7, #24]
    uint32_t minutes = (total_seconds % 3600) / 60;
 8003580:	69fa      	ldr	r2, [r7, #28]
 8003582:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <format_time+0x78>)
 8003584:	fba3 1302 	umull	r1, r3, r3, r2
 8003588:	0adb      	lsrs	r3, r3, #11
 800358a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800358e:	fb01 f303 	mul.w	r3, r1, r3
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	4a10      	ldr	r2, [pc, #64]	@ (80035d8 <format_time+0x7c>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	095b      	lsrs	r3, r3, #5
 800359c:	617b      	str	r3, [r7, #20]
    uint32_t seconds = total_seconds % 60;
 800359e:	69fa      	ldr	r2, [r7, #28]
 80035a0:	4b0d      	ldr	r3, [pc, #52]	@ (80035d8 <format_time+0x7c>)
 80035a2:	fba3 1302 	umull	r1, r3, r3, r2
 80035a6:	0959      	lsrs	r1, r3, #5
 80035a8:	460b      	mov	r3, r1
 80035aa:	011b      	lsls	r3, r3, #4
 80035ac:	1a5b      	subs	r3, r3, r1
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	613b      	str	r3, [r7, #16]

    snprintf(time_buffer, buffer_size, "%02lu:%02lu:%02lu", hours, minutes, seconds);
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	9301      	str	r3, [sp, #4]
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	9300      	str	r3, [sp, #0]
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	4a07      	ldr	r2, [pc, #28]	@ (80035dc <format_time+0x80>)
 80035c0:	6879      	ldr	r1, [r7, #4]
 80035c2:	68b8      	ldr	r0, [r7, #8]
 80035c4:	f00a fd86 	bl	800e0d4 <sniprintf>
}
 80035c8:	bf00      	nop
 80035ca:	3720      	adds	r7, #32
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	10624dd3 	.word	0x10624dd3
 80035d4:	91a2b3c5 	.word	0x91a2b3c5
 80035d8:	88888889 	.word	0x88888889
 80035dc:	08010f0c 	.word	0x08010f0c

080035e0 <send_temperature_data_with_time>:

void send_temperature_data_with_time()
{
 80035e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035e4:	b08a      	sub	sp, #40	@ 0x28
 80035e6:	af06      	add	r7, sp, #24
    if (HAL_GetTick() - last_temp_print_time >= 1000) {
 80035e8:	f001 f832 	bl	8004650 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	4b2b      	ldr	r3, [pc, #172]	@ (800369c <send_temperature_data_with_time+0xbc>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80035f8:	d34a      	bcc.n	8003690 <send_temperature_data_with_time+0xb0>
        char time_buffer[10];
        format_time(HAL_GetTick(), time_buffer, sizeof(time_buffer)); // Get formatted time string
 80035fa:	f001 f829 	bl	8004650 <HAL_GetTick>
 80035fe:	463b      	mov	r3, r7
 8003600:	220a      	movs	r2, #10
 8003602:	4619      	mov	r1, r3
 8003604:	f7ff ffaa 	bl	800355c <format_time>

        int msg_len = snprintf((char *)temp_msg_buffer, sizeof(temp_msg_buffer),
 8003608:	4b25      	ldr	r3, [pc, #148]	@ (80036a0 <send_temperature_data_with_time+0xc0>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7fc ffbb 	bl	8000588 <__aeabi_f2d>
 8003612:	4604      	mov	r4, r0
 8003614:	460d      	mov	r5, r1
 8003616:	4b23      	ldr	r3, [pc, #140]	@ (80036a4 <send_temperature_data_with_time+0xc4>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f7fc ffb4 	bl	8000588 <__aeabi_f2d>
 8003620:	4680      	mov	r8, r0
 8003622:	4689      	mov	r9, r1
                               "{\"id\":1, \"time\":\"%s\", \"target_temp\":%.2f, \"temp\":%.2f, \"pid_output\":%.2f",
                               time_buffer, target_temperature, current_temperature, pid_controller.output);
 8003624:	4b20      	ldr	r3, [pc, #128]	@ (80036a8 <send_temperature_data_with_time+0xc8>)
 8003626:	699b      	ldr	r3, [r3, #24]
        int msg_len = snprintf((char *)temp_msg_buffer, sizeof(temp_msg_buffer),
 8003628:	4618      	mov	r0, r3
 800362a:	f7fc ffad 	bl	8000588 <__aeabi_f2d>
 800362e:	4602      	mov	r2, r0
 8003630:	460b      	mov	r3, r1
 8003632:	4639      	mov	r1, r7
 8003634:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003638:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800363c:	e9cd 4500 	strd	r4, r5, [sp]
 8003640:	460b      	mov	r3, r1
 8003642:	4a1a      	ldr	r2, [pc, #104]	@ (80036ac <send_temperature_data_with_time+0xcc>)
 8003644:	2164      	movs	r1, #100	@ 0x64
 8003646:	481a      	ldr	r0, [pc, #104]	@ (80036b0 <send_temperature_data_with_time+0xd0>)
 8003648:	f00a fd44 	bl	800e0d4 <sniprintf>
 800364c:	60f8      	str	r0, [r7, #12]

        uint16_t crc = calculate_crc(temp_msg_buffer, msg_len);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4619      	mov	r1, r3
 8003652:	4817      	ldr	r0, [pc, #92]	@ (80036b0 <send_temperature_data_with_time+0xd0>)
 8003654:	f7ff fef2 	bl	800343c <calculate_crc>
 8003658:	4603      	mov	r3, r0
 800365a:	817b      	strh	r3, [r7, #10]
        snprintf((char *)temp_msg_buffer + msg_len, sizeof(temp_msg_buffer) - msg_len, ", \"crc\":%04X}\r\n", crc);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4a14      	ldr	r2, [pc, #80]	@ (80036b0 <send_temperature_data_with_time+0xd0>)
 8003660:	1898      	adds	r0, r3, r2
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f1c3 0164 	rsb	r1, r3, #100	@ 0x64
 8003668:	897b      	ldrh	r3, [r7, #10]
 800366a:	4a12      	ldr	r2, [pc, #72]	@ (80036b4 <send_temperature_data_with_time+0xd4>)
 800366c:	f00a fd32 	bl	800e0d4 <sniprintf>

        HAL_UART_Transmit(&huart3, temp_msg_buffer, strlen((char *)temp_msg_buffer), HAL_MAX_DELAY);
 8003670:	480f      	ldr	r0, [pc, #60]	@ (80036b0 <send_temperature_data_with_time+0xd0>)
 8003672:	f7fc fe1d 	bl	80002b0 <strlen>
 8003676:	4603      	mov	r3, r0
 8003678:	b29a      	uxth	r2, r3
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	490c      	ldr	r1, [pc, #48]	@ (80036b0 <send_temperature_data_with_time+0xd0>)
 8003680:	480d      	ldr	r0, [pc, #52]	@ (80036b8 <send_temperature_data_with_time+0xd8>)
 8003682:	f004 fce7 	bl	8008054 <HAL_UART_Transmit>
        last_temp_print_time = HAL_GetTick();
 8003686:	f000 ffe3 	bl	8004650 <HAL_GetTick>
 800368a:	4603      	mov	r3, r0
 800368c:	4a03      	ldr	r2, [pc, #12]	@ (800369c <send_temperature_data_with_time+0xbc>)
 800368e:	6013      	str	r3, [r2, #0]
    }
}
 8003690:	bf00      	nop
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800369a:	bf00      	nop
 800369c:	20000320 	.word	0x20000320
 80036a0:	20000078 	.word	0x20000078
 80036a4:	200002b8 	.word	0x200002b8
 80036a8:	20002464 	.word	0x20002464
 80036ac:	08010f20 	.word	0x08010f20
 80036b0:	200002bc 	.word	0x200002bc
 80036b4:	08010f6c 	.word	0x08010f6c
 80036b8:	200025d4 	.word	0x200025d4
 80036bc:	00000000 	.word	0x00000000

080036c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80036c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036c4:	b095      	sub	sp, #84	@ 0x54
 80036c6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80036c8:	f000 ff71 	bl	80045ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036cc:	f000 f9fc 	bl	8003ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036d0:	f7ff fcd2 	bl	8003078 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80036d4:	f000 feaa 	bl	800442c <MX_USART3_UART_Init>
  MX_SPI4_Init();
 80036d8:	f000 fb58 	bl	8003d8c <MX_SPI4_Init>
  MX_TIM2_Init();
 80036dc:	f000 fcf2 	bl	80040c4 <MX_TIM2_Init>
  MX_TIM7_Init();
 80036e0:	f000 fdc0 	bl	8004264 <MX_TIM7_Init>
  MX_TIM3_Init();
 80036e4:	f000 fd64 	bl	80041b0 <MX_TIM3_Init>
  MX_FATFS_Init();
 80036e8:	f005 ff50 	bl	800958c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
    BMP2_Init(&bmp2dev);
 80036ec:	4861      	ldr	r0, [pc, #388]	@ (8003874 <main+0x1b4>)
 80036ee:	f7fe fc59 	bl	8001fa4 <BMP2_Init>
    HEATER_PWM_Init(&hheater);
 80036f2:	4861      	ldr	r0, [pc, #388]	@ (8003878 <main+0x1b8>)
 80036f4:	f7fe fe04 	bl	8002300 <HEATER_PWM_Init>
    FAN_PWM_Init(&hfan);
 80036f8:	4860      	ldr	r0, [pc, #384]	@ (800387c <main+0x1bc>)
 80036fa:	f7fe fd83 	bl	8002204 <FAN_PWM_Init>
    HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer));
 80036fe:	2214      	movs	r2, #20
 8003700:	495f      	ldr	r1, [pc, #380]	@ (8003880 <main+0x1c0>)
 8003702:	4860      	ldr	r0, [pc, #384]	@ (8003884 <main+0x1c4>)
 8003704:	f004 fd2f 	bl	8008166 <HAL_UART_Receive_IT>
    HAL_TIM_Base_Start(&htim7);
 8003708:	485f      	ldr	r0, [pc, #380]	@ (8003888 <main+0x1c8>)
 800370a:	f003 fc5d 	bl	8006fc8 <HAL_TIM_Base_Start>
    PID_Init();
 800370e:	f000 fa4f 	bl	8003bb0 <PID_Init>
    pid_controller.target_temperature = target_temperature;
 8003712:	4b5e      	ldr	r3, [pc, #376]	@ (800388c <main+0x1cc>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a5e      	ldr	r2, [pc, #376]	@ (8003890 <main+0x1d0>)
 8003718:	6013      	str	r3, [r2, #0]

    LCD_Init();
 800371a:	f7fe fec5 	bl	80024a8 <LCD_Init>
    LCD_Clear();
 800371e:	f7fe ff89 	bl	8002634 <LCD_Clear>
    LCD_CreateCustomChar(degree_symbol, 0);
 8003722:	2100      	movs	r1, #0
 8003724:	485b      	ldr	r0, [pc, #364]	@ (8003894 <main+0x1d4>)
 8003726:	f7fe ffbb 	bl	80026a0 <LCD_CreateCustomChar>

    HAL_Delay(500);
 800372a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800372e:	f000 ff9b 	bl	8004668 <HAL_Delay>

    fres = f_mount(&fs, "", 0); //mounting SD
 8003732:	2200      	movs	r2, #0
 8003734:	4958      	ldr	r1, [pc, #352]	@ (8003898 <main+0x1d8>)
 8003736:	4859      	ldr	r0, [pc, #356]	@ (800389c <main+0x1dc>)
 8003738:	f008 fa34 	bl	800bba4 <f_mount>
 800373c:	4603      	mov	r3, r0
 800373e:	461a      	mov	r2, r3
 8003740:	4b57      	ldr	r3, [pc, #348]	@ (80038a0 <main+0x1e0>)
 8003742:	701a      	strb	r2, [r3, #0]
    fres = f_open(&fil, "temp_log.csv", FA_CREATE_ALWAYS | FA_WRITE); // creating file
 8003744:	220a      	movs	r2, #10
 8003746:	4957      	ldr	r1, [pc, #348]	@ (80038a4 <main+0x1e4>)
 8003748:	4857      	ldr	r0, [pc, #348]	@ (80038a8 <main+0x1e8>)
 800374a:	f008 fa71 	bl	800bc30 <f_open>
 800374e:	4603      	mov	r3, r0
 8003750:	461a      	mov	r2, r3
 8003752:	4b53      	ldr	r3, [pc, #332]	@ (80038a0 <main+0x1e0>)
 8003754:	701a      	strb	r2, [r3, #0]
    sprintf(buffer, "#,Time Duration[sek],Targer Temp[C],Current Temp[C]\n"); //creating heders
 8003756:	4955      	ldr	r1, [pc, #340]	@ (80038ac <main+0x1ec>)
 8003758:	4855      	ldr	r0, [pc, #340]	@ (80038b0 <main+0x1f0>)
 800375a:	f00a fcef 	bl	800e13c <siprintf>
    f_puts(buffer, &fil); //printing
 800375e:	4952      	ldr	r1, [pc, #328]	@ (80038a8 <main+0x1e8>)
 8003760:	4853      	ldr	r0, [pc, #332]	@ (80038b0 <main+0x1f0>)
 8003762:	f008 fee0 	bl	800c526 <f_puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        if (__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE)) {
 8003766:	4b48      	ldr	r3, [pc, #288]	@ (8003888 <main+0x1c8>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b01      	cmp	r3, #1
 8003772:	f040 80d9 	bne.w	8003928 <main+0x268>
            __HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 8003776:	4b44      	ldr	r3, [pc, #272]	@ (8003888 <main+0x1c8>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f06f 0201 	mvn.w	r2, #1
 800377e:	611a      	str	r2, [r3, #16]

            double temp;
            BMP2_ReadData(&bmp2dev, NULL, &temp);
 8003780:	463b      	mov	r3, r7
 8003782:	461a      	mov	r2, r3
 8003784:	2100      	movs	r1, #0
 8003786:	483b      	ldr	r0, [pc, #236]	@ (8003874 <main+0x1b4>)
 8003788:	f7fe fcd8 	bl	800213c <BMP2_ReadData>
            current_temperature = (float)temp;
 800378c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003790:	4610      	mov	r0, r2
 8003792:	4619      	mov	r1, r3
 8003794:	f7fd fa48 	bl	8000c28 <__aeabi_d2f>
 8003798:	4603      	mov	r3, r0
 800379a:	4a46      	ldr	r2, [pc, #280]	@ (80038b4 <main+0x1f4>)
 800379c:	6013      	str	r3, [r2, #0]

            __io_putchar('H');
 800379e:	2048      	movs	r0, #72	@ 0x48
 80037a0:	f7ff fe06 	bl	80033b0 <__io_putchar>
            __io_putchar('e');
 80037a4:	2065      	movs	r0, #101	@ 0x65
 80037a6:	f7ff fe03 	bl	80033b0 <__io_putchar>
            __io_putchar('l');
 80037aa:	206c      	movs	r0, #108	@ 0x6c
 80037ac:	f7ff fe00 	bl	80033b0 <__io_putchar>
            __io_putchar('l');
 80037b0:	206c      	movs	r0, #108	@ 0x6c
 80037b2:	f7ff fdfd 	bl	80033b0 <__io_putchar>
            __io_putchar('o');
 80037b6:	206f      	movs	r0, #111	@ 0x6f
 80037b8:	f7ff fdfa 	bl	80033b0 <__io_putchar>
            __io_putchar('\r');
 80037bc:	200d      	movs	r0, #13
 80037be:	f7ff fdf7 	bl	80033b0 <__io_putchar>
            __io_putchar('\n');
 80037c2:	200a      	movs	r0, #10
 80037c4:	f7ff fdf4 	bl	80033b0 <__io_putchar>

            // Update target temperature for the single controller
            pid_controller.target_temperature = target_temperature;
 80037c8:	4b30      	ldr	r3, [pc, #192]	@ (800388c <main+0x1cc>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a30      	ldr	r2, [pc, #192]	@ (8003890 <main+0x1d0>)
 80037ce:	6013      	str	r3, [r2, #0]

            // Feedforward
            float feedforward = 0.5f * (target_temperature - MIN_TEMP);
 80037d0:	4b2e      	ldr	r3, [pc, #184]	@ (800388c <main+0x1cc>)
 80037d2:	edd3 7a00 	vldr	s15, [r3]
 80037d6:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80037da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037e6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

            // PID Control
            PID_Update(current_temperature);
 80037ea:	4b32      	ldr	r3, [pc, #200]	@ (80038b4 <main+0x1f4>)
 80037ec:	edd3 7a00 	vldr	s15, [r3]
 80037f0:	eeb0 0a67 	vmov.f32	s0, s15
 80037f4:	f000 fa06 	bl	8003c04 <PID_Update>
            pid_controller.output = PID_Calculate();
 80037f8:	f000 fa1e 	bl	8003c38 <PID_Calculate>
 80037fc:	eef0 7a40 	vmov.f32	s15, s0
 8003800:	4b23      	ldr	r3, [pc, #140]	@ (8003890 <main+0x1d0>)
 8003802:	edc3 7a06 	vstr	s15, [r3, #24]

            if (current_temperature < target_temperature) {
 8003806:	4b2b      	ldr	r3, [pc, #172]	@ (80038b4 <main+0x1f4>)
 8003808:	ed93 7a00 	vldr	s14, [r3]
 800380c:	4b1f      	ldr	r3, [pc, #124]	@ (800388c <main+0x1cc>)
 800380e:	edd3 7a00 	vldr	s15, [r3]
 8003812:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381a:	d551      	bpl.n	80038c0 <main+0x200>
                // Heating
                pid_controller.output_saturated = fminf(fmaxf(pid_controller.output + feedforward, 0.0f), 100.0f);
 800381c:	4b1c      	ldr	r3, [pc, #112]	@ (8003890 <main+0x1d0>)
 800381e:	ed93 7a06 	vldr	s14, [r3, #24]
 8003822:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003826:	ee77 7a27 	vadd.f32	s15, s14, s15
 800382a:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80038b8 <main+0x1f8>
 800382e:	eeb0 0a67 	vmov.f32	s0, s15
 8003832:	f00d fab9 	bl	8010da8 <fmaxf>
 8003836:	eef0 7a40 	vmov.f32	s15, s0
 800383a:	eddf 0a20 	vldr	s1, [pc, #128]	@ 80038bc <main+0x1fc>
 800383e:	eeb0 0a67 	vmov.f32	s0, s15
 8003842:	f00d face 	bl	8010de2 <fminf>
 8003846:	eef0 7a40 	vmov.f32	s15, s0
 800384a:	4b11      	ldr	r3, [pc, #68]	@ (8003890 <main+0x1d0>)
 800384c:	edc3 7a07 	vstr	s15, [r3, #28]
                HEATER_PWM_WriteDuty(&hheater, 5 * pid_controller.output_saturated);
 8003850:	4b0f      	ldr	r3, [pc, #60]	@ (8003890 <main+0x1d0>)
 8003852:	edd3 7a07 	vldr	s15, [r3, #28]
 8003856:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800385a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800385e:	eeb0 0a67 	vmov.f32	s0, s15
 8003862:	4805      	ldr	r0, [pc, #20]	@ (8003878 <main+0x1b8>)
 8003864:	f7fe fd6c 	bl	8002340 <HEATER_PWM_WriteDuty>
                FAN_PWM_WriteDuty(&hfan, 0.0f); // Fan off during heating
 8003868:	ed9f 0a13 	vldr	s0, [pc, #76]	@ 80038b8 <main+0x1f8>
 800386c:	4803      	ldr	r0, [pc, #12]	@ (800387c <main+0x1bc>)
 800386e:	f7fe fce9 	bl	8002244 <FAN_PWM_WriteDuty>
 8003872:	e057      	b.n	8003924 <main+0x264>
 8003874:	20000018 	.word	0x20000018
 8003878:	20000064 	.word	0x20000064
 800387c:	20000054 	.word	0x20000054
 8003880:	200002a4 	.word	0x200002a4
 8003884:	200025d4 	.word	0x200025d4
 8003888:	20002588 	.word	0x20002588
 800388c:	20000078 	.word	0x20000078
 8003890:	20002464 	.word	0x20002464
 8003894:	2000007c 	.word	0x2000007c
 8003898:	08010f7c 	.word	0x08010f7c
 800389c:	20000388 	.word	0x20000388
 80038a0:	200023f0 	.word	0x200023f0
 80038a4:	08010f80 	.word	0x08010f80
 80038a8:	200013c0 	.word	0x200013c0
 80038ac:	08010f90 	.word	0x08010f90
 80038b0:	200023f4 	.word	0x200023f4
 80038b4:	200002b8 	.word	0x200002b8
 80038b8:	00000000 	.word	0x00000000
 80038bc:	42c80000 	.word	0x42c80000
            } else {
                // Cooling
                pid_controller.output_saturated = fminf(fmaxf(abs(pid_controller.output), 0.0f), 100.0f);
 80038c0:	4b6d      	ldr	r3, [pc, #436]	@ (8003a78 <main+0x3b8>)
 80038c2:	edd3 7a06 	vldr	s15, [r3, #24]
 80038c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038ca:	ee17 3a90 	vmov	r3, s15
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	bfb8      	it	lt
 80038d2:	425b      	neglt	r3, r3
 80038d4:	ee07 3a90 	vmov	s15, r3
 80038d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038dc:	eddf 0a67 	vldr	s1, [pc, #412]	@ 8003a7c <main+0x3bc>
 80038e0:	eeb0 0a67 	vmov.f32	s0, s15
 80038e4:	f00d fa60 	bl	8010da8 <fmaxf>
 80038e8:	eef0 7a40 	vmov.f32	s15, s0
 80038ec:	eddf 0a64 	vldr	s1, [pc, #400]	@ 8003a80 <main+0x3c0>
 80038f0:	eeb0 0a67 	vmov.f32	s0, s15
 80038f4:	f00d fa75 	bl	8010de2 <fminf>
 80038f8:	eef0 7a40 	vmov.f32	s15, s0
 80038fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003a78 <main+0x3b8>)
 80038fe:	edc3 7a07 	vstr	s15, [r3, #28]
                FAN_PWM_WriteDuty(&hfan, 3 * pid_controller.output_saturated);
 8003902:	4b5d      	ldr	r3, [pc, #372]	@ (8003a78 <main+0x3b8>)
 8003904:	edd3 7a07 	vldr	s15, [r3, #28]
 8003908:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800390c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003910:	eeb0 0a67 	vmov.f32	s0, s15
 8003914:	485b      	ldr	r0, [pc, #364]	@ (8003a84 <main+0x3c4>)
 8003916:	f7fe fc95 	bl	8002244 <FAN_PWM_WriteDuty>
                HEATER_PWM_WriteDuty(&hheater, 0.0f); // Heater off during cooling
 800391a:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 8003a7c <main+0x3bc>
 800391e:	485a      	ldr	r0, [pc, #360]	@ (8003a88 <main+0x3c8>)
 8003920:	f7fe fd0e 	bl	8002340 <HEATER_PWM_WriteDuty>
            }

            // Send Temperature Data with CRC
            send_temperature_data_with_time();
 8003924:	f7ff fe5c 	bl	80035e0 <send_temperature_data_with_time>
        }

        snprintf(line1, sizeof(line1), "TarTemp: %.1f ", target_temperature);
 8003928:	4b58      	ldr	r3, [pc, #352]	@ (8003a8c <main+0x3cc>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fc fe2b 	bl	8000588 <__aeabi_f2d>
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	f107 0020 	add.w	r0, r7, #32
 800393a:	e9cd 2300 	strd	r2, r3, [sp]
 800393e:	4a54      	ldr	r2, [pc, #336]	@ (8003a90 <main+0x3d0>)
 8003940:	2111      	movs	r1, #17
 8003942:	f00a fbc7 	bl	800e0d4 <sniprintf>
        snprintf(line2, sizeof(line2), "CurTemp: %.1f ", current_temperature);
 8003946:	4b53      	ldr	r3, [pc, #332]	@ (8003a94 <main+0x3d4>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f7fc fe1c 	bl	8000588 <__aeabi_f2d>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	f107 000c 	add.w	r0, r7, #12
 8003958:	e9cd 2300 	strd	r2, r3, [sp]
 800395c:	4a4e      	ldr	r2, [pc, #312]	@ (8003a98 <main+0x3d8>)
 800395e:	2111      	movs	r1, #17
 8003960:	f00a fbb8 	bl	800e0d4 <sniprintf>
        LCD_SetCursor(0, 0);
 8003964:	2100      	movs	r1, #0
 8003966:	2000      	movs	r0, #0
 8003968:	f7fe fe6b 	bl	8002642 <LCD_SetCursor>
        LCD_Print(line1);
 800396c:	f107 0320 	add.w	r3, r7, #32
 8003970:	4618      	mov	r0, r3
 8003972:	f7fe fe80 	bl	8002676 <LCD_Print>
        LCD_WriteData(0);
 8003976:	2000      	movs	r0, #0
 8003978:	f7fe fddc 	bl	8002534 <LCD_WriteData>
        LCD_Print("C");
 800397c:	4847      	ldr	r0, [pc, #284]	@ (8003a9c <main+0x3dc>)
 800397e:	f7fe fe7a 	bl	8002676 <LCD_Print>
        LCD_SetCursor(1, 0);
 8003982:	2100      	movs	r1, #0
 8003984:	2001      	movs	r0, #1
 8003986:	f7fe fe5c 	bl	8002642 <LCD_SetCursor>
        LCD_Print(line2);
 800398a:	f107 030c 	add.w	r3, r7, #12
 800398e:	4618      	mov	r0, r3
 8003990:	f7fe fe71 	bl	8002676 <LCD_Print>
        LCD_WriteData(0);
 8003994:	2000      	movs	r0, #0
 8003996:	f7fe fdcd 	bl	8002534 <LCD_WriteData>
        LCD_Print("C");
 800399a:	4840      	ldr	r0, [pc, #256]	@ (8003a9c <main+0x3dc>)
 800399c:	f7fe fe6b 	bl	8002676 <LCD_Print>

        sprintf(buffer, "%ld,%.1f,%.1f,%.1f\n", Numbah, dur, target_temperature, current_temperature);
 80039a0:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa0 <main+0x3e0>)
 80039a2:	681e      	ldr	r6, [r3, #0]
 80039a4:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa4 <main+0x3e4>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fc fded 	bl	8000588 <__aeabi_f2d>
 80039ae:	4604      	mov	r4, r0
 80039b0:	460d      	mov	r5, r1
 80039b2:	4b36      	ldr	r3, [pc, #216]	@ (8003a8c <main+0x3cc>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7fc fde6 	bl	8000588 <__aeabi_f2d>
 80039bc:	4680      	mov	r8, r0
 80039be:	4689      	mov	r9, r1
 80039c0:	4b34      	ldr	r3, [pc, #208]	@ (8003a94 <main+0x3d4>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fc fddf 	bl	8000588 <__aeabi_f2d>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80039d2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80039d6:	e9cd 4500 	strd	r4, r5, [sp]
 80039da:	4632      	mov	r2, r6
 80039dc:	4932      	ldr	r1, [pc, #200]	@ (8003aa8 <main+0x3e8>)
 80039de:	4833      	ldr	r0, [pc, #204]	@ (8003aac <main+0x3ec>)
 80039e0:	f00a fbac 	bl	800e13c <siprintf>
        f_puts(buffer, &fil);
 80039e4:	4932      	ldr	r1, [pc, #200]	@ (8003ab0 <main+0x3f0>)
 80039e6:	4831      	ldr	r0, [pc, #196]	@ (8003aac <main+0x3ec>)
 80039e8:	f008 fd9d 	bl	800c526 <f_puts>

        Numbah += 1;
 80039ec:	4b2c      	ldr	r3, [pc, #176]	@ (8003aa0 <main+0x3e0>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	3301      	adds	r3, #1
 80039f2:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa0 <main+0x3e0>)
 80039f4:	6013      	str	r3, [r2, #0]
        dur += 0.1;
 80039f6:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa4 <main+0x3e4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fc fdc4 	bl	8000588 <__aeabi_f2d>
 8003a00:	a31b      	add	r3, pc, #108	@ (adr r3, 8003a70 <main+0x3b0>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fc61 	bl	80002cc <__adddf3>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4610      	mov	r0, r2
 8003a10:	4619      	mov	r1, r3
 8003a12:	f7fd f909 	bl	8000c28 <__aeabi_d2f>
 8003a16:	4603      	mov	r3, r0
 8003a18:	4a22      	ldr	r2, [pc, #136]	@ (8003aa4 <main+0x3e4>)
 8003a1a:	6013      	str	r3, [r2, #0]

        if(USER_Btn_RisingEdgeDetected) //saving and dismounting card
 8003a1c:	4b25      	ldr	r3, [pc, #148]	@ (8003ab4 <main+0x3f4>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d01d      	beq.n	8003a62 <main+0x3a2>
        {
            HAL_Delay(10);
 8003a26:	200a      	movs	r0, #10
 8003a28:	f000 fe1e 	bl	8004668 <HAL_Delay>
            USER_Btn_RisingEdgeDetected = 0;
 8003a2c:	4b21      	ldr	r3, [pc, #132]	@ (8003ab4 <main+0x3f4>)
 8003a2e:	2200      	movs	r2, #0
 8003a30:	701a      	strb	r2, [r3, #0]
            if(HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET) //button pressed
 8003a32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003a36:	4820      	ldr	r0, [pc, #128]	@ (8003ab8 <main+0x3f8>)
 8003a38:	f001 f98a 	bl	8004d50 <HAL_GPIO_ReadPin>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d10f      	bne.n	8003a62 <main+0x3a2>
            {
                HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin); //led1 on
 8003a42:	2101      	movs	r1, #1
 8003a44:	481d      	ldr	r0, [pc, #116]	@ (8003abc <main+0x3fc>)
 8003a46:	f001 f9b4 	bl	8004db2 <HAL_GPIO_TogglePin>
                fres = f_close(&fil); //file closed
 8003a4a:	4819      	ldr	r0, [pc, #100]	@ (8003ab0 <main+0x3f0>)
 8003a4c:	f008 fcca 	bl	800c3e4 <f_close>
 8003a50:	4603      	mov	r3, r0
 8003a52:	461a      	mov	r2, r3
 8003a54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac0 <main+0x400>)
 8003a56:	701a      	strb	r2, [r3, #0]
                f_mount(NULL, "", 1); //card dismounted
 8003a58:	2201      	movs	r2, #1
 8003a5a:	491a      	ldr	r1, [pc, #104]	@ (8003ac4 <main+0x404>)
 8003a5c:	2000      	movs	r0, #0
 8003a5e:	f008 f8a1 	bl	800bba4 <f_mount>
            }
        }

        HAL_Delay(100);
 8003a62:	2064      	movs	r0, #100	@ 0x64
 8003a64:	f000 fe00 	bl	8004668 <HAL_Delay>
        if (__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE)) {
 8003a68:	e67d      	b.n	8003766 <main+0xa6>
 8003a6a:	bf00      	nop
 8003a6c:	f3af 8000 	nop.w
 8003a70:	9999999a 	.word	0x9999999a
 8003a74:	3fb99999 	.word	0x3fb99999
 8003a78:	20002464 	.word	0x20002464
 8003a7c:	00000000 	.word	0x00000000
 8003a80:	42c80000 	.word	0x42c80000
 8003a84:	20000054 	.word	0x20000054
 8003a88:	20000064 	.word	0x20000064
 8003a8c:	20000078 	.word	0x20000078
 8003a90:	08010fc8 	.word	0x08010fc8
 8003a94:	200002b8 	.word	0x200002b8
 8003a98:	08010fd8 	.word	0x08010fd8
 8003a9c:	08010fe8 	.word	0x08010fe8
 8003aa0:	20002458 	.word	0x20002458
 8003aa4:	2000245c 	.word	0x2000245c
 8003aa8:	08010fec 	.word	0x08010fec
 8003aac:	200023f4 	.word	0x200023f4
 8003ab0:	200013c0 	.word	0x200013c0
 8003ab4:	20002460 	.word	0x20002460
 8003ab8:	40020800 	.word	0x40020800
 8003abc:	40020400 	.word	0x40020400
 8003ac0:	200023f0 	.word	0x200023f0
 8003ac4:	08010f7c 	.word	0x08010f7c

08003ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b094      	sub	sp, #80	@ 0x50
 8003acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ace:	f107 0320 	add.w	r3, r7, #32
 8003ad2:	2230      	movs	r2, #48	@ 0x30
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f00a fb93 	bl	800e202 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003adc:	f107 030c 	add.w	r3, r7, #12
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]
 8003ae4:	605a      	str	r2, [r3, #4]
 8003ae6:	609a      	str	r2, [r3, #8]
 8003ae8:	60da      	str	r2, [r3, #12]
 8003aea:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003aec:	f001 f97c 	bl	8004de8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003af0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b9c <SystemClock_Config+0xd4>)
 8003af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af4:	4a29      	ldr	r2, [pc, #164]	@ (8003b9c <SystemClock_Config+0xd4>)
 8003af6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003afa:	6413      	str	r3, [r2, #64]	@ 0x40
 8003afc:	4b27      	ldr	r3, [pc, #156]	@ (8003b9c <SystemClock_Config+0xd4>)
 8003afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b08:	4b25      	ldr	r3, [pc, #148]	@ (8003ba0 <SystemClock_Config+0xd8>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a24      	ldr	r2, [pc, #144]	@ (8003ba0 <SystemClock_Config+0xd8>)
 8003b0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b12:	6013      	str	r3, [r2, #0]
 8003b14:	4b22      	ldr	r3, [pc, #136]	@ (8003ba0 <SystemClock_Config+0xd8>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003b1c:	607b      	str	r3, [r7, #4]
 8003b1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003b20:	2301      	movs	r3, #1
 8003b22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003b24:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8003b28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003b2e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003b34:	2304      	movs	r3, #4
 8003b36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8003b38:	23d8      	movs	r3, #216	@ 0xd8
 8003b3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8003b40:	2303      	movs	r3, #3
 8003b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b44:	f107 0320 	add.w	r3, r7, #32
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f001 f9ad 	bl	8004ea8 <HAL_RCC_OscConfig>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003b54:	f000 f826 	bl	8003ba4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003b58:	f001 f956 	bl	8004e08 <HAL_PWREx_EnableOverDrive>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003b62:	f000 f81f 	bl	8003ba4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b66:	230f      	movs	r3, #15
 8003b68:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b6a:	2302      	movs	r3, #2
 8003b6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b72:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003b76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003b78:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003b7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8003b7e:	f107 030c 	add.w	r3, r7, #12
 8003b82:	2107      	movs	r1, #7
 8003b84:	4618      	mov	r0, r3
 8003b86:	f001 fc33 	bl	80053f0 <HAL_RCC_ClockConfig>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8003b90:	f000 f808 	bl	8003ba4 <Error_Handler>
  }
}
 8003b94:	bf00      	nop
 8003b96:	3750      	adds	r7, #80	@ 0x50
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	40007000 	.word	0x40007000

08003ba4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ba8:	b672      	cpsid	i
}
 8003baa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8003bac:	bf00      	nop
 8003bae:	e7fd      	b.n	8003bac <Error_Handler+0x8>

08003bb0 <PID_Init>:
PID_Control_t pid_controller;

/**
 * @brief Initializes the PID controller.
 */
void PID_Init(void) {
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
    pid_controller.target_temperature = 0.0f;
 8003bb4:	4b12      	ldr	r3, [pc, #72]	@ (8003c00 <PID_Init+0x50>)
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
    pid_controller.current_temperature = 0.0f;
 8003bbc:	4b10      	ldr	r3, [pc, #64]	@ (8003c00 <PID_Init+0x50>)
 8003bbe:	f04f 0200 	mov.w	r2, #0
 8003bc2:	605a      	str	r2, [r3, #4]
    pid_controller.error = 0.0f;
 8003bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c00 <PID_Init+0x50>)
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	609a      	str	r2, [r3, #8]
    pid_controller.integral = 0.0f;
 8003bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c00 <PID_Init+0x50>)
 8003bce:	f04f 0200 	mov.w	r2, #0
 8003bd2:	60da      	str	r2, [r3, #12]
    pid_controller.derivative = 0.0f;
 8003bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003c00 <PID_Init+0x50>)
 8003bd6:	f04f 0200 	mov.w	r2, #0
 8003bda:	611a      	str	r2, [r3, #16]
    pid_controller.previous_error = 0.0f;
 8003bdc:	4b08      	ldr	r3, [pc, #32]	@ (8003c00 <PID_Init+0x50>)
 8003bde:	f04f 0200 	mov.w	r2, #0
 8003be2:	615a      	str	r2, [r3, #20]
    pid_controller.output = 0.0f;
 8003be4:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <PID_Init+0x50>)
 8003be6:	f04f 0200 	mov.w	r2, #0
 8003bea:	619a      	str	r2, [r3, #24]
    pid_controller.output_saturated = 0.0f;
 8003bec:	4b04      	ldr	r3, [pc, #16]	@ (8003c00 <PID_Init+0x50>)
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	61da      	str	r2, [r3, #28]
}
 8003bf4:	bf00      	nop
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20002464 	.word	0x20002464

08003c04 <PID_Update>:

/**
 * @brief Updates the PID controller with the current temperature.
 * @param current_temperature The current measured temperature.
 */
void PID_Update(float current_temperature) {
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	ed87 0a01 	vstr	s0, [r7, #4]
    pid_controller.current_temperature = current_temperature;
 8003c0e:	4a09      	ldr	r2, [pc, #36]	@ (8003c34 <PID_Update+0x30>)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6053      	str	r3, [r2, #4]
    pid_controller.error = pid_controller.target_temperature - current_temperature;
 8003c14:	4b07      	ldr	r3, [pc, #28]	@ (8003c34 <PID_Update+0x30>)
 8003c16:	ed93 7a00 	vldr	s14, [r3]
 8003c1a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003c1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c22:	4b04      	ldr	r3, [pc, #16]	@ (8003c34 <PID_Update+0x30>)
 8003c24:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	20002464 	.word	0x20002464

08003c38 <PID_Calculate>:

/**
 * @brief Calculates the PID output.
 * @return The calculated PID output.
 */
float PID_Calculate(void) {
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
    // Derivative Filter Parameters
    const float derivative_filter_constant = 0.9f;
 8003c3e:	4b4e      	ldr	r3, [pc, #312]	@ (8003d78 <PID_Calculate+0x140>)
 8003c40:	607b      	str	r3, [r7, #4]
    static float previous_derivative = 0.0f;
    const float back_calculation_gain = 0.1f;
 8003c42:	4b4e      	ldr	r3, [pc, #312]	@ (8003d7c <PID_Calculate+0x144>)
 8003c44:	603b      	str	r3, [r7, #0]

    // Integral term with anti-windup
    pid_controller.integral += pid_controller.error;
 8003c46:	4b4e      	ldr	r3, [pc, #312]	@ (8003d80 <PID_Calculate+0x148>)
 8003c48:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d80 <PID_Calculate+0x148>)
 8003c4e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c56:	4b4a      	ldr	r3, [pc, #296]	@ (8003d80 <PID_Calculate+0x148>)
 8003c58:	edc3 7a03 	vstr	s15, [r3, #12]
    if (pid_controller.output_saturated != pid_controller.output) {
 8003c5c:	4b48      	ldr	r3, [pc, #288]	@ (8003d80 <PID_Calculate+0x148>)
 8003c5e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003c62:	4b47      	ldr	r3, [pc, #284]	@ (8003d80 <PID_Calculate+0x148>)
 8003c64:	edd3 7a06 	vldr	s15, [r3, #24]
 8003c68:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c70:	d013      	beq.n	8003c9a <PID_Calculate+0x62>
        pid_controller.integral -= back_calculation_gain * (pid_controller.output_saturated - pid_controller.output);
 8003c72:	4b43      	ldr	r3, [pc, #268]	@ (8003d80 <PID_Calculate+0x148>)
 8003c74:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c78:	4b41      	ldr	r3, [pc, #260]	@ (8003d80 <PID_Calculate+0x148>)
 8003c7a:	edd3 6a07 	vldr	s13, [r3, #28]
 8003c7e:	4b40      	ldr	r3, [pc, #256]	@ (8003d80 <PID_Calculate+0x148>)
 8003c80:	edd3 7a06 	vldr	s15, [r3, #24]
 8003c84:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003c88:	edd7 7a00 	vldr	s15, [r7]
 8003c8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c94:	4b3a      	ldr	r3, [pc, #232]	@ (8003d80 <PID_Calculate+0x148>)
 8003c96:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    pid_controller.integral = fminf(fmaxf(pid_controller.integral, pid_params.integral_min), pid_params.integral_max);
 8003c9a:	4b39      	ldr	r3, [pc, #228]	@ (8003d80 <PID_Calculate+0x148>)
 8003c9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ca0:	4b38      	ldr	r3, [pc, #224]	@ (8003d84 <PID_Calculate+0x14c>)
 8003ca2:	ed93 7a04 	vldr	s14, [r3, #16]
 8003ca6:	eef0 0a47 	vmov.f32	s1, s14
 8003caa:	eeb0 0a67 	vmov.f32	s0, s15
 8003cae:	f00d f87b 	bl	8010da8 <fmaxf>
 8003cb2:	eeb0 7a40 	vmov.f32	s14, s0
 8003cb6:	4b33      	ldr	r3, [pc, #204]	@ (8003d84 <PID_Calculate+0x14c>)
 8003cb8:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cbc:	eef0 0a67 	vmov.f32	s1, s15
 8003cc0:	eeb0 0a47 	vmov.f32	s0, s14
 8003cc4:	f00d f88d 	bl	8010de2 <fminf>
 8003cc8:	eef0 7a40 	vmov.f32	s15, s0
 8003ccc:	4b2c      	ldr	r3, [pc, #176]	@ (8003d80 <PID_Calculate+0x148>)
 8003cce:	edc3 7a03 	vstr	s15, [r3, #12]

    // Derivative term with filtering
    pid_controller.derivative = (pid_controller.error - pid_controller.previous_error);
 8003cd2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d80 <PID_Calculate+0x148>)
 8003cd4:	ed93 7a02 	vldr	s14, [r3, #8]
 8003cd8:	4b29      	ldr	r3, [pc, #164]	@ (8003d80 <PID_Calculate+0x148>)
 8003cda:	edd3 7a05 	vldr	s15, [r3, #20]
 8003cde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ce2:	4b27      	ldr	r3, [pc, #156]	@ (8003d80 <PID_Calculate+0x148>)
 8003ce4:	edc3 7a04 	vstr	s15, [r3, #16]
    pid_controller.derivative = derivative_filter_constant * previous_derivative + (1.0f - derivative_filter_constant) * pid_controller.derivative;
 8003ce8:	4b27      	ldr	r3, [pc, #156]	@ (8003d88 <PID_Calculate+0x150>)
 8003cea:	ed93 7a00 	vldr	s14, [r3]
 8003cee:	edd7 7a01 	vldr	s15, [r7, #4]
 8003cf2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cfa:	edd7 7a01 	vldr	s15, [r7, #4]
 8003cfe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003d02:	4b1f      	ldr	r3, [pc, #124]	@ (8003d80 <PID_Calculate+0x148>)
 8003d04:	edd3 7a04 	vldr	s15, [r3, #16]
 8003d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d10:	4b1b      	ldr	r3, [pc, #108]	@ (8003d80 <PID_Calculate+0x148>)
 8003d12:	edc3 7a04 	vstr	s15, [r3, #16]

    // Calculate PID output
    pid_controller.output = (pid_params.kp * pid_controller.error) + (pid_params.ki * pid_controller.integral) + (pid_params.kd * pid_controller.derivative);
 8003d16:	4b1b      	ldr	r3, [pc, #108]	@ (8003d84 <PID_Calculate+0x14c>)
 8003d18:	ed93 7a00 	vldr	s14, [r3]
 8003d1c:	4b18      	ldr	r3, [pc, #96]	@ (8003d80 <PID_Calculate+0x148>)
 8003d1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003d22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d26:	4b17      	ldr	r3, [pc, #92]	@ (8003d84 <PID_Calculate+0x14c>)
 8003d28:	edd3 6a01 	vldr	s13, [r3, #4]
 8003d2c:	4b14      	ldr	r3, [pc, #80]	@ (8003d80 <PID_Calculate+0x148>)
 8003d2e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d3a:	4b12      	ldr	r3, [pc, #72]	@ (8003d84 <PID_Calculate+0x14c>)
 8003d3c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003d40:	4b0f      	ldr	r3, [pc, #60]	@ (8003d80 <PID_Calculate+0x148>)
 8003d42:	edd3 7a04 	vldr	s15, [r3, #16]
 8003d46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003d4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <PID_Calculate+0x148>)
 8003d50:	edc3 7a06 	vstr	s15, [r3, #24]

    // Update previous values
    pid_controller.previous_error = pid_controller.error;
 8003d54:	4b0a      	ldr	r3, [pc, #40]	@ (8003d80 <PID_Calculate+0x148>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	4a09      	ldr	r2, [pc, #36]	@ (8003d80 <PID_Calculate+0x148>)
 8003d5a:	6153      	str	r3, [r2, #20]
    previous_derivative = pid_controller.derivative;
 8003d5c:	4b08      	ldr	r3, [pc, #32]	@ (8003d80 <PID_Calculate+0x148>)
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	4a09      	ldr	r2, [pc, #36]	@ (8003d88 <PID_Calculate+0x150>)
 8003d62:	6013      	str	r3, [r2, #0]

    return pid_controller.output;
 8003d64:	4b06      	ldr	r3, [pc, #24]	@ (8003d80 <PID_Calculate+0x148>)
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	ee07 3a90 	vmov	s15, r3
}
 8003d6c:	eeb0 0a67 	vmov.f32	s0, s15
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	3f666666 	.word	0x3f666666
 8003d7c:	3dcccccd 	.word	0x3dcccccd
 8003d80:	20002464 	.word	0x20002464
 8003d84:	20000084 	.word	0x20000084
 8003d88:	20002484 	.word	0x20002484

08003d8c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003d90:	4b1b      	ldr	r3, [pc, #108]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003d92:	4a1c      	ldr	r2, [pc, #112]	@ (8003e04 <MX_SPI4_Init+0x78>)
 8003d94:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003d96:	4b1a      	ldr	r3, [pc, #104]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003d98:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003d9c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003d9e:	4b18      	ldr	r3, [pc, #96]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003da4:	4b16      	ldr	r3, [pc, #88]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003da6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003daa:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003dac:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dae:	2202      	movs	r2, #2
 8003db0:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003db2:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003db4:	2201      	movs	r2, #1
 8003db6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003db8:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dbe:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8003dd8:	4b09      	ldr	r3, [pc, #36]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dda:	2207      	movs	r2, #7
 8003ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003dde:	4b08      	ldr	r3, [pc, #32]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003de4:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003dea:	4805      	ldr	r0, [pc, #20]	@ (8003e00 <MX_SPI4_Init+0x74>)
 8003dec:	f002 f916 	bl	800601c <HAL_SPI_Init>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8003df6:	f7ff fed5 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003dfa:	bf00      	nop
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	20002488 	.word	0x20002488
 8003e04:	40013400 	.word	0x40013400

08003e08 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08a      	sub	sp, #40	@ 0x28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e10:	f107 0314 	add.w	r3, r7, #20
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]
 8003e18:	605a      	str	r2, [r3, #4]
 8003e1a:	609a      	str	r2, [r3, #8]
 8003e1c:	60da      	str	r2, [r3, #12]
 8003e1e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a17      	ldr	r2, [pc, #92]	@ (8003e84 <HAL_SPI_MspInit+0x7c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d127      	bne.n	8003e7a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003e2a:	4b17      	ldr	r3, [pc, #92]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	4a16      	ldr	r2, [pc, #88]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e36:	4b14      	ldr	r3, [pc, #80]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e3e:	613b      	str	r3, [r7, #16]
 8003e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e42:	4b11      	ldr	r3, [pc, #68]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e46:	4a10      	ldr	r2, [pc, #64]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e48:	f043 0310 	orr.w	r3, r3, #16
 8003e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003e88 <HAL_SPI_MspInit+0x80>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	f003 0310 	and.w	r3, r3, #16
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP280_SPI_SCK_Pin|BMP280_SPI_MISO_Pin|BMP280_SPI_MOSI_Pin;
 8003e5a:	2364      	movs	r3, #100	@ 0x64
 8003e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e5e:	2302      	movs	r3, #2
 8003e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e62:	2300      	movs	r3, #0
 8003e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e66:	2303      	movs	r3, #3
 8003e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003e6a:	2305      	movs	r3, #5
 8003e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e6e:	f107 0314 	add.w	r3, r7, #20
 8003e72:	4619      	mov	r1, r3
 8003e74:	4805      	ldr	r0, [pc, #20]	@ (8003e8c <HAL_SPI_MspInit+0x84>)
 8003e76:	f000 fdbf 	bl	80049f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003e7a:	bf00      	nop
 8003e7c:	3728      	adds	r7, #40	@ 0x28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40013400 	.word	0x40013400
 8003e88:	40023800 	.word	0x40023800
 8003e8c:	40021000 	.word	0x40021000

08003e90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e96:	4b0f      	ldr	r3, [pc, #60]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ea0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ea2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eaa:	607b      	str	r3, [r7, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb2:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eba:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_MspInit+0x44>)
 8003ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ec6:	bf00      	nop
 8003ec8:	370c      	adds	r7, #12
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800

08003ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003edc:	bf00      	nop
 8003ede:	e7fd      	b.n	8003edc <NMI_Handler+0x4>

08003ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ee4:	bf00      	nop
 8003ee6:	e7fd      	b.n	8003ee4 <HardFault_Handler+0x4>

08003ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003eec:	bf00      	nop
 8003eee:	e7fd      	b.n	8003eec <MemManage_Handler+0x4>

08003ef0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ef4:	bf00      	nop
 8003ef6:	e7fd      	b.n	8003ef4 <BusFault_Handler+0x4>

08003ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003efc:	bf00      	nop
 8003efe:	e7fd      	b.n	8003efc <UsageFault_Handler+0x4>

08003f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f04:	bf00      	nop
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr

08003f0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f2a:	b580      	push	{r7, lr}
 8003f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f2e:	f000 fb7b 	bl	8004628 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f32:	bf00      	nop
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003f3c:	4802      	ldr	r0, [pc, #8]	@ (8003f48 <USART3_IRQHandler+0x10>)
 8003f3e:	f004 f957 	bl	80081f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	200025d4 	.word	0x200025d4

08003f4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  return 1;
 8003f50:	2301      	movs	r3, #1
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <_kill>:

int _kill(int pid, int sig)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f66:	f00a f9b1 	bl	800e2cc <__errno>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2216      	movs	r2, #22
 8003f6e:	601a      	str	r2, [r3, #0]
  return -1;
 8003f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <_exit>:

void _exit (int status)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f84:	f04f 31ff 	mov.w	r1, #4294967295
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ffe7 	bl	8003f5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f8e:	bf00      	nop
 8003f90:	e7fd      	b.n	8003f8e <_exit+0x12>

08003f92 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	60f8      	str	r0, [r7, #12]
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
 8003fa2:	e00a      	b.n	8003fba <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fa4:	f3af 8000 	nop.w
 8003fa8:	4601      	mov	r1, r0
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	1c5a      	adds	r2, r3, #1
 8003fae:	60ba      	str	r2, [r7, #8]
 8003fb0:	b2ca      	uxtb	r2, r1
 8003fb2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	dbf0      	blt.n	8003fa4 <_read+0x12>
  }

  return len;
 8003fc2:	687b      	ldr	r3, [r7, #4]
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <_close>:
  }
  return len;
}

int _close(int file)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003ff4:	605a      	str	r2, [r3, #4]
  return 0;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <_isatty>:

int _isatty(int file)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800400c:	2301      	movs	r3, #1
}
 800400e:	4618      	mov	r0, r3
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	60f8      	str	r0, [r7, #12]
 8004022:	60b9      	str	r1, [r7, #8]
 8004024:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b086      	sub	sp, #24
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800403c:	4a14      	ldr	r2, [pc, #80]	@ (8004090 <_sbrk+0x5c>)
 800403e:	4b15      	ldr	r3, [pc, #84]	@ (8004094 <_sbrk+0x60>)
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004048:	4b13      	ldr	r3, [pc, #76]	@ (8004098 <_sbrk+0x64>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d102      	bne.n	8004056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004050:	4b11      	ldr	r3, [pc, #68]	@ (8004098 <_sbrk+0x64>)
 8004052:	4a12      	ldr	r2, [pc, #72]	@ (800409c <_sbrk+0x68>)
 8004054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004056:	4b10      	ldr	r3, [pc, #64]	@ (8004098 <_sbrk+0x64>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	429a      	cmp	r2, r3
 8004062:	d207      	bcs.n	8004074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004064:	f00a f932 	bl	800e2cc <__errno>
 8004068:	4603      	mov	r3, r0
 800406a:	220c      	movs	r2, #12
 800406c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800406e:	f04f 33ff 	mov.w	r3, #4294967295
 8004072:	e009      	b.n	8004088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004074:	4b08      	ldr	r3, [pc, #32]	@ (8004098 <_sbrk+0x64>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800407a:	4b07      	ldr	r3, [pc, #28]	@ (8004098 <_sbrk+0x64>)
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4413      	add	r3, r2
 8004082:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <_sbrk+0x64>)
 8004084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004086:	68fb      	ldr	r3, [r7, #12]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20050000 	.word	0x20050000
 8004094:	00000400 	.word	0x00000400
 8004098:	200024ec 	.word	0x200024ec
 800409c:	200029e8 	.word	0x200029e8

080040a0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040a0:	b480      	push	{r7}
 80040a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040a4:	4b06      	ldr	r3, [pc, #24]	@ (80040c0 <SystemInit+0x20>)
 80040a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040aa:	4a05      	ldr	r2, [pc, #20]	@ (80040c0 <SystemInit+0x20>)
 80040ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80040b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040b4:	bf00      	nop
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08e      	sub	sp, #56	@ 0x38
 80040c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	605a      	str	r2, [r3, #4]
 80040d4:	609a      	str	r2, [r3, #8]
 80040d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040d8:	f107 031c 	add.w	r3, r7, #28
 80040dc:	2200      	movs	r2, #0
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	605a      	str	r2, [r3, #4]
 80040e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040e4:	463b      	mov	r3, r7
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
 80040ea:	605a      	str	r2, [r3, #4]
 80040ec:	609a      	str	r2, [r3, #8]
 80040ee:	60da      	str	r2, [r3, #12]
 80040f0:	611a      	str	r2, [r3, #16]
 80040f2:	615a      	str	r2, [r3, #20]
 80040f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80040f6:	4b2d      	ldr	r3, [pc, #180]	@ (80041ac <MX_TIM2_Init+0xe8>)
 80040f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80040fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 80040fe:	4b2b      	ldr	r3, [pc, #172]	@ (80041ac <MX_TIM2_Init+0xe8>)
 8004100:	226b      	movs	r2, #107	@ 0x6b
 8004102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004104:	4b29      	ldr	r3, [pc, #164]	@ (80041ac <MX_TIM2_Init+0xe8>)
 8004106:	2200      	movs	r2, #0
 8004108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800410a:	4b28      	ldr	r3, [pc, #160]	@ (80041ac <MX_TIM2_Init+0xe8>)
 800410c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004112:	4b26      	ldr	r3, [pc, #152]	@ (80041ac <MX_TIM2_Init+0xe8>)
 8004114:	2200      	movs	r2, #0
 8004116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004118:	4b24      	ldr	r3, [pc, #144]	@ (80041ac <MX_TIM2_Init+0xe8>)
 800411a:	2200      	movs	r2, #0
 800411c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800411e:	4823      	ldr	r0, [pc, #140]	@ (80041ac <MX_TIM2_Init+0xe8>)
 8004120:	f002 fefa 	bl	8006f18 <HAL_TIM_Base_Init>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800412a:	f7ff fd3b 	bl	8003ba4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800412e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004132:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004138:	4619      	mov	r1, r3
 800413a:	481c      	ldr	r0, [pc, #112]	@ (80041ac <MX_TIM2_Init+0xe8>)
 800413c:	f003 fa1a 	bl	8007574 <HAL_TIM_ConfigClockSource>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8004146:	f7ff fd2d 	bl	8003ba4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800414a:	4818      	ldr	r0, [pc, #96]	@ (80041ac <MX_TIM2_Init+0xe8>)
 800414c:	f002 ffac 	bl	80070a8 <HAL_TIM_PWM_Init>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8004156:	f7ff fd25 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004162:	f107 031c 	add.w	r3, r7, #28
 8004166:	4619      	mov	r1, r3
 8004168:	4810      	ldr	r0, [pc, #64]	@ (80041ac <MX_TIM2_Init+0xe8>)
 800416a:	f003 fe97 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004174:	f7ff fd16 	bl	8003ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004178:	2360      	movs	r3, #96	@ 0x60
 800417a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004180:	2300      	movs	r3, #0
 8004182:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004184:	2300      	movs	r3, #0
 8004186:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004188:	463b      	mov	r3, r7
 800418a:	220c      	movs	r2, #12
 800418c:	4619      	mov	r1, r3
 800418e:	4807      	ldr	r0, [pc, #28]	@ (80041ac <MX_TIM2_Init+0xe8>)
 8004190:	f003 f8dc 	bl	800734c <HAL_TIM_PWM_ConfigChannel>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800419a:	f7ff fd03 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800419e:	4803      	ldr	r0, [pc, #12]	@ (80041ac <MX_TIM2_Init+0xe8>)
 80041a0:	f000 f8ea 	bl	8004378 <HAL_TIM_MspPostInit>

}
 80041a4:	bf00      	nop
 80041a6:	3738      	adds	r7, #56	@ 0x38
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	200024f0 	.word	0x200024f0

080041b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b08a      	sub	sp, #40	@ 0x28
 80041b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041b6:	f107 031c 	add.w	r3, r7, #28
 80041ba:	2200      	movs	r2, #0
 80041bc:	601a      	str	r2, [r3, #0]
 80041be:	605a      	str	r2, [r3, #4]
 80041c0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041c2:	463b      	mov	r3, r7
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	609a      	str	r2, [r3, #8]
 80041cc:	60da      	str	r2, [r3, #12]
 80041ce:	611a      	str	r2, [r3, #16]
 80041d0:	615a      	str	r2, [r3, #20]
 80041d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041d4:	4b21      	ldr	r3, [pc, #132]	@ (800425c <MX_TIM3_Init+0xac>)
 80041d6:	4a22      	ldr	r2, [pc, #136]	@ (8004260 <MX_TIM3_Init+0xb0>)
 80041d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80041da:	4b20      	ldr	r3, [pc, #128]	@ (800425c <MX_TIM3_Init+0xac>)
 80041dc:	2200      	movs	r2, #0
 80041de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e0:	4b1e      	ldr	r3, [pc, #120]	@ (800425c <MX_TIM3_Init+0xac>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80041e6:	4b1d      	ldr	r3, [pc, #116]	@ (800425c <MX_TIM3_Init+0xac>)
 80041e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ee:	4b1b      	ldr	r3, [pc, #108]	@ (800425c <MX_TIM3_Init+0xac>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041f4:	4b19      	ldr	r3, [pc, #100]	@ (800425c <MX_TIM3_Init+0xac>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80041fa:	4818      	ldr	r0, [pc, #96]	@ (800425c <MX_TIM3_Init+0xac>)
 80041fc:	f002 ff54 	bl	80070a8 <HAL_TIM_PWM_Init>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8004206:	f7ff fccd 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800420a:	2300      	movs	r3, #0
 800420c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800420e:	2300      	movs	r3, #0
 8004210:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004212:	f107 031c 	add.w	r3, r7, #28
 8004216:	4619      	mov	r1, r3
 8004218:	4810      	ldr	r0, [pc, #64]	@ (800425c <MX_TIM3_Init+0xac>)
 800421a:	f003 fe3f 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8004224:	f7ff fcbe 	bl	8003ba4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004228:	2360      	movs	r3, #96	@ 0x60
 800422a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004230:	2300      	movs	r3, #0
 8004232:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004234:	2300      	movs	r3, #0
 8004236:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004238:	463b      	mov	r3, r7
 800423a:	2200      	movs	r2, #0
 800423c:	4619      	mov	r1, r3
 800423e:	4807      	ldr	r0, [pc, #28]	@ (800425c <MX_TIM3_Init+0xac>)
 8004240:	f003 f884 	bl	800734c <HAL_TIM_PWM_ConfigChannel>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800424a:	f7ff fcab 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800424e:	4803      	ldr	r0, [pc, #12]	@ (800425c <MX_TIM3_Init+0xac>)
 8004250:	f000 f892 	bl	8004378 <HAL_TIM_MspPostInit>

}
 8004254:	bf00      	nop
 8004256:	3728      	adds	r7, #40	@ 0x28
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}
 800425c:	2000253c 	.word	0x2000253c
 8004260:	40000400 	.word	0x40000400

08004264 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800426a:	1d3b      	adds	r3, r7, #4
 800426c:	2200      	movs	r2, #0
 800426e:	601a      	str	r2, [r3, #0]
 8004270:	605a      	str	r2, [r3, #4]
 8004272:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004274:	4b15      	ldr	r3, [pc, #84]	@ (80042cc <MX_TIM7_Init+0x68>)
 8004276:	4a16      	ldr	r2, [pc, #88]	@ (80042d0 <MX_TIM7_Init+0x6c>)
 8004278:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 800427a:	4b14      	ldr	r3, [pc, #80]	@ (80042cc <MX_TIM7_Init+0x68>)
 800427c:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 8004280:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004282:	4b12      	ldr	r3, [pc, #72]	@ (80042cc <MX_TIM7_Init+0x68>)
 8004284:	2200      	movs	r2, #0
 8004286:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8004288:	4b10      	ldr	r3, [pc, #64]	@ (80042cc <MX_TIM7_Init+0x68>)
 800428a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800428e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004290:	4b0e      	ldr	r3, [pc, #56]	@ (80042cc <MX_TIM7_Init+0x68>)
 8004292:	2200      	movs	r2, #0
 8004294:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004296:	480d      	ldr	r0, [pc, #52]	@ (80042cc <MX_TIM7_Init+0x68>)
 8004298:	f002 fe3e 	bl	8006f18 <HAL_TIM_Base_Init>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80042a2:	f7ff fc7f 	bl	8003ba4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042a6:	2300      	movs	r3, #0
 80042a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80042ae:	1d3b      	adds	r3, r7, #4
 80042b0:	4619      	mov	r1, r3
 80042b2:	4806      	ldr	r0, [pc, #24]	@ (80042cc <MX_TIM7_Init+0x68>)
 80042b4:	f003 fdf2 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80042be:	f7ff fc71 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80042c2:	bf00      	nop
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	20002588 	.word	0x20002588
 80042d0:	40001400 	.word	0x40001400

080042d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042e4:	d10c      	bne.n	8004300 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042e6:	4b12      	ldr	r3, [pc, #72]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	4a11      	ldr	r2, [pc, #68]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 80042ec:	f043 0301 	orr.w	r3, r3, #1
 80042f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80042fe:	e010      	b.n	8004322 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a0b      	ldr	r2, [pc, #44]	@ (8004334 <HAL_TIM_Base_MspInit+0x60>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d10b      	bne.n	8004322 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800430a:	4b09      	ldr	r3, [pc, #36]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	4a08      	ldr	r2, [pc, #32]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 8004310:	f043 0320 	orr.w	r3, r3, #32
 8004314:	6413      	str	r3, [r2, #64]	@ 0x40
 8004316:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <HAL_TIM_Base_MspInit+0x5c>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	f003 0320 	and.w	r3, r3, #32
 800431e:	60bb      	str	r3, [r7, #8]
 8004320:	68bb      	ldr	r3, [r7, #8]
}
 8004322:	bf00      	nop
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	40023800 	.word	0x40023800
 8004334:	40001400 	.word	0x40001400

08004338 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004338:	b480      	push	{r7}
 800433a:	b085      	sub	sp, #20
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0a      	ldr	r2, [pc, #40]	@ (8004370 <HAL_TIM_PWM_MspInit+0x38>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d10b      	bne.n	8004362 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800434a:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <HAL_TIM_PWM_MspInit+0x3c>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	4a09      	ldr	r2, [pc, #36]	@ (8004374 <HAL_TIM_PWM_MspInit+0x3c>)
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	6413      	str	r3, [r2, #64]	@ 0x40
 8004356:	4b07      	ldr	r3, [pc, #28]	@ (8004374 <HAL_TIM_PWM_MspInit+0x3c>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004362:	bf00      	nop
 8004364:	3714      	adds	r7, #20
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	40000400 	.word	0x40000400
 8004374:	40023800 	.word	0x40023800

08004378 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b08a      	sub	sp, #40	@ 0x28
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004380:	f107 0314 	add.w	r3, r7, #20
 8004384:	2200      	movs	r2, #0
 8004386:	601a      	str	r2, [r3, #0]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	609a      	str	r2, [r3, #8]
 800438c:	60da      	str	r2, [r3, #12]
 800438e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004398:	d11c      	bne.n	80043d4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800439a:	4b21      	ldr	r3, [pc, #132]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439e:	4a20      	ldr	r2, [pc, #128]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 80043a0:	f043 0301 	orr.w	r3, r3, #1
 80043a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 80043a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	613b      	str	r3, [r7, #16]
 80043b0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 80043b2:	2308      	movs	r3, #8
 80043b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b6:	2302      	movs	r3, #2
 80043b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043be:	2300      	movs	r3, #0
 80043c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80043c2:	2301      	movs	r3, #1
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80043c6:	f107 0314 	add.w	r3, r7, #20
 80043ca:	4619      	mov	r1, r3
 80043cc:	4815      	ldr	r0, [pc, #84]	@ (8004424 <HAL_TIM_MspPostInit+0xac>)
 80043ce:	f000 fb13 	bl	80049f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80043d2:	e020      	b.n	8004416 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a13      	ldr	r2, [pc, #76]	@ (8004428 <HAL_TIM_MspPostInit+0xb0>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d11b      	bne.n	8004416 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043de:	4b10      	ldr	r3, [pc, #64]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 80043e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e2:	4a0f      	ldr	r2, [pc, #60]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80043ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004420 <HAL_TIM_MspPostInit+0xa8>)
 80043ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80043f6:	2340      	movs	r3, #64	@ 0x40
 80043f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fa:	2302      	movs	r3, #2
 80043fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fe:	2300      	movs	r3, #0
 8004400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004402:	2300      	movs	r3, #0
 8004404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004406:	2302      	movs	r3, #2
 8004408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800440a:	f107 0314 	add.w	r3, r7, #20
 800440e:	4619      	mov	r1, r3
 8004410:	4804      	ldr	r0, [pc, #16]	@ (8004424 <HAL_TIM_MspPostInit+0xac>)
 8004412:	f000 faf1 	bl	80049f8 <HAL_GPIO_Init>
}
 8004416:	bf00      	nop
 8004418:	3728      	adds	r7, #40	@ 0x28
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	40023800 	.word	0x40023800
 8004424:	40020000 	.word	0x40020000
 8004428:	40000400 	.word	0x40000400

0800442c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004430:	4b14      	ldr	r3, [pc, #80]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004432:	4a15      	ldr	r2, [pc, #84]	@ (8004488 <MX_USART3_UART_Init+0x5c>)
 8004434:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004436:	4b13      	ldr	r3, [pc, #76]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004438:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800443c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800443e:	4b11      	ldr	r3, [pc, #68]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004440:	2200      	movs	r2, #0
 8004442:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004444:	4b0f      	ldr	r3, [pc, #60]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004446:	2200      	movs	r2, #0
 8004448:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800444a:	4b0e      	ldr	r3, [pc, #56]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 800444c:	2200      	movs	r2, #0
 800444e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004450:	4b0c      	ldr	r3, [pc, #48]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004452:	220c      	movs	r2, #12
 8004454:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004456:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004458:	2200      	movs	r2, #0
 800445a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800445c:	4b09      	ldr	r3, [pc, #36]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 800445e:	2200      	movs	r2, #0
 8004460:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004462:	4b08      	ldr	r3, [pc, #32]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004464:	2200      	movs	r2, #0
 8004466:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004468:	4b06      	ldr	r3, [pc, #24]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 800446a:	2200      	movs	r2, #0
 800446c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800446e:	4805      	ldr	r0, [pc, #20]	@ (8004484 <MX_USART3_UART_Init+0x58>)
 8004470:	f003 fda2 	bl	8007fb8 <HAL_UART_Init>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800447a:	f7ff fb93 	bl	8003ba4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800447e:	bf00      	nop
 8004480:	bd80      	pop	{r7, pc}
 8004482:	bf00      	nop
 8004484:	200025d4 	.word	0x200025d4
 8004488:	40004800 	.word	0x40004800

0800448c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b0aa      	sub	sp, #168	@ 0xa8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004494:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004498:	2200      	movs	r2, #0
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	609a      	str	r2, [r3, #8]
 80044a0:	60da      	str	r2, [r3, #12]
 80044a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80044a4:	f107 0310 	add.w	r3, r7, #16
 80044a8:	2284      	movs	r2, #132	@ 0x84
 80044aa:	2100      	movs	r1, #0
 80044ac:	4618      	mov	r0, r3
 80044ae:	f009 fea8 	bl	800e202 <memset>
  if(uartHandle->Instance==USART3)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a26      	ldr	r2, [pc, #152]	@ (8004550 <HAL_UART_MspInit+0xc4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d144      	bne.n	8004546 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80044bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044c0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80044c2:	2300      	movs	r3, #0
 80044c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80044c6:	f107 0310 	add.w	r3, r7, #16
 80044ca:	4618      	mov	r0, r3
 80044cc:	f001 f9b6 	bl	800583c <HAL_RCCEx_PeriphCLKConfig>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80044d6:	f7ff fb65 	bl	8003ba4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80044da:	4b1e      	ldr	r3, [pc, #120]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044de:	4a1d      	ldr	r2, [pc, #116]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 80044e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80044e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044e6:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80044f2:	4b18      	ldr	r3, [pc, #96]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	4a17      	ldr	r2, [pc, #92]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 80044f8:	f043 0308 	orr.w	r3, r3, #8
 80044fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80044fe:	4b15      	ldr	r3, [pc, #84]	@ (8004554 <HAL_UART_MspInit+0xc8>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004502:	f003 0308 	and.w	r3, r3, #8
 8004506:	60bb      	str	r3, [r7, #8]
 8004508:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800450a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800450e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004512:	2302      	movs	r3, #2
 8004514:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004518:	2301      	movs	r3, #1
 800451a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800451e:	2303      	movs	r3, #3
 8004520:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004524:	2307      	movs	r3, #7
 8004526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800452a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800452e:	4619      	mov	r1, r3
 8004530:	4809      	ldr	r0, [pc, #36]	@ (8004558 <HAL_UART_MspInit+0xcc>)
 8004532:	f000 fa61 	bl	80049f8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004536:	2200      	movs	r2, #0
 8004538:	2100      	movs	r1, #0
 800453a:	2027      	movs	r0, #39	@ 0x27
 800453c:	f000 f993 	bl	8004866 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004540:	2027      	movs	r0, #39	@ 0x27
 8004542:	f000 f9ac 	bl	800489e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004546:	bf00      	nop
 8004548:	37a8      	adds	r7, #168	@ 0xa8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	40004800 	.word	0x40004800
 8004554:	40023800 	.word	0x40023800
 8004558:	40020c00 	.word	0x40020c00

0800455c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800455c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004594 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004560:	f7ff fd9e 	bl	80040a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004564:	480c      	ldr	r0, [pc, #48]	@ (8004598 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004566:	490d      	ldr	r1, [pc, #52]	@ (800459c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004568:	4a0d      	ldr	r2, [pc, #52]	@ (80045a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800456a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800456c:	e002      	b.n	8004574 <LoopCopyDataInit>

0800456e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800456e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004570:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004572:	3304      	adds	r3, #4

08004574 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004574:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004576:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004578:	d3f9      	bcc.n	800456e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800457a:	4a0a      	ldr	r2, [pc, #40]	@ (80045a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800457c:	4c0a      	ldr	r4, [pc, #40]	@ (80045a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800457e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004580:	e001      	b.n	8004586 <LoopFillZerobss>

08004582 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004582:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004584:	3204      	adds	r2, #4

08004586 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004586:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004588:	d3fb      	bcc.n	8004582 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800458a:	f009 fea5 	bl	800e2d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800458e:	f7ff f897 	bl	80036c0 <main>
  bx  lr    
 8004592:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004594:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800459c:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80045a0:	080118e8 	.word	0x080118e8
  ldr r2, =_sbss
 80045a4:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80045a8:	200029e8 	.word	0x200029e8

080045ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80045ac:	e7fe      	b.n	80045ac <ADC_IRQHandler>

080045ae <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045ae:	b580      	push	{r7, lr}
 80045b0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045b2:	2003      	movs	r0, #3
 80045b4:	f000 f94c 	bl	8004850 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045b8:	2000      	movs	r0, #0
 80045ba:	f000 f805 	bl	80045c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045be:	f7ff fc67 	bl	8003e90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045d0:	4b12      	ldr	r3, [pc, #72]	@ (800461c <HAL_InitTick+0x54>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	4b12      	ldr	r3, [pc, #72]	@ (8004620 <HAL_InitTick+0x58>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	4619      	mov	r1, r3
 80045da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80045de:	fbb3 f3f1 	udiv	r3, r3, r1
 80045e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 f967 	bl	80048ba <HAL_SYSTICK_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e00e      	b.n	8004614 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b0f      	cmp	r3, #15
 80045fa:	d80a      	bhi.n	8004612 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045fc:	2200      	movs	r2, #0
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	f04f 30ff 	mov.w	r0, #4294967295
 8004604:	f000 f92f 	bl	8004866 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004608:	4a06      	ldr	r2, [pc, #24]	@ (8004624 <HAL_InitTick+0x5c>)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800460e:	2300      	movs	r3, #0
 8004610:	e000      	b.n	8004614 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
}
 8004614:	4618      	mov	r0, r3
 8004616:	3708      	adds	r7, #8
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20000098 	.word	0x20000098
 8004620:	200000a0 	.word	0x200000a0
 8004624:	2000009c 	.word	0x2000009c

08004628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800462c:	4b06      	ldr	r3, [pc, #24]	@ (8004648 <HAL_IncTick+0x20>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	461a      	mov	r2, r3
 8004632:	4b06      	ldr	r3, [pc, #24]	@ (800464c <HAL_IncTick+0x24>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4413      	add	r3, r2
 8004638:	4a04      	ldr	r2, [pc, #16]	@ (800464c <HAL_IncTick+0x24>)
 800463a:	6013      	str	r3, [r2, #0]
}
 800463c:	bf00      	nop
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	200000a0 	.word	0x200000a0
 800464c:	2000265c 	.word	0x2000265c

08004650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  return uwTick;
 8004654:	4b03      	ldr	r3, [pc, #12]	@ (8004664 <HAL_GetTick+0x14>)
 8004656:	681b      	ldr	r3, [r3, #0]
}
 8004658:	4618      	mov	r0, r3
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	2000265c 	.word	0x2000265c

08004668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004670:	f7ff ffee 	bl	8004650 <HAL_GetTick>
 8004674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004680:	d005      	beq.n	800468e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004682:	4b0a      	ldr	r3, [pc, #40]	@ (80046ac <HAL_Delay+0x44>)
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	461a      	mov	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	4413      	add	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800468e:	bf00      	nop
 8004690:	f7ff ffde 	bl	8004650 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	429a      	cmp	r2, r3
 800469e:	d8f7      	bhi.n	8004690 <HAL_Delay+0x28>
  {
  }
}
 80046a0:	bf00      	nop
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	200000a0 	.word	0x200000a0

080046b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046c0:	4b0b      	ldr	r3, [pc, #44]	@ (80046f0 <__NVIC_SetPriorityGrouping+0x40>)
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80046cc:	4013      	ands	r3, r2
 80046ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <__NVIC_SetPriorityGrouping+0x44>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046de:	4a04      	ldr	r2, [pc, #16]	@ (80046f0 <__NVIC_SetPriorityGrouping+0x40>)
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	60d3      	str	r3, [r2, #12]
}
 80046e4:	bf00      	nop
 80046e6:	3714      	adds	r7, #20
 80046e8:	46bd      	mov	sp, r7
 80046ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ee:	4770      	bx	lr
 80046f0:	e000ed00 	.word	0xe000ed00
 80046f4:	05fa0000 	.word	0x05fa0000

080046f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046fc:	4b04      	ldr	r3, [pc, #16]	@ (8004710 <__NVIC_GetPriorityGrouping+0x18>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	0a1b      	lsrs	r3, r3, #8
 8004702:	f003 0307 	and.w	r3, r3, #7
}
 8004706:	4618      	mov	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	e000ed00 	.word	0xe000ed00

08004714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	2b00      	cmp	r3, #0
 8004724:	db0b      	blt.n	800473e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004726:	79fb      	ldrb	r3, [r7, #7]
 8004728:	f003 021f 	and.w	r2, r3, #31
 800472c:	4907      	ldr	r1, [pc, #28]	@ (800474c <__NVIC_EnableIRQ+0x38>)
 800472e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004732:	095b      	lsrs	r3, r3, #5
 8004734:	2001      	movs	r0, #1
 8004736:	fa00 f202 	lsl.w	r2, r0, r2
 800473a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800473e:	bf00      	nop
 8004740:	370c      	adds	r7, #12
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	e000e100 	.word	0xe000e100

08004750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	6039      	str	r1, [r7, #0]
 800475a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800475c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004760:	2b00      	cmp	r3, #0
 8004762:	db0a      	blt.n	800477a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	b2da      	uxtb	r2, r3
 8004768:	490c      	ldr	r1, [pc, #48]	@ (800479c <__NVIC_SetPriority+0x4c>)
 800476a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800476e:	0112      	lsls	r2, r2, #4
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	440b      	add	r3, r1
 8004774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004778:	e00a      	b.n	8004790 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4908      	ldr	r1, [pc, #32]	@ (80047a0 <__NVIC_SetPriority+0x50>)
 8004780:	79fb      	ldrb	r3, [r7, #7]
 8004782:	f003 030f 	and.w	r3, r3, #15
 8004786:	3b04      	subs	r3, #4
 8004788:	0112      	lsls	r2, r2, #4
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	440b      	add	r3, r1
 800478e:	761a      	strb	r2, [r3, #24]
}
 8004790:	bf00      	nop
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	e000e100 	.word	0xe000e100
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b089      	sub	sp, #36	@ 0x24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	f1c3 0307 	rsb	r3, r3, #7
 80047be:	2b04      	cmp	r3, #4
 80047c0:	bf28      	it	cs
 80047c2:	2304      	movcs	r3, #4
 80047c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	3304      	adds	r3, #4
 80047ca:	2b06      	cmp	r3, #6
 80047cc:	d902      	bls.n	80047d4 <NVIC_EncodePriority+0x30>
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	3b03      	subs	r3, #3
 80047d2:	e000      	b.n	80047d6 <NVIC_EncodePriority+0x32>
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047d8:	f04f 32ff 	mov.w	r2, #4294967295
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	43da      	mvns	r2, r3
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	401a      	ands	r2, r3
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047ec:	f04f 31ff 	mov.w	r1, #4294967295
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	43d9      	mvns	r1, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047fc:	4313      	orrs	r3, r2
         );
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3724      	adds	r7, #36	@ 0x24
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
	...

0800480c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3b01      	subs	r3, #1
 8004818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800481c:	d301      	bcc.n	8004822 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800481e:	2301      	movs	r3, #1
 8004820:	e00f      	b.n	8004842 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004822:	4a0a      	ldr	r2, [pc, #40]	@ (800484c <SysTick_Config+0x40>)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	3b01      	subs	r3, #1
 8004828:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800482a:	210f      	movs	r1, #15
 800482c:	f04f 30ff 	mov.w	r0, #4294967295
 8004830:	f7ff ff8e 	bl	8004750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <SysTick_Config+0x40>)
 8004836:	2200      	movs	r2, #0
 8004838:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800483a:	4b04      	ldr	r3, [pc, #16]	@ (800484c <SysTick_Config+0x40>)
 800483c:	2207      	movs	r2, #7
 800483e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	e000e010 	.word	0xe000e010

08004850 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b082      	sub	sp, #8
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ff29 	bl	80046b0 <__NVIC_SetPriorityGrouping>
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004866:	b580      	push	{r7, lr}
 8004868:	b086      	sub	sp, #24
 800486a:	af00      	add	r7, sp, #0
 800486c:	4603      	mov	r3, r0
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	607a      	str	r2, [r7, #4]
 8004872:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004878:	f7ff ff3e 	bl	80046f8 <__NVIC_GetPriorityGrouping>
 800487c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68b9      	ldr	r1, [r7, #8]
 8004882:	6978      	ldr	r0, [r7, #20]
 8004884:	f7ff ff8e 	bl	80047a4 <NVIC_EncodePriority>
 8004888:	4602      	mov	r2, r0
 800488a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800488e:	4611      	mov	r1, r2
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff ff5d 	bl	8004750 <__NVIC_SetPriority>
}
 8004896:	bf00      	nop
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}

0800489e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800489e:	b580      	push	{r7, lr}
 80048a0:	b082      	sub	sp, #8
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	4603      	mov	r3, r0
 80048a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff ff31 	bl	8004714 <__NVIC_EnableIRQ>
}
 80048b2:	bf00      	nop
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b082      	sub	sp, #8
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f7ff ffa2 	bl	800480c <SysTick_Config>
 80048c8:	4603      	mov	r3, r0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048de:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048e0:	f7ff feb6 	bl	8004650 <HAL_GetTick>
 80048e4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d008      	beq.n	8004904 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2280      	movs	r2, #128	@ 0x80
 80048f6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e052      	b.n	80049aa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f022 0216 	bic.w	r2, r2, #22
 8004912:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	695a      	ldr	r2, [r3, #20]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004922:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004928:	2b00      	cmp	r3, #0
 800492a:	d103      	bne.n	8004934 <HAL_DMA_Abort+0x62>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004930:	2b00      	cmp	r3, #0
 8004932:	d007      	beq.n	8004944 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0208 	bic.w	r2, r2, #8
 8004942:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0201 	bic.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004954:	e013      	b.n	800497e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004956:	f7ff fe7b 	bl	8004650 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b05      	cmp	r3, #5
 8004962:	d90c      	bls.n	800497e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2220      	movs	r2, #32
 8004968:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2203      	movs	r2, #3
 800496e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800497a:	2303      	movs	r3, #3
 800497c:	e015      	b.n	80049aa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1e4      	bne.n	8004956 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004990:	223f      	movs	r2, #63	@ 0x3f
 8004992:	409a      	lsls	r2, r3
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d004      	beq.n	80049d0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2280      	movs	r2, #128	@ 0x80
 80049ca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e00c      	b.n	80049ea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2205      	movs	r2, #5
 80049d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0201 	bic.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
	...

080049f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b089      	sub	sp, #36	@ 0x24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004a02:	2300      	movs	r3, #0
 8004a04:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004a12:	2300      	movs	r3, #0
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	e175      	b.n	8004d04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004a18:	2201      	movs	r2, #1
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	f040 8164 	bne.w	8004cfe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d005      	beq.n	8004a4e <HAL_GPIO_Init+0x56>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d130      	bne.n	8004ab0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	2203      	movs	r2, #3
 8004a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5e:	43db      	mvns	r3, r3
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	4013      	ands	r3, r2
 8004a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a84:	2201      	movs	r2, #1
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	091b      	lsrs	r3, r3, #4
 8004a9a:	f003 0201 	and.w	r2, r3, #1
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	d017      	beq.n	8004aec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	2203      	movs	r2, #3
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	43db      	mvns	r3, r3
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f003 0303 	and.w	r3, r3, #3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d123      	bne.n	8004b40 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	08da      	lsrs	r2, r3, #3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	3208      	adds	r2, #8
 8004b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f003 0307 	and.w	r3, r3, #7
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	220f      	movs	r2, #15
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	43db      	mvns	r3, r3
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	08da      	lsrs	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3208      	adds	r2, #8
 8004b3a:	69b9      	ldr	r1, [r7, #24]
 8004b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	43db      	mvns	r3, r3
 8004b52:	69ba      	ldr	r2, [r7, #24]
 8004b54:	4013      	ands	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 0203 	and.w	r2, r3, #3
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80be 	beq.w	8004cfe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b82:	4b66      	ldr	r3, [pc, #408]	@ (8004d1c <HAL_GPIO_Init+0x324>)
 8004b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b86:	4a65      	ldr	r2, [pc, #404]	@ (8004d1c <HAL_GPIO_Init+0x324>)
 8004b88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b8e:	4b63      	ldr	r3, [pc, #396]	@ (8004d1c <HAL_GPIO_Init+0x324>)
 8004b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004b9a:	4a61      	ldr	r2, [pc, #388]	@ (8004d20 <HAL_GPIO_Init+0x328>)
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	3302      	adds	r3, #2
 8004ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	f003 0303 	and.w	r3, r3, #3
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	220f      	movs	r2, #15
 8004bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	69ba      	ldr	r2, [r7, #24]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a58      	ldr	r2, [pc, #352]	@ (8004d24 <HAL_GPIO_Init+0x32c>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d037      	beq.n	8004c36 <HAL_GPIO_Init+0x23e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a57      	ldr	r2, [pc, #348]	@ (8004d28 <HAL_GPIO_Init+0x330>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d031      	beq.n	8004c32 <HAL_GPIO_Init+0x23a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a56      	ldr	r2, [pc, #344]	@ (8004d2c <HAL_GPIO_Init+0x334>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d02b      	beq.n	8004c2e <HAL_GPIO_Init+0x236>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a55      	ldr	r2, [pc, #340]	@ (8004d30 <HAL_GPIO_Init+0x338>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d025      	beq.n	8004c2a <HAL_GPIO_Init+0x232>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a54      	ldr	r2, [pc, #336]	@ (8004d34 <HAL_GPIO_Init+0x33c>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d01f      	beq.n	8004c26 <HAL_GPIO_Init+0x22e>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a53      	ldr	r2, [pc, #332]	@ (8004d38 <HAL_GPIO_Init+0x340>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d019      	beq.n	8004c22 <HAL_GPIO_Init+0x22a>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	4a52      	ldr	r2, [pc, #328]	@ (8004d3c <HAL_GPIO_Init+0x344>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d013      	beq.n	8004c1e <HAL_GPIO_Init+0x226>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a51      	ldr	r2, [pc, #324]	@ (8004d40 <HAL_GPIO_Init+0x348>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d00d      	beq.n	8004c1a <HAL_GPIO_Init+0x222>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4a50      	ldr	r2, [pc, #320]	@ (8004d44 <HAL_GPIO_Init+0x34c>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d007      	beq.n	8004c16 <HAL_GPIO_Init+0x21e>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	4a4f      	ldr	r2, [pc, #316]	@ (8004d48 <HAL_GPIO_Init+0x350>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d101      	bne.n	8004c12 <HAL_GPIO_Init+0x21a>
 8004c0e:	2309      	movs	r3, #9
 8004c10:	e012      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c12:	230a      	movs	r3, #10
 8004c14:	e010      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c16:	2308      	movs	r3, #8
 8004c18:	e00e      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c1a:	2307      	movs	r3, #7
 8004c1c:	e00c      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c1e:	2306      	movs	r3, #6
 8004c20:	e00a      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c22:	2305      	movs	r3, #5
 8004c24:	e008      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c26:	2304      	movs	r3, #4
 8004c28:	e006      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e004      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c2e:	2302      	movs	r3, #2
 8004c30:	e002      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c32:	2301      	movs	r3, #1
 8004c34:	e000      	b.n	8004c38 <HAL_GPIO_Init+0x240>
 8004c36:	2300      	movs	r3, #0
 8004c38:	69fa      	ldr	r2, [r7, #28]
 8004c3a:	f002 0203 	and.w	r2, r2, #3
 8004c3e:	0092      	lsls	r2, r2, #2
 8004c40:	4093      	lsls	r3, r2
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004c48:	4935      	ldr	r1, [pc, #212]	@ (8004d20 <HAL_GPIO_Init+0x328>)
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	089b      	lsrs	r3, r3, #2
 8004c4e:	3302      	adds	r3, #2
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c56:	4b3d      	ldr	r3, [pc, #244]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	43db      	mvns	r3, r3
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	4013      	ands	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004c72:	69ba      	ldr	r2, [r7, #24]
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c7a:	4a34      	ldr	r2, [pc, #208]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c80:	4b32      	ldr	r3, [pc, #200]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	43db      	mvns	r3, r3
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d003      	beq.n	8004ca4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ca4:	4a29      	ldr	r2, [pc, #164]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004caa:	4b28      	ldr	r3, [pc, #160]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d003      	beq.n	8004cce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004cc6:	69ba      	ldr	r2, [r7, #24]
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004cce:	4a1f      	ldr	r2, [pc, #124]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	69ba      	ldr	r2, [r7, #24]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d003      	beq.n	8004cf8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004cf0:	69ba      	ldr	r2, [r7, #24]
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004cf8:	4a14      	ldr	r2, [pc, #80]	@ (8004d4c <HAL_GPIO_Init+0x354>)
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	3301      	adds	r3, #1
 8004d02:	61fb      	str	r3, [r7, #28]
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	2b0f      	cmp	r3, #15
 8004d08:	f67f ae86 	bls.w	8004a18 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004d0c:	bf00      	nop
 8004d0e:	bf00      	nop
 8004d10:	3724      	adds	r7, #36	@ 0x24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	40023800 	.word	0x40023800
 8004d20:	40013800 	.word	0x40013800
 8004d24:	40020000 	.word	0x40020000
 8004d28:	40020400 	.word	0x40020400
 8004d2c:	40020800 	.word	0x40020800
 8004d30:	40020c00 	.word	0x40020c00
 8004d34:	40021000 	.word	0x40021000
 8004d38:	40021400 	.word	0x40021400
 8004d3c:	40021800 	.word	0x40021800
 8004d40:	40021c00 	.word	0x40021c00
 8004d44:	40022000 	.word	0x40022000
 8004d48:	40022400 	.word	0x40022400
 8004d4c:	40013c00 	.word	0x40013c00

08004d50 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	460b      	mov	r3, r1
 8004d5a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691a      	ldr	r2, [r3, #16]
 8004d60:	887b      	ldrh	r3, [r7, #2]
 8004d62:	4013      	ands	r3, r2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	73fb      	strb	r3, [r7, #15]
 8004d6c:	e001      	b.n	8004d72 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3714      	adds	r7, #20
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	460b      	mov	r3, r1
 8004d8a:	807b      	strh	r3, [r7, #2]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d90:	787b      	ldrb	r3, [r7, #1]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d003      	beq.n	8004d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d96:	887a      	ldrh	r2, [r7, #2]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004d9c:	e003      	b.n	8004da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004d9e:	887b      	ldrh	r3, [r7, #2]
 8004da0:	041a      	lsls	r2, r3, #16
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	619a      	str	r2, [r3, #24]
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr

08004db2 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b085      	sub	sp, #20
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	460b      	mov	r3, r1
 8004dbc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004dc4:	887a      	ldrh	r2, [r7, #2]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	041a      	lsls	r2, r3, #16
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	43d9      	mvns	r1, r3
 8004dd0:	887b      	ldrh	r3, [r7, #2]
 8004dd2:	400b      	ands	r3, r1
 8004dd4:	431a      	orrs	r2, r3
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	619a      	str	r2, [r3, #24]
}
 8004dda:	bf00      	nop
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
	...

08004de8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004de8:	b480      	push	{r7}
 8004dea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dec:	4b05      	ldr	r3, [pc, #20]	@ (8004e04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a04      	ldr	r2, [pc, #16]	@ (8004e04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df6:	6013      	str	r3, [r2, #0]
}
 8004df8:	bf00      	nop
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
 8004e02:	bf00      	nop
 8004e04:	40007000 	.word	0x40007000

08004e08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e12:	4b23      	ldr	r3, [pc, #140]	@ (8004ea0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	4a22      	ldr	r2, [pc, #136]	@ (8004ea0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e1e:	4b20      	ldr	r3, [pc, #128]	@ (8004ea0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e26:	603b      	str	r3, [r7, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e34:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e36:	f7ff fc0b 	bl	8004650 <HAL_GetTick>
 8004e3a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e3c:	e009      	b.n	8004e52 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e3e:	f7ff fc07 	bl	8004650 <HAL_GetTick>
 8004e42:	4602      	mov	r2, r0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e4c:	d901      	bls.n	8004e52 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e022      	b.n	8004e98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e52:	4b14      	ldr	r3, [pc, #80]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e5e:	d1ee      	bne.n	8004e3e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004e60:	4b10      	ldr	r3, [pc, #64]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a0f      	ldr	r2, [pc, #60]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e6c:	f7ff fbf0 	bl	8004650 <HAL_GetTick>
 8004e70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e72:	e009      	b.n	8004e88 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e74:	f7ff fbec 	bl	8004650 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004e82:	d901      	bls.n	8004e88 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e007      	b.n	8004e98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e88:	4b06      	ldr	r3, [pc, #24]	@ (8004ea4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e94:	d1ee      	bne.n	8004e74 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3708      	adds	r7, #8
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	40007000 	.word	0x40007000

08004ea8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e291      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 8087 	beq.w	8004fda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ecc:	4b96      	ldr	r3, [pc, #600]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 030c 	and.w	r3, r3, #12
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d00c      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ed8:	4b93      	ldr	r3, [pc, #588]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f003 030c 	and.w	r3, r3, #12
 8004ee0:	2b08      	cmp	r3, #8
 8004ee2:	d112      	bne.n	8004f0a <HAL_RCC_OscConfig+0x62>
 8004ee4:	4b90      	ldr	r3, [pc, #576]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ef0:	d10b      	bne.n	8004f0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d06c      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x130>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d168      	bne.n	8004fd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e26b      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f12:	d106      	bne.n	8004f22 <HAL_RCC_OscConfig+0x7a>
 8004f14:	4b84      	ldr	r3, [pc, #528]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a83      	ldr	r2, [pc, #524]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	e02e      	b.n	8004f80 <HAL_RCC_OscConfig+0xd8>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10c      	bne.n	8004f44 <HAL_RCC_OscConfig+0x9c>
 8004f2a:	4b7f      	ldr	r3, [pc, #508]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a7e      	ldr	r2, [pc, #504]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f34:	6013      	str	r3, [r2, #0]
 8004f36:	4b7c      	ldr	r3, [pc, #496]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a7b      	ldr	r2, [pc, #492]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f3c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	e01d      	b.n	8004f80 <HAL_RCC_OscConfig+0xd8>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f4c:	d10c      	bne.n	8004f68 <HAL_RCC_OscConfig+0xc0>
 8004f4e:	4b76      	ldr	r3, [pc, #472]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a75      	ldr	r2, [pc, #468]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	4b73      	ldr	r3, [pc, #460]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a72      	ldr	r2, [pc, #456]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	e00b      	b.n	8004f80 <HAL_RCC_OscConfig+0xd8>
 8004f68:	4b6f      	ldr	r3, [pc, #444]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a6e      	ldr	r2, [pc, #440]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f72:	6013      	str	r3, [r2, #0]
 8004f74:	4b6c      	ldr	r3, [pc, #432]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a6b      	ldr	r2, [pc, #428]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004f7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d013      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f88:	f7ff fb62 	bl	8004650 <HAL_GetTick>
 8004f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f8e:	e008      	b.n	8004fa2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f90:	f7ff fb5e 	bl	8004650 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	2b64      	cmp	r3, #100	@ 0x64
 8004f9c:	d901      	bls.n	8004fa2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e21f      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa2:	4b61      	ldr	r3, [pc, #388]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d0f0      	beq.n	8004f90 <HAL_RCC_OscConfig+0xe8>
 8004fae:	e014      	b.n	8004fda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb0:	f7ff fb4e 	bl	8004650 <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fb6:	e008      	b.n	8004fca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fb8:	f7ff fb4a 	bl	8004650 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b64      	cmp	r3, #100	@ 0x64
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e20b      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fca:	4b57      	ldr	r3, [pc, #348]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1f0      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x110>
 8004fd6:	e000      	b.n	8004fda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d069      	beq.n	80050ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004fe6:	4b50      	ldr	r3, [pc, #320]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f003 030c 	and.w	r3, r3, #12
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00b      	beq.n	800500a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ff2:	4b4d      	ldr	r3, [pc, #308]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 030c 	and.w	r3, r3, #12
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d11c      	bne.n	8005038 <HAL_RCC_OscConfig+0x190>
 8004ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d116      	bne.n	8005038 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800500a:	4b47      	ldr	r3, [pc, #284]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d005      	beq.n	8005022 <HAL_RCC_OscConfig+0x17a>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	2b01      	cmp	r3, #1
 800501c:	d001      	beq.n	8005022 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e1df      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005022:	4b41      	ldr	r3, [pc, #260]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	493d      	ldr	r1, [pc, #244]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005032:	4313      	orrs	r3, r2
 8005034:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005036:	e040      	b.n	80050ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d023      	beq.n	8005088 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005040:	4b39      	ldr	r3, [pc, #228]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a38      	ldr	r2, [pc, #224]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005046:	f043 0301 	orr.w	r3, r3, #1
 800504a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800504c:	f7ff fb00 	bl	8004650 <HAL_GetTick>
 8005050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005052:	e008      	b.n	8005066 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005054:	f7ff fafc 	bl	8004650 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	2b02      	cmp	r3, #2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e1bd      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005066:	4b30      	ldr	r3, [pc, #192]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d0f0      	beq.n	8005054 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005072:	4b2d      	ldr	r3, [pc, #180]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	4929      	ldr	r1, [pc, #164]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005082:	4313      	orrs	r3, r2
 8005084:	600b      	str	r3, [r1, #0]
 8005086:	e018      	b.n	80050ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005088:	4b27      	ldr	r3, [pc, #156]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a26      	ldr	r2, [pc, #152]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 800508e:	f023 0301 	bic.w	r3, r3, #1
 8005092:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005094:	f7ff fadc 	bl	8004650 <HAL_GetTick>
 8005098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800509a:	e008      	b.n	80050ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800509c:	f7ff fad8 	bl	8004650 <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d901      	bls.n	80050ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e199      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d1f0      	bne.n	800509c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0308 	and.w	r3, r3, #8
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d038      	beq.n	8005138 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d019      	beq.n	8005102 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050ce:	4b16      	ldr	r3, [pc, #88]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 80050d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050d2:	4a15      	ldr	r2, [pc, #84]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 80050d4:	f043 0301 	orr.w	r3, r3, #1
 80050d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050da:	f7ff fab9 	bl	8004650 <HAL_GetTick>
 80050de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050e0:	e008      	b.n	80050f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80050e2:	f7ff fab5 	bl	8004650 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e176      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f4:	4b0c      	ldr	r3, [pc, #48]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 80050f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0f0      	beq.n	80050e2 <HAL_RCC_OscConfig+0x23a>
 8005100:	e01a      	b.n	8005138 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005102:	4b09      	ldr	r3, [pc, #36]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005106:	4a08      	ldr	r2, [pc, #32]	@ (8005128 <HAL_RCC_OscConfig+0x280>)
 8005108:	f023 0301 	bic.w	r3, r3, #1
 800510c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800510e:	f7ff fa9f 	bl	8004650 <HAL_GetTick>
 8005112:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005114:	e00a      	b.n	800512c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005116:	f7ff fa9b 	bl	8004650 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d903      	bls.n	800512c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e15c      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
 8005128:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800512c:	4b91      	ldr	r3, [pc, #580]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 800512e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1ee      	bne.n	8005116 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 80a4 	beq.w	800528e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005146:	4b8b      	ldr	r3, [pc, #556]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d10d      	bne.n	800516e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005152:	4b88      	ldr	r3, [pc, #544]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005156:	4a87      	ldr	r2, [pc, #540]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800515c:	6413      	str	r3, [r2, #64]	@ 0x40
 800515e:	4b85      	ldr	r3, [pc, #532]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005166:	60bb      	str	r3, [r7, #8]
 8005168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800516a:	2301      	movs	r3, #1
 800516c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800516e:	4b82      	ldr	r3, [pc, #520]	@ (8005378 <HAL_RCC_OscConfig+0x4d0>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005176:	2b00      	cmp	r3, #0
 8005178:	d118      	bne.n	80051ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800517a:	4b7f      	ldr	r3, [pc, #508]	@ (8005378 <HAL_RCC_OscConfig+0x4d0>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a7e      	ldr	r2, [pc, #504]	@ (8005378 <HAL_RCC_OscConfig+0x4d0>)
 8005180:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005184:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005186:	f7ff fa63 	bl	8004650 <HAL_GetTick>
 800518a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800518c:	e008      	b.n	80051a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800518e:	f7ff fa5f 	bl	8004650 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	1ad3      	subs	r3, r2, r3
 8005198:	2b64      	cmp	r3, #100	@ 0x64
 800519a:	d901      	bls.n	80051a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e120      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051a0:	4b75      	ldr	r3, [pc, #468]	@ (8005378 <HAL_RCC_OscConfig+0x4d0>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0f0      	beq.n	800518e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d106      	bne.n	80051c2 <HAL_RCC_OscConfig+0x31a>
 80051b4:	4b6f      	ldr	r3, [pc, #444]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b8:	4a6e      	ldr	r2, [pc, #440]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051ba:	f043 0301 	orr.w	r3, r3, #1
 80051be:	6713      	str	r3, [r2, #112]	@ 0x70
 80051c0:	e02d      	b.n	800521e <HAL_RCC_OscConfig+0x376>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10c      	bne.n	80051e4 <HAL_RCC_OscConfig+0x33c>
 80051ca:	4b6a      	ldr	r3, [pc, #424]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ce:	4a69      	ldr	r2, [pc, #420]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051d0:	f023 0301 	bic.w	r3, r3, #1
 80051d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80051d6:	4b67      	ldr	r3, [pc, #412]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051da:	4a66      	ldr	r2, [pc, #408]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051dc:	f023 0304 	bic.w	r3, r3, #4
 80051e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80051e2:	e01c      	b.n	800521e <HAL_RCC_OscConfig+0x376>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	2b05      	cmp	r3, #5
 80051ea:	d10c      	bne.n	8005206 <HAL_RCC_OscConfig+0x35e>
 80051ec:	4b61      	ldr	r3, [pc, #388]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f0:	4a60      	ldr	r2, [pc, #384]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051f2:	f043 0304 	orr.w	r3, r3, #4
 80051f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80051f8:	4b5e      	ldr	r3, [pc, #376]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051fc:	4a5d      	ldr	r2, [pc, #372]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80051fe:	f043 0301 	orr.w	r3, r3, #1
 8005202:	6713      	str	r3, [r2, #112]	@ 0x70
 8005204:	e00b      	b.n	800521e <HAL_RCC_OscConfig+0x376>
 8005206:	4b5b      	ldr	r3, [pc, #364]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800520a:	4a5a      	ldr	r2, [pc, #360]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 800520c:	f023 0301 	bic.w	r3, r3, #1
 8005210:	6713      	str	r3, [r2, #112]	@ 0x70
 8005212:	4b58      	ldr	r3, [pc, #352]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005216:	4a57      	ldr	r2, [pc, #348]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005218:	f023 0304 	bic.w	r3, r3, #4
 800521c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d015      	beq.n	8005252 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005226:	f7ff fa13 	bl	8004650 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800522c:	e00a      	b.n	8005244 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800522e:	f7ff fa0f 	bl	8004650 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	f241 3288 	movw	r2, #5000	@ 0x1388
 800523c:	4293      	cmp	r3, r2
 800523e:	d901      	bls.n	8005244 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e0ce      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005244:	4b4b      	ldr	r3, [pc, #300]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005248:	f003 0302 	and.w	r3, r3, #2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0ee      	beq.n	800522e <HAL_RCC_OscConfig+0x386>
 8005250:	e014      	b.n	800527c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005252:	f7ff f9fd 	bl	8004650 <HAL_GetTick>
 8005256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005258:	e00a      	b.n	8005270 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800525a:	f7ff f9f9 	bl	8004650 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005268:	4293      	cmp	r3, r2
 800526a:	d901      	bls.n	8005270 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e0b8      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005270:	4b40      	ldr	r3, [pc, #256]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1ee      	bne.n	800525a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800527c:	7dfb      	ldrb	r3, [r7, #23]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d105      	bne.n	800528e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005282:	4b3c      	ldr	r3, [pc, #240]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	4a3b      	ldr	r2, [pc, #236]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005288:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800528c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 80a4 	beq.w	80053e0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005298:	4b36      	ldr	r3, [pc, #216]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f003 030c 	and.w	r3, r3, #12
 80052a0:	2b08      	cmp	r3, #8
 80052a2:	d06b      	beq.n	800537c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	699b      	ldr	r3, [r3, #24]
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d149      	bne.n	8005340 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052ac:	4b31      	ldr	r3, [pc, #196]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a30      	ldr	r2, [pc, #192]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80052b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b8:	f7ff f9ca 	bl	8004650 <HAL_GetTick>
 80052bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052be:	e008      	b.n	80052d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052c0:	f7ff f9c6 	bl	8004650 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d901      	bls.n	80052d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e087      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052d2:	4b28      	ldr	r3, [pc, #160]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1f0      	bne.n	80052c0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	69da      	ldr	r2, [r3, #28]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ec:	019b      	lsls	r3, r3, #6
 80052ee:	431a      	orrs	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f4:	085b      	lsrs	r3, r3, #1
 80052f6:	3b01      	subs	r3, #1
 80052f8:	041b      	lsls	r3, r3, #16
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005300:	061b      	lsls	r3, r3, #24
 8005302:	4313      	orrs	r3, r2
 8005304:	4a1b      	ldr	r2, [pc, #108]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005306:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800530a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800530c:	4b19      	ldr	r3, [pc, #100]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a18      	ldr	r2, [pc, #96]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005312:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005316:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005318:	f7ff f99a 	bl	8004650 <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005320:	f7ff f996 	bl	8004650 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e057      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005332:	4b10      	ldr	r3, [pc, #64]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0f0      	beq.n	8005320 <HAL_RCC_OscConfig+0x478>
 800533e:	e04f      	b.n	80053e0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005340:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a0b      	ldr	r2, [pc, #44]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005346:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800534a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534c:	f7ff f980 	bl	8004650 <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005354:	f7ff f97c 	bl	8004650 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b02      	cmp	r3, #2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e03d      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005366:	4b03      	ldr	r3, [pc, #12]	@ (8005374 <HAL_RCC_OscConfig+0x4cc>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1f0      	bne.n	8005354 <HAL_RCC_OscConfig+0x4ac>
 8005372:	e035      	b.n	80053e0 <HAL_RCC_OscConfig+0x538>
 8005374:	40023800 	.word	0x40023800
 8005378:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800537c:	4b1b      	ldr	r3, [pc, #108]	@ (80053ec <HAL_RCC_OscConfig+0x544>)
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d028      	beq.n	80053dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005394:	429a      	cmp	r2, r3
 8005396:	d121      	bne.n	80053dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d11a      	bne.n	80053dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053a6:	68fa      	ldr	r2, [r7, #12]
 80053a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053ac:	4013      	ands	r3, r2
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053b2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d111      	bne.n	80053dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c2:	085b      	lsrs	r3, r3, #1
 80053c4:	3b01      	subs	r3, #1
 80053c6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d107      	bne.n	80053dc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80053d8:	429a      	cmp	r2, r3
 80053da:	d001      	beq.n	80053e0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80053dc:	2301      	movs	r3, #1
 80053de:	e000      	b.n	80053e2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40023800 	.word	0x40023800

080053f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e0d0      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005408:	4b6a      	ldr	r3, [pc, #424]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 030f 	and.w	r3, r3, #15
 8005410:	683a      	ldr	r2, [r7, #0]
 8005412:	429a      	cmp	r2, r3
 8005414:	d910      	bls.n	8005438 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005416:	4b67      	ldr	r3, [pc, #412]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f023 020f 	bic.w	r2, r3, #15
 800541e:	4965      	ldr	r1, [pc, #404]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	4313      	orrs	r3, r2
 8005424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005426:	4b63      	ldr	r3, [pc, #396]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 030f 	and.w	r3, r3, #15
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	429a      	cmp	r2, r3
 8005432:	d001      	beq.n	8005438 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e0b8      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d020      	beq.n	8005486 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b00      	cmp	r3, #0
 800544e:	d005      	beq.n	800545c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005450:	4b59      	ldr	r3, [pc, #356]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	4a58      	ldr	r2, [pc, #352]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005456:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800545a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0308 	and.w	r3, r3, #8
 8005464:	2b00      	cmp	r3, #0
 8005466:	d005      	beq.n	8005474 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005468:	4b53      	ldr	r3, [pc, #332]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	4a52      	ldr	r2, [pc, #328]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800546e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005472:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005474:	4b50      	ldr	r3, [pc, #320]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	494d      	ldr	r1, [pc, #308]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005482:	4313      	orrs	r3, r2
 8005484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d040      	beq.n	8005514 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b01      	cmp	r3, #1
 8005498:	d107      	bne.n	80054aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800549a:	4b47      	ldr	r3, [pc, #284]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d115      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e07f      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d107      	bne.n	80054c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054b2:	4b41      	ldr	r3, [pc, #260]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d109      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e073      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054c2:	4b3d      	ldr	r3, [pc, #244]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d101      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e06b      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054d2:	4b39      	ldr	r3, [pc, #228]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f023 0203 	bic.w	r2, r3, #3
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	4936      	ldr	r1, [pc, #216]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054e4:	f7ff f8b4 	bl	8004650 <HAL_GetTick>
 80054e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054ea:	e00a      	b.n	8005502 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054ec:	f7ff f8b0 	bl	8004650 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e053      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005502:	4b2d      	ldr	r3, [pc, #180]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 020c 	and.w	r2, r3, #12
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	429a      	cmp	r2, r3
 8005512:	d1eb      	bne.n	80054ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005514:	4b27      	ldr	r3, [pc, #156]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	683a      	ldr	r2, [r7, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d210      	bcs.n	8005544 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005522:	4b24      	ldr	r3, [pc, #144]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f023 020f 	bic.w	r2, r3, #15
 800552a:	4922      	ldr	r1, [pc, #136]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	4313      	orrs	r3, r2
 8005530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005532:	4b20      	ldr	r3, [pc, #128]	@ (80055b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 030f 	and.w	r3, r3, #15
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	429a      	cmp	r2, r3
 800553e:	d001      	beq.n	8005544 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e032      	b.n	80055aa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0304 	and.w	r3, r3, #4
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005550:	4b19      	ldr	r3, [pc, #100]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	4916      	ldr	r1, [pc, #88]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800555e:	4313      	orrs	r3, r2
 8005560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f003 0308 	and.w	r3, r3, #8
 800556a:	2b00      	cmp	r3, #0
 800556c:	d009      	beq.n	8005582 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800556e:	4b12      	ldr	r3, [pc, #72]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	00db      	lsls	r3, r3, #3
 800557c:	490e      	ldr	r1, [pc, #56]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800557e:	4313      	orrs	r3, r2
 8005580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005582:	f000 f821 	bl	80055c8 <HAL_RCC_GetSysClockFreq>
 8005586:	4602      	mov	r2, r0
 8005588:	4b0b      	ldr	r3, [pc, #44]	@ (80055b8 <HAL_RCC_ClockConfig+0x1c8>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	091b      	lsrs	r3, r3, #4
 800558e:	f003 030f 	and.w	r3, r3, #15
 8005592:	490a      	ldr	r1, [pc, #40]	@ (80055bc <HAL_RCC_ClockConfig+0x1cc>)
 8005594:	5ccb      	ldrb	r3, [r1, r3]
 8005596:	fa22 f303 	lsr.w	r3, r2, r3
 800559a:	4a09      	ldr	r2, [pc, #36]	@ (80055c0 <HAL_RCC_ClockConfig+0x1d0>)
 800559c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800559e:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <HAL_RCC_ClockConfig+0x1d4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff f810 	bl	80045c8 <HAL_InitTick>

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3710      	adds	r7, #16
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	40023c00 	.word	0x40023c00
 80055b8:	40023800 	.word	0x40023800
 80055bc:	08011058 	.word	0x08011058
 80055c0:	20000098 	.word	0x20000098
 80055c4:	2000009c 	.word	0x2000009c

080055c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055cc:	b094      	sub	sp, #80	@ 0x50
 80055ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80055d0:	2300      	movs	r3, #0
 80055d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80055d4:	2300      	movs	r3, #0
 80055d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055d8:	2300      	movs	r3, #0
 80055da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80055dc:	2300      	movs	r3, #0
 80055de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80055e0:	4b79      	ldr	r3, [pc, #484]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 030c 	and.w	r3, r3, #12
 80055e8:	2b08      	cmp	r3, #8
 80055ea:	d00d      	beq.n	8005608 <HAL_RCC_GetSysClockFreq+0x40>
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	f200 80e1 	bhi.w	80057b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <HAL_RCC_GetSysClockFreq+0x34>
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d003      	beq.n	8005602 <HAL_RCC_GetSysClockFreq+0x3a>
 80055fa:	e0db      	b.n	80057b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80055fc:	4b73      	ldr	r3, [pc, #460]	@ (80057cc <HAL_RCC_GetSysClockFreq+0x204>)
 80055fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005600:	e0db      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005602:	4b73      	ldr	r3, [pc, #460]	@ (80057d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8005604:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005606:	e0d8      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005608:	4b6f      	ldr	r3, [pc, #444]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005610:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005612:	4b6d      	ldr	r3, [pc, #436]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d063      	beq.n	80056e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800561e:	4b6a      	ldr	r3, [pc, #424]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	099b      	lsrs	r3, r3, #6
 8005624:	2200      	movs	r2, #0
 8005626:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005628:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800562a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005630:	633b      	str	r3, [r7, #48]	@ 0x30
 8005632:	2300      	movs	r3, #0
 8005634:	637b      	str	r3, [r7, #52]	@ 0x34
 8005636:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800563a:	4622      	mov	r2, r4
 800563c:	462b      	mov	r3, r5
 800563e:	f04f 0000 	mov.w	r0, #0
 8005642:	f04f 0100 	mov.w	r1, #0
 8005646:	0159      	lsls	r1, r3, #5
 8005648:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800564c:	0150      	lsls	r0, r2, #5
 800564e:	4602      	mov	r2, r0
 8005650:	460b      	mov	r3, r1
 8005652:	4621      	mov	r1, r4
 8005654:	1a51      	subs	r1, r2, r1
 8005656:	6139      	str	r1, [r7, #16]
 8005658:	4629      	mov	r1, r5
 800565a:	eb63 0301 	sbc.w	r3, r3, r1
 800565e:	617b      	str	r3, [r7, #20]
 8005660:	f04f 0200 	mov.w	r2, #0
 8005664:	f04f 0300 	mov.w	r3, #0
 8005668:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800566c:	4659      	mov	r1, fp
 800566e:	018b      	lsls	r3, r1, #6
 8005670:	4651      	mov	r1, sl
 8005672:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005676:	4651      	mov	r1, sl
 8005678:	018a      	lsls	r2, r1, #6
 800567a:	4651      	mov	r1, sl
 800567c:	ebb2 0801 	subs.w	r8, r2, r1
 8005680:	4659      	mov	r1, fp
 8005682:	eb63 0901 	sbc.w	r9, r3, r1
 8005686:	f04f 0200 	mov.w	r2, #0
 800568a:	f04f 0300 	mov.w	r3, #0
 800568e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005692:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005696:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800569a:	4690      	mov	r8, r2
 800569c:	4699      	mov	r9, r3
 800569e:	4623      	mov	r3, r4
 80056a0:	eb18 0303 	adds.w	r3, r8, r3
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	462b      	mov	r3, r5
 80056a8:	eb49 0303 	adc.w	r3, r9, r3
 80056ac:	60fb      	str	r3, [r7, #12]
 80056ae:	f04f 0200 	mov.w	r2, #0
 80056b2:	f04f 0300 	mov.w	r3, #0
 80056b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80056ba:	4629      	mov	r1, r5
 80056bc:	024b      	lsls	r3, r1, #9
 80056be:	4621      	mov	r1, r4
 80056c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80056c4:	4621      	mov	r1, r4
 80056c6:	024a      	lsls	r2, r1, #9
 80056c8:	4610      	mov	r0, r2
 80056ca:	4619      	mov	r1, r3
 80056cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056ce:	2200      	movs	r2, #0
 80056d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056d8:	f7fb faf6 	bl	8000cc8 <__aeabi_uldivmod>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4613      	mov	r3, r2
 80056e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056e4:	e058      	b.n	8005798 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056e6:	4b38      	ldr	r3, [pc, #224]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	099b      	lsrs	r3, r3, #6
 80056ec:	2200      	movs	r2, #0
 80056ee:	4618      	mov	r0, r3
 80056f0:	4611      	mov	r1, r2
 80056f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80056f6:	623b      	str	r3, [r7, #32]
 80056f8:	2300      	movs	r3, #0
 80056fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005700:	4642      	mov	r2, r8
 8005702:	464b      	mov	r3, r9
 8005704:	f04f 0000 	mov.w	r0, #0
 8005708:	f04f 0100 	mov.w	r1, #0
 800570c:	0159      	lsls	r1, r3, #5
 800570e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005712:	0150      	lsls	r0, r2, #5
 8005714:	4602      	mov	r2, r0
 8005716:	460b      	mov	r3, r1
 8005718:	4641      	mov	r1, r8
 800571a:	ebb2 0a01 	subs.w	sl, r2, r1
 800571e:	4649      	mov	r1, r9
 8005720:	eb63 0b01 	sbc.w	fp, r3, r1
 8005724:	f04f 0200 	mov.w	r2, #0
 8005728:	f04f 0300 	mov.w	r3, #0
 800572c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005730:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005734:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005738:	ebb2 040a 	subs.w	r4, r2, sl
 800573c:	eb63 050b 	sbc.w	r5, r3, fp
 8005740:	f04f 0200 	mov.w	r2, #0
 8005744:	f04f 0300 	mov.w	r3, #0
 8005748:	00eb      	lsls	r3, r5, #3
 800574a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800574e:	00e2      	lsls	r2, r4, #3
 8005750:	4614      	mov	r4, r2
 8005752:	461d      	mov	r5, r3
 8005754:	4643      	mov	r3, r8
 8005756:	18e3      	adds	r3, r4, r3
 8005758:	603b      	str	r3, [r7, #0]
 800575a:	464b      	mov	r3, r9
 800575c:	eb45 0303 	adc.w	r3, r5, r3
 8005760:	607b      	str	r3, [r7, #4]
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	f04f 0300 	mov.w	r3, #0
 800576a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800576e:	4629      	mov	r1, r5
 8005770:	028b      	lsls	r3, r1, #10
 8005772:	4621      	mov	r1, r4
 8005774:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005778:	4621      	mov	r1, r4
 800577a:	028a      	lsls	r2, r1, #10
 800577c:	4610      	mov	r0, r2
 800577e:	4619      	mov	r1, r3
 8005780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005782:	2200      	movs	r2, #0
 8005784:	61bb      	str	r3, [r7, #24]
 8005786:	61fa      	str	r2, [r7, #28]
 8005788:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800578c:	f7fb fa9c 	bl	8000cc8 <__aeabi_uldivmod>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	4613      	mov	r3, r2
 8005796:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005798:	4b0b      	ldr	r3, [pc, #44]	@ (80057c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	0c1b      	lsrs	r3, r3, #16
 800579e:	f003 0303 	and.w	r3, r3, #3
 80057a2:	3301      	adds	r3, #1
 80057a4:	005b      	lsls	r3, r3, #1
 80057a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80057a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80057b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057b2:	e002      	b.n	80057ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80057b4:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <HAL_RCC_GetSysClockFreq+0x204>)
 80057b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3750      	adds	r7, #80	@ 0x50
 80057c0:	46bd      	mov	sp, r7
 80057c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80057c6:	bf00      	nop
 80057c8:	40023800 	.word	0x40023800
 80057cc:	00f42400 	.word	0x00f42400
 80057d0:	007a1200 	.word	0x007a1200

080057d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057d4:	b480      	push	{r7}
 80057d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057d8:	4b03      	ldr	r3, [pc, #12]	@ (80057e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80057da:	681b      	ldr	r3, [r3, #0]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	20000098 	.word	0x20000098

080057ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057f0:	f7ff fff0 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 80057f4:	4602      	mov	r2, r0
 80057f6:	4b05      	ldr	r3, [pc, #20]	@ (800580c <HAL_RCC_GetPCLK1Freq+0x20>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	0a9b      	lsrs	r3, r3, #10
 80057fc:	f003 0307 	and.w	r3, r3, #7
 8005800:	4903      	ldr	r1, [pc, #12]	@ (8005810 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005802:	5ccb      	ldrb	r3, [r1, r3]
 8005804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005808:	4618      	mov	r0, r3
 800580a:	bd80      	pop	{r7, pc}
 800580c:	40023800 	.word	0x40023800
 8005810:	08011068 	.word	0x08011068

08005814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005818:	f7ff ffdc 	bl	80057d4 <HAL_RCC_GetHCLKFreq>
 800581c:	4602      	mov	r2, r0
 800581e:	4b05      	ldr	r3, [pc, #20]	@ (8005834 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	0b5b      	lsrs	r3, r3, #13
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	4903      	ldr	r1, [pc, #12]	@ (8005838 <HAL_RCC_GetPCLK2Freq+0x24>)
 800582a:	5ccb      	ldrb	r3, [r1, r3]
 800582c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005830:	4618      	mov	r0, r3
 8005832:	bd80      	pop	{r7, pc}
 8005834:	40023800 	.word	0x40023800
 8005838:	08011068 	.word	0x08011068

0800583c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005844:	2300      	movs	r3, #0
 8005846:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005848:	2300      	movs	r3, #0
 800584a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800584c:	2300      	movs	r3, #0
 800584e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005850:	2300      	movs	r3, #0
 8005852:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005854:	2300      	movs	r3, #0
 8005856:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	2b00      	cmp	r3, #0
 8005862:	d012      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005864:	4b69      	ldr	r3, [pc, #420]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	4a68      	ldr	r2, [pc, #416]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800586e:	6093      	str	r3, [r2, #8]
 8005870:	4b66      	ldr	r3, [pc, #408]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005878:	4964      	ldr	r1, [pc, #400]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800587a:	4313      	orrs	r3, r2
 800587c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005886:	2301      	movs	r3, #1
 8005888:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d017      	beq.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005896:	4b5d      	ldr	r3, [pc, #372]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005898:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800589c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a4:	4959      	ldr	r1, [pc, #356]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058b4:	d101      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80058b6:	2301      	movs	r3, #1
 80058b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80058c2:	2301      	movs	r3, #1
 80058c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d017      	beq.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80058d2:	4b4e      	ldr	r3, [pc, #312]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058d8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e0:	494a      	ldr	r1, [pc, #296]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80058f0:	d101      	bne.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80058f2:	2301      	movs	r3, #1
 80058f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80058fe:	2301      	movs	r3, #1
 8005900:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800590e:	2301      	movs	r3, #1
 8005910:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0320 	and.w	r3, r3, #32
 800591a:	2b00      	cmp	r3, #0
 800591c:	f000 808b 	beq.w	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005920:	4b3a      	ldr	r3, [pc, #232]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005924:	4a39      	ldr	r2, [pc, #228]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005926:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800592a:	6413      	str	r3, [r2, #64]	@ 0x40
 800592c:	4b37      	ldr	r3, [pc, #220]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800592e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005930:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005934:	60bb      	str	r3, [r7, #8]
 8005936:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005938:	4b35      	ldr	r3, [pc, #212]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a34      	ldr	r2, [pc, #208]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800593e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005944:	f7fe fe84 	bl	8004650 <HAL_GetTick>
 8005948:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800594a:	e008      	b.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800594c:	f7fe fe80 	bl	8004650 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b64      	cmp	r3, #100	@ 0x64
 8005958:	d901      	bls.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e357      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800595e:	4b2c      	ldr	r3, [pc, #176]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0f0      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800596a:	4b28      	ldr	r3, [pc, #160]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800596c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005972:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d035      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005982:	693a      	ldr	r2, [r7, #16]
 8005984:	429a      	cmp	r2, r3
 8005986:	d02e      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005988:	4b20      	ldr	r3, [pc, #128]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800598a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800598c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005990:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005992:	4b1e      	ldr	r3, [pc, #120]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005996:	4a1d      	ldr	r2, [pc, #116]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800599c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800599e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a2:	4a1a      	ldr	r2, [pc, #104]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059a8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80059aa:	4a18      	ldr	r2, [pc, #96]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80059b0:	4b16      	ldr	r3, [pc, #88]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d114      	bne.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059bc:	f7fe fe48 	bl	8004650 <HAL_GetTick>
 80059c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c2:	e00a      	b.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c4:	f7fe fe44 	bl	8004650 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d901      	bls.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e319      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059da:	4b0c      	ldr	r3, [pc, #48]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0ee      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059f2:	d111      	bne.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80059f4:	4b05      	ldr	r3, [pc, #20]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005a00:	4b04      	ldr	r3, [pc, #16]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005a02:	400b      	ands	r3, r1
 8005a04:	4901      	ldr	r1, [pc, #4]	@ (8005a0c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	608b      	str	r3, [r1, #8]
 8005a0a:	e00b      	b.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005a0c:	40023800 	.word	0x40023800
 8005a10:	40007000 	.word	0x40007000
 8005a14:	0ffffcff 	.word	0x0ffffcff
 8005a18:	4baa      	ldr	r3, [pc, #680]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	4aa9      	ldr	r2, [pc, #676]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a1e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005a22:	6093      	str	r3, [r2, #8]
 8005a24:	4ba7      	ldr	r3, [pc, #668]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a26:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a30:	49a4      	ldr	r1, [pc, #656]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0310 	and.w	r3, r3, #16
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d010      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a42:	4ba0      	ldr	r3, [pc, #640]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a48:	4a9e      	ldr	r2, [pc, #632]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a52:	4b9c      	ldr	r3, [pc, #624]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a54:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a5c:	4999      	ldr	r1, [pc, #612]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d00a      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a70:	4b94      	ldr	r3, [pc, #592]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a76:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a7e:	4991      	ldr	r1, [pc, #580]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a92:	4b8c      	ldr	r3, [pc, #560]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005aa0:	4988      	ldr	r1, [pc, #544]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d00a      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ab4:	4b83      	ldr	r3, [pc, #524]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ac2:	4980      	ldr	r1, [pc, #512]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00a      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ad6:	4b7b      	ldr	r3, [pc, #492]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005adc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae4:	4977      	ldr	r1, [pc, #476]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00a      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005af8:	4b72      	ldr	r3, [pc, #456]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005afe:	f023 0203 	bic.w	r2, r3, #3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	496f      	ldr	r1, [pc, #444]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00a      	beq.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b20:	f023 020c 	bic.w	r2, r3, #12
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b28:	4966      	ldr	r1, [pc, #408]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00a      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b3c:	4b61      	ldr	r3, [pc, #388]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b42:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b4a:	495e      	ldr	r1, [pc, #376]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00a      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b5e:	4b59      	ldr	r3, [pc, #356]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b64:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b6c:	4955      	ldr	r1, [pc, #340]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00a      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b80:	4b50      	ldr	r3, [pc, #320]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b86:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8e:	494d      	ldr	r1, [pc, #308]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005ba2:	4b48      	ldr	r3, [pc, #288]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bb0:	4944      	ldr	r1, [pc, #272]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00a      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005bc4:	4b3f      	ldr	r3, [pc, #252]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bd2:	493c      	ldr	r1, [pc, #240]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00a      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005be6:	4b37      	ldr	r3, [pc, #220]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bf4:	4933      	ldr	r1, [pc, #204]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d00a      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005c08:	4b2e      	ldr	r3, [pc, #184]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c0e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c16:	492b      	ldr	r1, [pc, #172]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d011      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005c2a:	4b26      	ldr	r3, [pc, #152]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c30:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c38:	4922      	ldr	r1, [pc, #136]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c48:	d101      	bne.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0308 	and.w	r3, r3, #8
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c6a:	4b16      	ldr	r3, [pc, #88]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c70:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c78:	4912      	ldr	r1, [pc, #72]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00b      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c92:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c9c:	4909      	ldr	r1, [pc, #36]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d006      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 80d9 	beq.w	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005cb8:	4b02      	ldr	r3, [pc, #8]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a01      	ldr	r2, [pc, #4]	@ (8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005cbe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cc2:	e001      	b.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005cc4:	40023800 	.word	0x40023800
 8005cc8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cca:	f7fe fcc1 	bl	8004650 <HAL_GetTick>
 8005cce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005cd0:	e008      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005cd2:	f7fe fcbd 	bl	8004650 <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b64      	cmp	r3, #100	@ 0x64
 8005cde:	d901      	bls.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	e194      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005ce4:	4b6c      	ldr	r3, [pc, #432]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1f0      	bne.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0301 	and.w	r3, r3, #1
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d021      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d11d      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005d04:	4b64      	ldr	r3, [pc, #400]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d0a:	0c1b      	lsrs	r3, r3, #16
 8005d0c:	f003 0303 	and.w	r3, r3, #3
 8005d10:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005d12:	4b61      	ldr	r3, [pc, #388]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d18:	0e1b      	lsrs	r3, r3, #24
 8005d1a:	f003 030f 	and.w	r3, r3, #15
 8005d1e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	019a      	lsls	r2, r3, #6
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	041b      	lsls	r3, r3, #16
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	061b      	lsls	r3, r3, #24
 8005d30:	431a      	orrs	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	071b      	lsls	r3, r3, #28
 8005d38:	4957      	ldr	r1, [pc, #348]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d004      	beq.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d50:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d54:	d00a      	beq.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d02e      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d6a:	d129      	bne.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d72:	0c1b      	lsrs	r3, r3, #16
 8005d74:	f003 0303 	and.w	r3, r3, #3
 8005d78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d7a:	4b47      	ldr	r3, [pc, #284]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005d7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d80:	0f1b      	lsrs	r3, r3, #28
 8005d82:	f003 0307 	and.w	r3, r3, #7
 8005d86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	019a      	lsls	r2, r3, #6
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	041b      	lsls	r3, r3, #16
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	061b      	lsls	r3, r3, #24
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	071b      	lsls	r3, r3, #28
 8005da0:	493d      	ldr	r1, [pc, #244]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005da2:	4313      	orrs	r3, r2
 8005da4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005da8:	4b3b      	ldr	r3, [pc, #236]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005dae:	f023 021f 	bic.w	r2, r3, #31
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db6:	3b01      	subs	r3, #1
 8005db8:	4937      	ldr	r1, [pc, #220]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d01d      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005dcc:	4b32      	ldr	r3, [pc, #200]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005dce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005dd2:	0e1b      	lsrs	r3, r3, #24
 8005dd4:	f003 030f 	and.w	r3, r3, #15
 8005dd8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005dda:	4b2f      	ldr	r3, [pc, #188]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005de0:	0f1b      	lsrs	r3, r3, #28
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	019a      	lsls	r2, r3, #6
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	041b      	lsls	r3, r3, #16
 8005df4:	431a      	orrs	r2, r3
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	061b      	lsls	r3, r3, #24
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	071b      	lsls	r3, r3, #28
 8005e00:	4925      	ldr	r1, [pc, #148]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e02:	4313      	orrs	r3, r2
 8005e04:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d011      	beq.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	019a      	lsls	r2, r3, #6
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	041b      	lsls	r3, r3, #16
 8005e20:	431a      	orrs	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	061b      	lsls	r3, r3, #24
 8005e28:	431a      	orrs	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	071b      	lsls	r3, r3, #28
 8005e30:	4919      	ldr	r1, [pc, #100]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e38:	4b17      	ldr	r3, [pc, #92]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a16      	ldr	r2, [pc, #88]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e44:	f7fe fc04 	bl	8004650 <HAL_GetTick>
 8005e48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e4a:	e008      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005e4c:	f7fe fc00 	bl	8004650 <HAL_GetTick>
 8005e50:	4602      	mov	r2, r0
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	2b64      	cmp	r3, #100	@ 0x64
 8005e58:	d901      	bls.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e0d7      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d0f0      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	f040 80cd 	bne.w	800600c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005e72:	4b09      	ldr	r3, [pc, #36]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a08      	ldr	r2, [pc, #32]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005e78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e7e:	f7fe fbe7 	bl	8004650 <HAL_GetTick>
 8005e82:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e84:	e00a      	b.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e86:	f7fe fbe3 	bl	8004650 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b64      	cmp	r3, #100	@ 0x64
 8005e92:	d903      	bls.n	8005e9c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e0ba      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005e98:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005e9c:	4b5e      	ldr	r3, [pc, #376]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ea8:	d0ed      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d009      	beq.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d02e      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d12a      	bne.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ed2:	4b51      	ldr	r3, [pc, #324]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ed8:	0c1b      	lsrs	r3, r3, #16
 8005eda:	f003 0303 	and.w	r3, r3, #3
 8005ede:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005ee0:	4b4d      	ldr	r3, [pc, #308]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee6:	0f1b      	lsrs	r3, r3, #28
 8005ee8:	f003 0307 	and.w	r3, r3, #7
 8005eec:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	019a      	lsls	r2, r3, #6
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	041b      	lsls	r3, r3, #16
 8005ef8:	431a      	orrs	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	699b      	ldr	r3, [r3, #24]
 8005efe:	061b      	lsls	r3, r3, #24
 8005f00:	431a      	orrs	r2, r3
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	071b      	lsls	r3, r3, #28
 8005f06:	4944      	ldr	r1, [pc, #272]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005f0e:	4b42      	ldr	r3, [pc, #264]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f14:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	021b      	lsls	r3, r3, #8
 8005f20:	493d      	ldr	r1, [pc, #244]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d022      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f3c:	d11d      	bne.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f3e:	4b36      	ldr	r3, [pc, #216]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f44:	0e1b      	lsrs	r3, r3, #24
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005f4c:	4b32      	ldr	r3, [pc, #200]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f52:	0f1b      	lsrs	r3, r3, #28
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	019a      	lsls	r2, r3, #6
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a1b      	ldr	r3, [r3, #32]
 8005f64:	041b      	lsls	r3, r3, #16
 8005f66:	431a      	orrs	r2, r3
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	061b      	lsls	r3, r3, #24
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	071b      	lsls	r3, r3, #28
 8005f72:	4929      	ldr	r1, [pc, #164]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d028      	beq.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005f86:	4b24      	ldr	r3, [pc, #144]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8c:	0e1b      	lsrs	r3, r3, #24
 8005f8e:	f003 030f 	and.w	r3, r3, #15
 8005f92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005f94:	4b20      	ldr	r3, [pc, #128]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9a:	0c1b      	lsrs	r3, r3, #16
 8005f9c:	f003 0303 	and.w	r3, r3, #3
 8005fa0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	019a      	lsls	r2, r3, #6
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	041b      	lsls	r3, r3, #16
 8005fac:	431a      	orrs	r2, r3
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	061b      	lsls	r3, r3, #24
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	071b      	lsls	r3, r3, #28
 8005fba:	4917      	ldr	r1, [pc, #92]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005fc2:	4b15      	ldr	r3, [pc, #84]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	4911      	ldr	r1, [pc, #68]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a0e      	ldr	r2, [pc, #56]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fe2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fe4:	f7fe fb34 	bl	8004650 <HAL_GetTick>
 8005fe8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005fec:	f7fe fb30 	bl	8004650 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b64      	cmp	r3, #100	@ 0x64
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e007      	b.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ffe:	4b06      	ldr	r3, [pc, #24]	@ (8006018 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800600a:	d1ef      	bne.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3720      	adds	r7, #32
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	40023800 	.word	0x40023800

0800601c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e09d      	b.n	800616a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006032:	2b00      	cmp	r3, #0
 8006034:	d108      	bne.n	8006048 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603e:	d009      	beq.n	8006054 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	61da      	str	r2, [r3, #28]
 8006046:	e005      	b.n	8006054 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2200      	movs	r2, #0
 800604c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fd feca 	bl	8003e08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2202      	movs	r2, #2
 8006078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800608a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	68db      	ldr	r3, [r3, #12]
 8006090:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006094:	d902      	bls.n	800609c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]
 800609a:	e002      	b.n	80060a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800609c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80060a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80060aa:	d007      	beq.n	80060bc <HAL_SPI_Init+0xa0>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80060b4:	d002      	beq.n	80060bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	691b      	ldr	r3, [r3, #16]
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	695b      	ldr	r3, [r3, #20]
 80060dc:	f003 0301 	and.w	r3, r3, #1
 80060e0:	431a      	orrs	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	699b      	ldr	r3, [r3, #24]
 80060e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060ea:	431a      	orrs	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060f4:	431a      	orrs	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060fe:	ea42 0103 	orr.w	r1, r2, r3
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006106:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	430a      	orrs	r2, r1
 8006110:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	0c1b      	lsrs	r3, r3, #16
 8006118:	f003 0204 	and.w	r2, r3, #4
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	f003 0310 	and.w	r3, r3, #16
 8006124:	431a      	orrs	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800612a:	f003 0308 	and.w	r3, r3, #8
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006138:	ea42 0103 	orr.w	r1, r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	69da      	ldr	r2, [r3, #28]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006158:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b088      	sub	sp, #32
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	603b      	str	r3, [r7, #0]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006182:	2300      	movs	r3, #0
 8006184:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800618c:	2b01      	cmp	r3, #1
 800618e:	d101      	bne.n	8006194 <HAL_SPI_Transmit+0x22>
 8006190:	2302      	movs	r3, #2
 8006192:	e15f      	b.n	8006454 <HAL_SPI_Transmit+0x2e2>
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800619c:	f7fe fa58 	bl	8004650 <HAL_GetTick>
 80061a0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d002      	beq.n	80061b8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80061b2:	2302      	movs	r3, #2
 80061b4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80061b6:	e148      	b.n	800644a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <HAL_SPI_Transmit+0x52>
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d102      	bne.n	80061ca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80061c8:	e13f      	b.n	800644a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2203      	movs	r2, #3
 80061ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	88fa      	ldrh	r2, [r7, #6]
 80061e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	88fa      	ldrh	r2, [r7, #6]
 80061e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2200      	movs	r2, #0
 800620a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006214:	d10f      	bne.n	8006236 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006224:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006234:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006240:	2b40      	cmp	r3, #64	@ 0x40
 8006242:	d007      	beq.n	8006254 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006252:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800625c:	d94f      	bls.n	80062fe <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d002      	beq.n	800626c <HAL_SPI_Transmit+0xfa>
 8006266:	8afb      	ldrh	r3, [r7, #22]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d142      	bne.n	80062f2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006270:	881a      	ldrh	r2, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627c:	1c9a      	adds	r2, r3, #2
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006286:	b29b      	uxth	r3, r3
 8006288:	3b01      	subs	r3, #1
 800628a:	b29a      	uxth	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006290:	e02f      	b.n	80062f2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b02      	cmp	r3, #2
 800629e:	d112      	bne.n	80062c6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a4:	881a      	ldrh	r2, [r3, #0]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b0:	1c9a      	adds	r2, r3, #2
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062c4:	e015      	b.n	80062f2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062c6:	f7fe f9c3 	bl	8004650 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	69bb      	ldr	r3, [r7, #24]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d803      	bhi.n	80062de <HAL_SPI_Transmit+0x16c>
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062dc:	d102      	bne.n	80062e4 <HAL_SPI_Transmit+0x172>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d106      	bne.n	80062f2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80062f0:	e0ab      	b.n	800644a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1ca      	bne.n	8006292 <HAL_SPI_Transmit+0x120>
 80062fc:	e080      	b.n	8006400 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d002      	beq.n	800630c <HAL_SPI_Transmit+0x19a>
 8006306:	8afb      	ldrh	r3, [r7, #22]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d174      	bne.n	80063f6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b01      	cmp	r3, #1
 8006314:	d912      	bls.n	800633c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631a:	881a      	ldrh	r2, [r3, #0]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006326:	1c9a      	adds	r2, r3, #2
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006330:	b29b      	uxth	r3, r3
 8006332:	3b02      	subs	r3, #2
 8006334:	b29a      	uxth	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800633a:	e05c      	b.n	80063f6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	330c      	adds	r3, #12
 8006346:	7812      	ldrb	r2, [r2, #0]
 8006348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	1c5a      	adds	r2, r3, #1
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006358:	b29b      	uxth	r3, r3
 800635a:	3b01      	subs	r3, #1
 800635c:	b29a      	uxth	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006362:	e048      	b.n	80063f6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 0302 	and.w	r3, r3, #2
 800636e:	2b02      	cmp	r3, #2
 8006370:	d12b      	bne.n	80063ca <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006376:	b29b      	uxth	r3, r3
 8006378:	2b01      	cmp	r3, #1
 800637a:	d912      	bls.n	80063a2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006380:	881a      	ldrh	r2, [r3, #0]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638c:	1c9a      	adds	r2, r3, #2
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006396:	b29b      	uxth	r3, r3
 8006398:	3b02      	subs	r3, #2
 800639a:	b29a      	uxth	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063a0:	e029      	b.n	80063f6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	330c      	adds	r3, #12
 80063ac:	7812      	ldrb	r2, [r2, #0]
 80063ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063be:	b29b      	uxth	r3, r3
 80063c0:	3b01      	subs	r3, #1
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80063c8:	e015      	b.n	80063f6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063ca:	f7fe f941 	bl	8004650 <HAL_GetTick>
 80063ce:	4602      	mov	r2, r0
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	1ad3      	subs	r3, r2, r3
 80063d4:	683a      	ldr	r2, [r7, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d803      	bhi.n	80063e2 <HAL_SPI_Transmit+0x270>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063e0:	d102      	bne.n	80063e8 <HAL_SPI_Transmit+0x276>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d106      	bne.n	80063f6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80063f4:	e029      	b.n	800644a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1b1      	bne.n	8006364 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006400:	69ba      	ldr	r2, [r7, #24]
 8006402:	6839      	ldr	r1, [r7, #0]
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 fd1d 	bl	8006e44 <SPI_EndRxTxTransaction>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d002      	beq.n	8006416 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2220      	movs	r2, #32
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800641e:	2300      	movs	r3, #0
 8006420:	613b      	str	r3, [r7, #16]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	613b      	str	r3, [r7, #16]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	613b      	str	r3, [r7, #16]
 8006432:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	77fb      	strb	r3, [r7, #31]
 8006440:	e003      	b.n	800644a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2201      	movs	r2, #1
 8006446:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006452:	7ffb      	ldrb	r3, [r7, #31]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3720      	adds	r7, #32
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b088      	sub	sp, #32
 8006460:	af02      	add	r7, sp, #8
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	603b      	str	r3, [r7, #0]
 8006468:	4613      	mov	r3, r2
 800646a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b01      	cmp	r3, #1
 800647a:	d002      	beq.n	8006482 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800647c:	2302      	movs	r3, #2
 800647e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006480:	e11a      	b.n	80066b8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800648a:	d112      	bne.n	80064b2 <HAL_SPI_Receive+0x56>
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d10e      	bne.n	80064b2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2204      	movs	r2, #4
 8006498:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800649c:	88fa      	ldrh	r2, [r7, #6]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	4613      	mov	r3, r2
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	68b9      	ldr	r1, [r7, #8]
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f000 f90e 	bl	80066ca <HAL_SPI_TransmitReceive>
 80064ae:	4603      	mov	r3, r0
 80064b0:	e107      	b.n	80066c2 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d101      	bne.n	80064c0 <HAL_SPI_Receive+0x64>
 80064bc:	2302      	movs	r3, #2
 80064be:	e100      	b.n	80066c2 <HAL_SPI_Receive+0x266>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064c8:	f7fe f8c2 	bl	8004650 <HAL_GetTick>
 80064cc:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d002      	beq.n	80064da <HAL_SPI_Receive+0x7e>
 80064d4:	88fb      	ldrh	r3, [r7, #6]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d102      	bne.n	80064e0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80064de:	e0eb      	b.n	80066b8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2204      	movs	r2, #4
 80064e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	88fa      	ldrh	r2, [r7, #6]
 80064f8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	88fa      	ldrh	r2, [r7, #6]
 8006500:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2200      	movs	r2, #0
 8006508:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	68db      	ldr	r3, [r3, #12]
 8006526:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800652a:	d908      	bls.n	800653e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	685a      	ldr	r2, [r3, #4]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800653a:	605a      	str	r2, [r3, #4]
 800653c:	e007      	b.n	800654e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800654c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006556:	d10f      	bne.n	8006578 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006566:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006576:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006582:	2b40      	cmp	r3, #64	@ 0x40
 8006584:	d007      	beq.n	8006596 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006594:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800659e:	d86f      	bhi.n	8006680 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80065a0:	e034      	b.n	800660c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d117      	bne.n	80065e0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f103 020c 	add.w	r2, r3, #12
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065bc:	7812      	ldrb	r2, [r2, #0]
 80065be:	b2d2      	uxtb	r2, r2
 80065c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	3b01      	subs	r3, #1
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80065de:	e015      	b.n	800660c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065e0:	f7fe f836 	bl	8004650 <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	683a      	ldr	r2, [r7, #0]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d803      	bhi.n	80065f8 <HAL_SPI_Receive+0x19c>
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f6:	d102      	bne.n	80065fe <HAL_SPI_Receive+0x1a2>
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d106      	bne.n	800660c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2201      	movs	r2, #1
 8006606:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800660a:	e055      	b.n	80066b8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006612:	b29b      	uxth	r3, r3
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1c4      	bne.n	80065a2 <HAL_SPI_Receive+0x146>
 8006618:	e038      	b.n	800668c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	f003 0301 	and.w	r3, r3, #1
 8006624:	2b01      	cmp	r3, #1
 8006626:	d115      	bne.n	8006654 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006632:	b292      	uxth	r2, r2
 8006634:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800663a:	1c9a      	adds	r2, r3, #2
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006646:	b29b      	uxth	r3, r3
 8006648:	3b01      	subs	r3, #1
 800664a:	b29a      	uxth	r2, r3
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006652:	e015      	b.n	8006680 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006654:	f7fd fffc 	bl	8004650 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	429a      	cmp	r2, r3
 8006662:	d803      	bhi.n	800666c <HAL_SPI_Receive+0x210>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666a:	d102      	bne.n	8006672 <HAL_SPI_Receive+0x216>
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800667e:	e01b      	b.n	80066b8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1c6      	bne.n	800661a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800668c:	693a      	ldr	r2, [r7, #16]
 800668e:	6839      	ldr	r1, [r7, #0]
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f000 fb5b 	bl	8006d4c <SPI_EndRxTransaction>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d002      	beq.n	80066a2 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2220      	movs	r2, #32
 80066a0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d002      	beq.n	80066b0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	75fb      	strb	r3, [r7, #23]
 80066ae:	e003      	b.n	80066b8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80066c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3718      	adds	r7, #24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b08a      	sub	sp, #40	@ 0x28
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	60f8      	str	r0, [r7, #12]
 80066d2:	60b9      	str	r1, [r7, #8]
 80066d4:	607a      	str	r2, [r7, #4]
 80066d6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80066d8:	2301      	movs	r3, #1
 80066da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <HAL_SPI_TransmitReceive+0x26>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e20a      	b.n	8006b06 <HAL_SPI_TransmitReceive+0x43c>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066f8:	f7fd ffaa 	bl	8004650 <HAL_GetTick>
 80066fc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006704:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800670c:	887b      	ldrh	r3, [r7, #2]
 800670e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006710:	887b      	ldrh	r3, [r7, #2]
 8006712:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006714:	7efb      	ldrb	r3, [r7, #27]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d00e      	beq.n	8006738 <HAL_SPI_TransmitReceive+0x6e>
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006720:	d106      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d102      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x66>
 800672a:	7efb      	ldrb	r3, [r7, #27]
 800672c:	2b04      	cmp	r3, #4
 800672e:	d003      	beq.n	8006738 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006730:	2302      	movs	r3, #2
 8006732:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006736:	e1e0      	b.n	8006afa <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d005      	beq.n	800674a <HAL_SPI_TransmitReceive+0x80>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d002      	beq.n	800674a <HAL_SPI_TransmitReceive+0x80>
 8006744:	887b      	ldrh	r3, [r7, #2]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d103      	bne.n	8006752 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8006750:	e1d3      	b.n	8006afa <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b04      	cmp	r3, #4
 800675c:	d003      	beq.n	8006766 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2205      	movs	r2, #5
 8006762:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	887a      	ldrh	r2, [r7, #2]
 8006776:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	887a      	ldrh	r2, [r7, #2]
 800677e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	887a      	ldrh	r2, [r7, #2]
 800678c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	887a      	ldrh	r2, [r7, #2]
 8006792:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067a8:	d802      	bhi.n	80067b0 <HAL_SPI_TransmitReceive+0xe6>
 80067aa:	8a3b      	ldrh	r3, [r7, #16]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d908      	bls.n	80067c2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	685a      	ldr	r2, [r3, #4]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067be:	605a      	str	r2, [r3, #4]
 80067c0:	e007      	b.n	80067d2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80067d0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067dc:	2b40      	cmp	r3, #64	@ 0x40
 80067de:	d007      	beq.n	80067f0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80067f8:	f240 8081 	bls.w	80068fe <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d002      	beq.n	800680a <HAL_SPI_TransmitReceive+0x140>
 8006804:	8a7b      	ldrh	r3, [r7, #18]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d16d      	bne.n	80068e6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680e:	881a      	ldrh	r2, [r3, #0]
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681a:	1c9a      	adds	r2, r3, #2
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006824:	b29b      	uxth	r3, r3
 8006826:	3b01      	subs	r3, #1
 8006828:	b29a      	uxth	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800682e:	e05a      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f003 0302 	and.w	r3, r3, #2
 800683a:	2b02      	cmp	r3, #2
 800683c:	d11b      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x1ac>
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006842:	b29b      	uxth	r3, r3
 8006844:	2b00      	cmp	r3, #0
 8006846:	d016      	beq.n	8006876 <HAL_SPI_TransmitReceive+0x1ac>
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	2b01      	cmp	r3, #1
 800684c:	d113      	bne.n	8006876 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006852:	881a      	ldrh	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685e:	1c9a      	adds	r2, r3, #2
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006868:	b29b      	uxth	r3, r3
 800686a:	3b01      	subs	r3, #1
 800686c:	b29a      	uxth	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006872:	2300      	movs	r3, #0
 8006874:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	f003 0301 	and.w	r3, r3, #1
 8006880:	2b01      	cmp	r3, #1
 8006882:	d11c      	bne.n	80068be <HAL_SPI_TransmitReceive+0x1f4>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800688a:	b29b      	uxth	r3, r3
 800688c:	2b00      	cmp	r3, #0
 800688e:	d016      	beq.n	80068be <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68da      	ldr	r2, [r3, #12]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689a:	b292      	uxth	r2, r2
 800689c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	1c9a      	adds	r2, r3, #2
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	3b01      	subs	r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80068ba:	2301      	movs	r3, #1
 80068bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80068be:	f7fd fec7 	bl	8004650 <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d80b      	bhi.n	80068e6 <HAL_SPI_TransmitReceive+0x21c>
 80068ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d4:	d007      	beq.n	80068e6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80068e4:	e109      	b.n	8006afa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d19f      	bne.n	8006830 <HAL_SPI_TransmitReceive+0x166>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d199      	bne.n	8006830 <HAL_SPI_TransmitReceive+0x166>
 80068fc:	e0e3      	b.n	8006ac6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_SPI_TransmitReceive+0x244>
 8006906:	8a7b      	ldrh	r3, [r7, #18]
 8006908:	2b01      	cmp	r3, #1
 800690a:	f040 80cf 	bne.w	8006aac <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006912:	b29b      	uxth	r3, r3
 8006914:	2b01      	cmp	r3, #1
 8006916:	d912      	bls.n	800693e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800691c:	881a      	ldrh	r2, [r3, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006928:	1c9a      	adds	r2, r3, #2
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006932:	b29b      	uxth	r3, r3
 8006934:	3b02      	subs	r3, #2
 8006936:	b29a      	uxth	r2, r3
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800693c:	e0b6      	b.n	8006aac <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	330c      	adds	r3, #12
 8006948:	7812      	ldrb	r2, [r2, #0]
 800694a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800695a:	b29b      	uxth	r3, r3
 800695c:	3b01      	subs	r3, #1
 800695e:	b29a      	uxth	r2, r3
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006964:	e0a2      	b.n	8006aac <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b02      	cmp	r3, #2
 8006972:	d134      	bne.n	80069de <HAL_SPI_TransmitReceive+0x314>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006978:	b29b      	uxth	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d02f      	beq.n	80069de <HAL_SPI_TransmitReceive+0x314>
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	2b01      	cmp	r3, #1
 8006982:	d12c      	bne.n	80069de <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b01      	cmp	r3, #1
 800698c:	d912      	bls.n	80069b4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006992:	881a      	ldrh	r2, [r3, #0]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800699e:	1c9a      	adds	r2, r3, #2
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	3b02      	subs	r3, #2
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069b2:	e012      	b.n	80069da <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	330c      	adds	r3, #12
 80069be:	7812      	ldrb	r2, [r2, #0]
 80069c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c6:	1c5a      	adds	r2, r3, #1
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	3b01      	subs	r3, #1
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d148      	bne.n	8006a7e <HAL_SPI_TransmitReceive+0x3b4>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d042      	beq.n	8006a7e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d923      	bls.n	8006a4c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a0e:	b292      	uxth	r2, r2
 8006a10:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a16:	1c9a      	adds	r2, r3, #2
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	3b02      	subs	r3, #2
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d81f      	bhi.n	8006a7a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006a48:	605a      	str	r2, [r3, #4]
 8006a4a:	e016      	b.n	8006a7a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f103 020c 	add.w	r2, r3, #12
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a58:	7812      	ldrb	r2, [r2, #0]
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	3b01      	subs	r3, #1
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a7e:	f7fd fde7 	bl	8004650 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d803      	bhi.n	8006a96 <HAL_SPI_TransmitReceive+0x3cc>
 8006a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a94:	d102      	bne.n	8006a9c <HAL_SPI_TransmitReceive+0x3d2>
 8006a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d107      	bne.n	8006aac <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8006aaa:	e026      	b.n	8006afa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f47f af57 	bne.w	8006966 <HAL_SPI_TransmitReceive+0x29c>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	f47f af50 	bne.w	8006966 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006aca:	68f8      	ldr	r0, [r7, #12]
 8006acc:	f000 f9ba 	bl	8006e44 <SPI_EndRxTxTransaction>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2220      	movs	r2, #32
 8006ae0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d003      	beq.n	8006af2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006af0:	e003      	b.n	8006afa <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006b02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3728      	adds	r7, #40	@ 0x28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	60f8      	str	r0, [r7, #12]
 8006b18:	60b9      	str	r1, [r7, #8]
 8006b1a:	603b      	str	r3, [r7, #0]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006b20:	f7fd fd96 	bl	8004650 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006b30:	f7fd fd8e 	bl	8004650 <HAL_GetTick>
 8006b34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006b36:	4b39      	ldr	r3, [pc, #228]	@ (8006c1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	015b      	lsls	r3, r3, #5
 8006b3c:	0d1b      	lsrs	r3, r3, #20
 8006b3e:	69fa      	ldr	r2, [r7, #28]
 8006b40:	fb02 f303 	mul.w	r3, r2, r3
 8006b44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b46:	e054      	b.n	8006bf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b4e:	d050      	beq.n	8006bf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b50:	f7fd fd7e 	bl	8004650 <HAL_GetTick>
 8006b54:	4602      	mov	r2, r0
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	1ad3      	subs	r3, r2, r3
 8006b5a:	69fa      	ldr	r2, [r7, #28]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d902      	bls.n	8006b66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d13d      	bne.n	8006be2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b7e:	d111      	bne.n	8006ba4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b88:	d004      	beq.n	8006b94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b92:	d107      	bne.n	8006ba4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ba2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bac:	d10f      	bne.n	8006bce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bbc:	601a      	str	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006bde:	2303      	movs	r3, #3
 8006be0:	e017      	b.n	8006c12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d101      	bne.n	8006bec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	689a      	ldr	r2, [r3, #8]
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	68ba      	ldr	r2, [r7, #8]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	bf0c      	ite	eq
 8006c02:	2301      	moveq	r3, #1
 8006c04:	2300      	movne	r3, #0
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	79fb      	ldrb	r3, [r7, #7]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d19b      	bne.n	8006b48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3720      	adds	r7, #32
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	20000098 	.word	0x20000098

08006c20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b08a      	sub	sp, #40	@ 0x28
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
 8006c2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006c32:	f7fd fd0d 	bl	8004650 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c3a:	1a9b      	subs	r3, r3, r2
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	4413      	add	r3, r2
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006c42:	f7fd fd05 	bl	8004650 <HAL_GetTick>
 8006c46:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006c50:	4b3d      	ldr	r3, [pc, #244]	@ (8006d48 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	4613      	mov	r3, r2
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	4413      	add	r3, r2
 8006c5a:	00da      	lsls	r2, r3, #3
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	0d1b      	lsrs	r3, r3, #20
 8006c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c62:	fb02 f303 	mul.w	r3, r2, r3
 8006c66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006c68:	e060      	b.n	8006d2c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006c70:	d107      	bne.n	8006c82 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d104      	bne.n	8006c82 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006c80:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c88:	d050      	beq.n	8006d2c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c8a:	f7fd fce1 	bl	8004650 <HAL_GetTick>
 8006c8e:	4602      	mov	r2, r0
 8006c90:	6a3b      	ldr	r3, [r7, #32]
 8006c92:	1ad3      	subs	r3, r2, r3
 8006c94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d902      	bls.n	8006ca0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d13d      	bne.n	8006d1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006cae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cb8:	d111      	bne.n	8006cde <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cc2:	d004      	beq.n	8006cce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ccc:	d107      	bne.n	8006cde <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cdc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ce6:	d10f      	bne.n	8006d08 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cf6:	601a      	str	r2, [r3, #0]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e010      	b.n	8006d3e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006d22:	2300      	movs	r3, #0
 8006d24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689a      	ldr	r2, [r3, #8]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	4013      	ands	r3, r2
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d196      	bne.n	8006c6a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3728      	adds	r7, #40	@ 0x28
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	20000098 	.word	0x20000098

08006d4c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b088      	sub	sp, #32
 8006d50:	af02      	add	r7, sp, #8
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d60:	d111      	bne.n	8006d86 <SPI_EndRxTransaction+0x3a>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	689b      	ldr	r3, [r3, #8]
 8006d66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d6a:	d004      	beq.n	8006d76 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d74:	d107      	bne.n	8006d86 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d84:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d8e:	d112      	bne.n	8006db6 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	2200      	movs	r2, #0
 8006d98:	2180      	movs	r1, #128	@ 0x80
 8006d9a:	68f8      	ldr	r0, [r7, #12]
 8006d9c:	f7ff feb8 	bl	8006b10 <SPI_WaitFlagStateUntilTimeout>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d021      	beq.n	8006dea <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006daa:	f043 0220 	orr.w	r2, r3, #32
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006db2:	2303      	movs	r3, #3
 8006db4:	e03d      	b.n	8006e32 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006db6:	4b21      	ldr	r3, [pc, #132]	@ (8006e3c <SPI_EndRxTransaction+0xf0>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4a21      	ldr	r2, [pc, #132]	@ (8006e40 <SPI_EndRxTransaction+0xf4>)
 8006dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc0:	0d5b      	lsrs	r3, r3, #21
 8006dc2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
 8006dca:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00a      	beq.n	8006de8 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006de2:	2b80      	cmp	r3, #128	@ 0x80
 8006de4:	d0f2      	beq.n	8006dcc <SPI_EndRxTransaction+0x80>
 8006de6:	e000      	b.n	8006dea <SPI_EndRxTransaction+0x9e>
        break;
 8006de8:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006df2:	d11d      	bne.n	8006e30 <SPI_EndRxTransaction+0xe4>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dfc:	d004      	beq.n	8006e08 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	689b      	ldr	r3, [r3, #8]
 8006e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e06:	d113      	bne.n	8006e30 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	9300      	str	r3, [sp, #0]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f7ff ff03 	bl	8006c20 <SPI_WaitFifoStateUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d007      	beq.n	8006e30 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e24:	f043 0220 	orr.w	r2, r3, #32
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e000      	b.n	8006e32 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006e30:	2300      	movs	r3, #0
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3718      	adds	r7, #24
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	20000098 	.word	0x20000098
 8006e40:	165e9f81 	.word	0x165e9f81

08006e44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	b088      	sub	sp, #32
 8006e48:	af02      	add	r7, sp, #8
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	9300      	str	r3, [sp, #0]
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f7ff fedf 	bl	8006c20 <SPI_WaitFifoStateUntilTimeout>
 8006e62:	4603      	mov	r3, r0
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d007      	beq.n	8006e78 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e6c:	f043 0220 	orr.w	r2, r3, #32
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e046      	b.n	8006f06 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006e78:	4b25      	ldr	r3, [pc, #148]	@ (8006f10 <SPI_EndRxTxTransaction+0xcc>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a25      	ldr	r2, [pc, #148]	@ (8006f14 <SPI_EndRxTxTransaction+0xd0>)
 8006e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e82:	0d5b      	lsrs	r3, r3, #21
 8006e84:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006e88:	fb02 f303 	mul.w	r3, r2, r3
 8006e8c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e96:	d112      	bne.n	8006ebe <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	2180      	movs	r1, #128	@ 0x80
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f7ff fe34 	bl	8006b10 <SPI_WaitFlagStateUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d016      	beq.n	8006edc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eb2:	f043 0220 	orr.w	r2, r3, #32
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e023      	b.n	8006f06 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00a      	beq.n	8006eda <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ed4:	2b80      	cmp	r3, #128	@ 0x80
 8006ed6:	d0f2      	beq.n	8006ebe <SPI_EndRxTxTransaction+0x7a>
 8006ed8:	e000      	b.n	8006edc <SPI_EndRxTxTransaction+0x98>
        break;
 8006eda:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f7ff fe99 	bl	8006c20 <SPI_WaitFifoStateUntilTimeout>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d007      	beq.n	8006f04 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef8:	f043 0220 	orr.w	r2, r3, #32
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e000      	b.n	8006f06 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3718      	adds	r7, #24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000098 	.word	0x20000098
 8006f14:	165e9f81 	.word	0x165e9f81

08006f18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b082      	sub	sp, #8
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e049      	b.n	8006fbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f30:	b2db      	uxtb	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d106      	bne.n	8006f44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7fd f9c8 	bl	80042d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	3304      	adds	r3, #4
 8006f54:	4619      	mov	r1, r3
 8006f56:	4610      	mov	r0, r2
 8006f58:	f000 fbd6 	bl	8007708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3708      	adds	r7, #8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
	...

08006fc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd6:	b2db      	uxtb	r3, r3
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d001      	beq.n	8006fe0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e04c      	b.n	800707a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2202      	movs	r2, #2
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a26      	ldr	r2, [pc, #152]	@ (8007088 <HAL_TIM_Base_Start+0xc0>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d022      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ffa:	d01d      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a22      	ldr	r2, [pc, #136]	@ (800708c <HAL_TIM_Base_Start+0xc4>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d018      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a21      	ldr	r2, [pc, #132]	@ (8007090 <HAL_TIM_Base_Start+0xc8>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d013      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a1f      	ldr	r2, [pc, #124]	@ (8007094 <HAL_TIM_Base_Start+0xcc>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d00e      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1e      	ldr	r2, [pc, #120]	@ (8007098 <HAL_TIM_Base_Start+0xd0>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d009      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a1c      	ldr	r2, [pc, #112]	@ (800709c <HAL_TIM_Base_Start+0xd4>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d004      	beq.n	8007038 <HAL_TIM_Base_Start+0x70>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a1b      	ldr	r2, [pc, #108]	@ (80070a0 <HAL_TIM_Base_Start+0xd8>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d115      	bne.n	8007064 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689a      	ldr	r2, [r3, #8]
 800703e:	4b19      	ldr	r3, [pc, #100]	@ (80070a4 <HAL_TIM_Base_Start+0xdc>)
 8007040:	4013      	ands	r3, r2
 8007042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b06      	cmp	r3, #6
 8007048:	d015      	beq.n	8007076 <HAL_TIM_Base_Start+0xae>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007050:	d011      	beq.n	8007076 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007062:	e008      	b.n	8007076 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]
 8007074:	e000      	b.n	8007078 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007076:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
 8007086:	bf00      	nop
 8007088:	40010000 	.word	0x40010000
 800708c:	40000400 	.word	0x40000400
 8007090:	40000800 	.word	0x40000800
 8007094:	40000c00 	.word	0x40000c00
 8007098:	40010400 	.word	0x40010400
 800709c:	40014000 	.word	0x40014000
 80070a0:	40001800 	.word	0x40001800
 80070a4:	00010007 	.word	0x00010007

080070a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e049      	b.n	800714e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d106      	bne.n	80070d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f7fd f932 	bl	8004338 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2202      	movs	r2, #2
 80070d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	3304      	adds	r3, #4
 80070e4:	4619      	mov	r1, r3
 80070e6:	4610      	mov	r0, r2
 80070e8:	f000 fb0e 	bl	8007708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3708      	adds	r7, #8
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
	...

08007158 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d109      	bne.n	800717c <HAL_TIM_PWM_Start+0x24>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800716e:	b2db      	uxtb	r3, r3
 8007170:	2b01      	cmp	r3, #1
 8007172:	bf14      	ite	ne
 8007174:	2301      	movne	r3, #1
 8007176:	2300      	moveq	r3, #0
 8007178:	b2db      	uxtb	r3, r3
 800717a:	e03c      	b.n	80071f6 <HAL_TIM_PWM_Start+0x9e>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2b04      	cmp	r3, #4
 8007180:	d109      	bne.n	8007196 <HAL_TIM_PWM_Start+0x3e>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b01      	cmp	r3, #1
 800718c:	bf14      	ite	ne
 800718e:	2301      	movne	r3, #1
 8007190:	2300      	moveq	r3, #0
 8007192:	b2db      	uxtb	r3, r3
 8007194:	e02f      	b.n	80071f6 <HAL_TIM_PWM_Start+0x9e>
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	2b08      	cmp	r3, #8
 800719a:	d109      	bne.n	80071b0 <HAL_TIM_PWM_Start+0x58>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	bf14      	ite	ne
 80071a8:	2301      	movne	r3, #1
 80071aa:	2300      	moveq	r3, #0
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	e022      	b.n	80071f6 <HAL_TIM_PWM_Start+0x9e>
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	2b0c      	cmp	r3, #12
 80071b4:	d109      	bne.n	80071ca <HAL_TIM_PWM_Start+0x72>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b01      	cmp	r3, #1
 80071c0:	bf14      	ite	ne
 80071c2:	2301      	movne	r3, #1
 80071c4:	2300      	moveq	r3, #0
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	e015      	b.n	80071f6 <HAL_TIM_PWM_Start+0x9e>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b10      	cmp	r3, #16
 80071ce:	d109      	bne.n	80071e4 <HAL_TIM_PWM_Start+0x8c>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b01      	cmp	r3, #1
 80071da:	bf14      	ite	ne
 80071dc:	2301      	movne	r3, #1
 80071de:	2300      	moveq	r3, #0
 80071e0:	b2db      	uxtb	r3, r3
 80071e2:	e008      	b.n	80071f6 <HAL_TIM_PWM_Start+0x9e>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	bf14      	ite	ne
 80071f0:	2301      	movne	r3, #1
 80071f2:	2300      	moveq	r3, #0
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d001      	beq.n	80071fe <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e092      	b.n	8007324 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d104      	bne.n	800720e <HAL_TIM_PWM_Start+0xb6>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2202      	movs	r2, #2
 8007208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800720c:	e023      	b.n	8007256 <HAL_TIM_PWM_Start+0xfe>
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	2b04      	cmp	r3, #4
 8007212:	d104      	bne.n	800721e <HAL_TIM_PWM_Start+0xc6>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2202      	movs	r2, #2
 8007218:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800721c:	e01b      	b.n	8007256 <HAL_TIM_PWM_Start+0xfe>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	2b08      	cmp	r3, #8
 8007222:	d104      	bne.n	800722e <HAL_TIM_PWM_Start+0xd6>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2202      	movs	r2, #2
 8007228:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800722c:	e013      	b.n	8007256 <HAL_TIM_PWM_Start+0xfe>
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	2b0c      	cmp	r3, #12
 8007232:	d104      	bne.n	800723e <HAL_TIM_PWM_Start+0xe6>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2202      	movs	r2, #2
 8007238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800723c:	e00b      	b.n	8007256 <HAL_TIM_PWM_Start+0xfe>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b10      	cmp	r3, #16
 8007242:	d104      	bne.n	800724e <HAL_TIM_PWM_Start+0xf6>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2202      	movs	r2, #2
 8007248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800724c:	e003      	b.n	8007256 <HAL_TIM_PWM_Start+0xfe>
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2202      	movs	r2, #2
 8007252:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2201      	movs	r2, #1
 800725c:	6839      	ldr	r1, [r7, #0]
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fdf6 	bl	8007e50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a30      	ldr	r2, [pc, #192]	@ (800732c <HAL_TIM_PWM_Start+0x1d4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d004      	beq.n	8007278 <HAL_TIM_PWM_Start+0x120>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a2f      	ldr	r2, [pc, #188]	@ (8007330 <HAL_TIM_PWM_Start+0x1d8>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d101      	bne.n	800727c <HAL_TIM_PWM_Start+0x124>
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <HAL_TIM_PWM_Start+0x126>
 800727c:	2300      	movs	r3, #0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d007      	beq.n	8007292 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007290:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a25      	ldr	r2, [pc, #148]	@ (800732c <HAL_TIM_PWM_Start+0x1d4>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d022      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072a4:	d01d      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a22      	ldr	r2, [pc, #136]	@ (8007334 <HAL_TIM_PWM_Start+0x1dc>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d018      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a20      	ldr	r2, [pc, #128]	@ (8007338 <HAL_TIM_PWM_Start+0x1e0>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d013      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1f      	ldr	r2, [pc, #124]	@ (800733c <HAL_TIM_PWM_Start+0x1e4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d00e      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a19      	ldr	r2, [pc, #100]	@ (8007330 <HAL_TIM_PWM_Start+0x1d8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d009      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a1b      	ldr	r2, [pc, #108]	@ (8007340 <HAL_TIM_PWM_Start+0x1e8>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_TIM_PWM_Start+0x18a>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a19      	ldr	r2, [pc, #100]	@ (8007344 <HAL_TIM_PWM_Start+0x1ec>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d115      	bne.n	800730e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	4b17      	ldr	r3, [pc, #92]	@ (8007348 <HAL_TIM_PWM_Start+0x1f0>)
 80072ea:	4013      	ands	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b06      	cmp	r3, #6
 80072f2:	d015      	beq.n	8007320 <HAL_TIM_PWM_Start+0x1c8>
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072fa:	d011      	beq.n	8007320 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800730c:	e008      	b.n	8007320 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	e000      	b.n	8007322 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007320:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}
 800732c:	40010000 	.word	0x40010000
 8007330:	40010400 	.word	0x40010400
 8007334:	40000400 	.word	0x40000400
 8007338:	40000800 	.word	0x40000800
 800733c:	40000c00 	.word	0x40000c00
 8007340:	40014000 	.word	0x40014000
 8007344:	40001800 	.word	0x40001800
 8007348:	00010007 	.word	0x00010007

0800734c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b086      	sub	sp, #24
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007358:	2300      	movs	r3, #0
 800735a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007362:	2b01      	cmp	r3, #1
 8007364:	d101      	bne.n	800736a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007366:	2302      	movs	r3, #2
 8007368:	e0ff      	b.n	800756a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2b14      	cmp	r3, #20
 8007376:	f200 80f0 	bhi.w	800755a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800737a:	a201      	add	r2, pc, #4	@ (adr r2, 8007380 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800737c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007380:	080073d5 	.word	0x080073d5
 8007384:	0800755b 	.word	0x0800755b
 8007388:	0800755b 	.word	0x0800755b
 800738c:	0800755b 	.word	0x0800755b
 8007390:	08007415 	.word	0x08007415
 8007394:	0800755b 	.word	0x0800755b
 8007398:	0800755b 	.word	0x0800755b
 800739c:	0800755b 	.word	0x0800755b
 80073a0:	08007457 	.word	0x08007457
 80073a4:	0800755b 	.word	0x0800755b
 80073a8:	0800755b 	.word	0x0800755b
 80073ac:	0800755b 	.word	0x0800755b
 80073b0:	08007497 	.word	0x08007497
 80073b4:	0800755b 	.word	0x0800755b
 80073b8:	0800755b 	.word	0x0800755b
 80073bc:	0800755b 	.word	0x0800755b
 80073c0:	080074d9 	.word	0x080074d9
 80073c4:	0800755b 	.word	0x0800755b
 80073c8:	0800755b 	.word	0x0800755b
 80073cc:	0800755b 	.word	0x0800755b
 80073d0:	08007519 	.word	0x08007519
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68b9      	ldr	r1, [r7, #8]
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 fa40 	bl	8007860 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699a      	ldr	r2, [r3, #24]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f042 0208 	orr.w	r2, r2, #8
 80073ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699a      	ldr	r2, [r3, #24]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f022 0204 	bic.w	r2, r2, #4
 80073fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6999      	ldr	r1, [r3, #24]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	691a      	ldr	r2, [r3, #16]
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	619a      	str	r2, [r3, #24]
      break;
 8007412:	e0a5      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	68b9      	ldr	r1, [r7, #8]
 800741a:	4618      	mov	r0, r3
 800741c:	f000 fa92 	bl	8007944 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	699a      	ldr	r2, [r3, #24]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800742e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	699a      	ldr	r2, [r3, #24]
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800743e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6999      	ldr	r1, [r3, #24]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	021a      	lsls	r2, r3, #8
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	619a      	str	r2, [r3, #24]
      break;
 8007454:	e084      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68b9      	ldr	r1, [r7, #8]
 800745c:	4618      	mov	r0, r3
 800745e:	f000 fae9 	bl	8007a34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f042 0208 	orr.w	r2, r2, #8
 8007470:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69da      	ldr	r2, [r3, #28]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f022 0204 	bic.w	r2, r2, #4
 8007480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	69d9      	ldr	r1, [r3, #28]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	691a      	ldr	r2, [r3, #16]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	430a      	orrs	r2, r1
 8007492:	61da      	str	r2, [r3, #28]
      break;
 8007494:	e064      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68b9      	ldr	r1, [r7, #8]
 800749c:	4618      	mov	r0, r3
 800749e:	f000 fb3f 	bl	8007b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	69da      	ldr	r2, [r3, #28]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	69da      	ldr	r2, [r3, #28]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	69d9      	ldr	r1, [r3, #28]
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	021a      	lsls	r2, r3, #8
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	430a      	orrs	r2, r1
 80074d4:	61da      	str	r2, [r3, #28]
      break;
 80074d6:	e043      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 fb76 	bl	8007bd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f042 0208 	orr.w	r2, r2, #8
 80074f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 0204 	bic.w	r2, r2, #4
 8007502:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	691a      	ldr	r2, [r3, #16]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007516:	e023      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	4618      	mov	r0, r3
 8007520:	f000 fba8 	bl	8007c74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007532:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007542:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	021a      	lsls	r2, r3, #8
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	430a      	orrs	r2, r1
 8007556:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007558:	e002      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	75fb      	strb	r3, [r7, #23]
      break;
 800755e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007568:	7dfb      	ldrb	r3, [r7, #23]
}
 800756a:	4618      	mov	r0, r3
 800756c:	3718      	adds	r7, #24
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop

08007574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800757e:	2300      	movs	r3, #0
 8007580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007588:	2b01      	cmp	r3, #1
 800758a:	d101      	bne.n	8007590 <HAL_TIM_ConfigClockSource+0x1c>
 800758c:	2302      	movs	r3, #2
 800758e:	e0b4      	b.n	80076fa <HAL_TIM_ConfigClockSource+0x186>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2201      	movs	r2, #1
 8007594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2202      	movs	r2, #2
 800759c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	4b56      	ldr	r3, [pc, #344]	@ (8007704 <HAL_TIM_ConfigClockSource+0x190>)
 80075ac:	4013      	ands	r3, r2
 80075ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80075b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	68ba      	ldr	r2, [r7, #8]
 80075be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075c8:	d03e      	beq.n	8007648 <HAL_TIM_ConfigClockSource+0xd4>
 80075ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075ce:	f200 8087 	bhi.w	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 80075d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075d6:	f000 8086 	beq.w	80076e6 <HAL_TIM_ConfigClockSource+0x172>
 80075da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075de:	d87f      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 80075e0:	2b70      	cmp	r3, #112	@ 0x70
 80075e2:	d01a      	beq.n	800761a <HAL_TIM_ConfigClockSource+0xa6>
 80075e4:	2b70      	cmp	r3, #112	@ 0x70
 80075e6:	d87b      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 80075e8:	2b60      	cmp	r3, #96	@ 0x60
 80075ea:	d050      	beq.n	800768e <HAL_TIM_ConfigClockSource+0x11a>
 80075ec:	2b60      	cmp	r3, #96	@ 0x60
 80075ee:	d877      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 80075f0:	2b50      	cmp	r3, #80	@ 0x50
 80075f2:	d03c      	beq.n	800766e <HAL_TIM_ConfigClockSource+0xfa>
 80075f4:	2b50      	cmp	r3, #80	@ 0x50
 80075f6:	d873      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 80075f8:	2b40      	cmp	r3, #64	@ 0x40
 80075fa:	d058      	beq.n	80076ae <HAL_TIM_ConfigClockSource+0x13a>
 80075fc:	2b40      	cmp	r3, #64	@ 0x40
 80075fe:	d86f      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007600:	2b30      	cmp	r3, #48	@ 0x30
 8007602:	d064      	beq.n	80076ce <HAL_TIM_ConfigClockSource+0x15a>
 8007604:	2b30      	cmp	r3, #48	@ 0x30
 8007606:	d86b      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007608:	2b20      	cmp	r3, #32
 800760a:	d060      	beq.n	80076ce <HAL_TIM_ConfigClockSource+0x15a>
 800760c:	2b20      	cmp	r3, #32
 800760e:	d867      	bhi.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007610:	2b00      	cmp	r3, #0
 8007612:	d05c      	beq.n	80076ce <HAL_TIM_ConfigClockSource+0x15a>
 8007614:	2b10      	cmp	r3, #16
 8007616:	d05a      	beq.n	80076ce <HAL_TIM_ConfigClockSource+0x15a>
 8007618:	e062      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800762a:	f000 fbf1 	bl	8007e10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800763c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68ba      	ldr	r2, [r7, #8]
 8007644:	609a      	str	r2, [r3, #8]
      break;
 8007646:	e04f      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007658:	f000 fbda 	bl	8007e10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689a      	ldr	r2, [r3, #8]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800766a:	609a      	str	r2, [r3, #8]
      break;
 800766c:	e03c      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800767a:	461a      	mov	r2, r3
 800767c:	f000 fb4e 	bl	8007d1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	2150      	movs	r1, #80	@ 0x50
 8007686:	4618      	mov	r0, r3
 8007688:	f000 fba7 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 800768c:	e02c      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800769a:	461a      	mov	r2, r3
 800769c:	f000 fb6d 	bl	8007d7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2160      	movs	r1, #96	@ 0x60
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 fb97 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 80076ac:	e01c      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076ba:	461a      	mov	r2, r3
 80076bc:	f000 fb2e 	bl	8007d1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2140      	movs	r1, #64	@ 0x40
 80076c6:	4618      	mov	r0, r3
 80076c8:	f000 fb87 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 80076cc:	e00c      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4619      	mov	r1, r3
 80076d8:	4610      	mov	r0, r2
 80076da:	f000 fb7e 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 80076de:	e003      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	73fb      	strb	r3, [r7, #15]
      break;
 80076e4:	e000      	b.n	80076e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
 8007702:	bf00      	nop
 8007704:	fffeff88 	.word	0xfffeff88

08007708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a46      	ldr	r2, [pc, #280]	@ (8007834 <TIM_Base_SetConfig+0x12c>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d013      	beq.n	8007748 <TIM_Base_SetConfig+0x40>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007726:	d00f      	beq.n	8007748 <TIM_Base_SetConfig+0x40>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a43      	ldr	r2, [pc, #268]	@ (8007838 <TIM_Base_SetConfig+0x130>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00b      	beq.n	8007748 <TIM_Base_SetConfig+0x40>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a42      	ldr	r2, [pc, #264]	@ (800783c <TIM_Base_SetConfig+0x134>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d007      	beq.n	8007748 <TIM_Base_SetConfig+0x40>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a41      	ldr	r2, [pc, #260]	@ (8007840 <TIM_Base_SetConfig+0x138>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d003      	beq.n	8007748 <TIM_Base_SetConfig+0x40>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a40      	ldr	r2, [pc, #256]	@ (8007844 <TIM_Base_SetConfig+0x13c>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d108      	bne.n	800775a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800774e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	4313      	orrs	r3, r2
 8007758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a35      	ldr	r2, [pc, #212]	@ (8007834 <TIM_Base_SetConfig+0x12c>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d02b      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007768:	d027      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a32      	ldr	r2, [pc, #200]	@ (8007838 <TIM_Base_SetConfig+0x130>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d023      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a31      	ldr	r2, [pc, #196]	@ (800783c <TIM_Base_SetConfig+0x134>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d01f      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a30      	ldr	r2, [pc, #192]	@ (8007840 <TIM_Base_SetConfig+0x138>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d01b      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a2f      	ldr	r2, [pc, #188]	@ (8007844 <TIM_Base_SetConfig+0x13c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d017      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a2e      	ldr	r2, [pc, #184]	@ (8007848 <TIM_Base_SetConfig+0x140>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d013      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a2d      	ldr	r2, [pc, #180]	@ (800784c <TIM_Base_SetConfig+0x144>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d00f      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a2c      	ldr	r2, [pc, #176]	@ (8007850 <TIM_Base_SetConfig+0x148>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d00b      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a2b      	ldr	r2, [pc, #172]	@ (8007854 <TIM_Base_SetConfig+0x14c>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d007      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a2a      	ldr	r2, [pc, #168]	@ (8007858 <TIM_Base_SetConfig+0x150>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d003      	beq.n	80077ba <TIM_Base_SetConfig+0xb2>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a29      	ldr	r2, [pc, #164]	@ (800785c <TIM_Base_SetConfig+0x154>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d108      	bne.n	80077cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	68fa      	ldr	r2, [r7, #12]
 80077c8:	4313      	orrs	r3, r2
 80077ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	689a      	ldr	r2, [r3, #8]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	681a      	ldr	r2, [r3, #0]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4a10      	ldr	r2, [pc, #64]	@ (8007834 <TIM_Base_SetConfig+0x12c>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d003      	beq.n	8007800 <TIM_Base_SetConfig+0xf8>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a12      	ldr	r2, [pc, #72]	@ (8007844 <TIM_Base_SetConfig+0x13c>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d103      	bne.n	8007808 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	691a      	ldr	r2, [r3, #16]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b01      	cmp	r3, #1
 8007818:	d105      	bne.n	8007826 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	f023 0201 	bic.w	r2, r3, #1
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	611a      	str	r2, [r3, #16]
  }
}
 8007826:	bf00      	nop
 8007828:	3714      	adds	r7, #20
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
 8007832:	bf00      	nop
 8007834:	40010000 	.word	0x40010000
 8007838:	40000400 	.word	0x40000400
 800783c:	40000800 	.word	0x40000800
 8007840:	40000c00 	.word	0x40000c00
 8007844:	40010400 	.word	0x40010400
 8007848:	40014000 	.word	0x40014000
 800784c:	40014400 	.word	0x40014400
 8007850:	40014800 	.word	0x40014800
 8007854:	40001800 	.word	0x40001800
 8007858:	40001c00 	.word	0x40001c00
 800785c:	40002000 	.word	0x40002000

08007860 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007860:	b480      	push	{r7}
 8007862:	b087      	sub	sp, #28
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6a1b      	ldr	r3, [r3, #32]
 8007874:	f023 0201 	bic.w	r2, r3, #1
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	4b2b      	ldr	r3, [pc, #172]	@ (8007938 <TIM_OC1_SetConfig+0xd8>)
 800788c:	4013      	ands	r3, r2
 800788e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0303 	bic.w	r3, r3, #3
 8007896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	f023 0302 	bic.w	r3, r3, #2
 80078a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a21      	ldr	r2, [pc, #132]	@ (800793c <TIM_OC1_SetConfig+0xdc>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d003      	beq.n	80078c4 <TIM_OC1_SetConfig+0x64>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a20      	ldr	r2, [pc, #128]	@ (8007940 <TIM_OC1_SetConfig+0xe0>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d10c      	bne.n	80078de <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0308 	bic.w	r3, r3, #8
 80078ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f023 0304 	bic.w	r3, r3, #4
 80078dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a16      	ldr	r2, [pc, #88]	@ (800793c <TIM_OC1_SetConfig+0xdc>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d003      	beq.n	80078ee <TIM_OC1_SetConfig+0x8e>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a15      	ldr	r2, [pc, #84]	@ (8007940 <TIM_OC1_SetConfig+0xe0>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d111      	bne.n	8007912 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80078fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	693a      	ldr	r2, [r7, #16]
 8007904:	4313      	orrs	r3, r2
 8007906:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	699b      	ldr	r3, [r3, #24]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	4313      	orrs	r3, r2
 8007910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	693a      	ldr	r2, [r7, #16]
 8007916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	697a      	ldr	r2, [r7, #20]
 800792a:	621a      	str	r2, [r3, #32]
}
 800792c:	bf00      	nop
 800792e:	371c      	adds	r7, #28
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	fffeff8f 	.word	0xfffeff8f
 800793c:	40010000 	.word	0x40010000
 8007940:	40010400 	.word	0x40010400

08007944 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6a1b      	ldr	r3, [r3, #32]
 8007958:	f023 0210 	bic.w	r2, r3, #16
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	699b      	ldr	r3, [r3, #24]
 800796a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	4b2e      	ldr	r3, [pc, #184]	@ (8007a28 <TIM_OC2_SetConfig+0xe4>)
 8007970:	4013      	ands	r3, r2
 8007972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800797a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	021b      	lsls	r3, r3, #8
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	4313      	orrs	r3, r2
 8007986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 0320 	bic.w	r3, r3, #32
 800798e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	011b      	lsls	r3, r3, #4
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	4313      	orrs	r3, r2
 800799a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a23      	ldr	r2, [pc, #140]	@ (8007a2c <TIM_OC2_SetConfig+0xe8>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d003      	beq.n	80079ac <TIM_OC2_SetConfig+0x68>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a22      	ldr	r2, [pc, #136]	@ (8007a30 <TIM_OC2_SetConfig+0xec>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d10d      	bne.n	80079c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	011b      	lsls	r3, r3, #4
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	4313      	orrs	r3, r2
 80079be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a18      	ldr	r2, [pc, #96]	@ (8007a2c <TIM_OC2_SetConfig+0xe8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d003      	beq.n	80079d8 <TIM_OC2_SetConfig+0x94>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	4a17      	ldr	r2, [pc, #92]	@ (8007a30 <TIM_OC2_SetConfig+0xec>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d113      	bne.n	8007a00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	695b      	ldr	r3, [r3, #20]
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	685a      	ldr	r2, [r3, #4]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	697a      	ldr	r2, [r7, #20]
 8007a18:	621a      	str	r2, [r3, #32]
}
 8007a1a:	bf00      	nop
 8007a1c:	371c      	adds	r7, #28
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr
 8007a26:	bf00      	nop
 8007a28:	feff8fff 	.word	0xfeff8fff
 8007a2c:	40010000 	.word	0x40010000
 8007a30:	40010400 	.word	0x40010400

08007a34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b087      	sub	sp, #28
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a1b      	ldr	r3, [r3, #32]
 8007a48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a5c:	68fa      	ldr	r2, [r7, #12]
 8007a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8007b14 <TIM_OC3_SetConfig+0xe0>)
 8007a60:	4013      	ands	r3, r2
 8007a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f023 0303 	bic.w	r3, r3, #3
 8007a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	021b      	lsls	r3, r3, #8
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a22      	ldr	r2, [pc, #136]	@ (8007b18 <TIM_OC3_SetConfig+0xe4>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d003      	beq.n	8007a9a <TIM_OC3_SetConfig+0x66>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a21      	ldr	r2, [pc, #132]	@ (8007b1c <TIM_OC3_SetConfig+0xe8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d10d      	bne.n	8007ab6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	021b      	lsls	r3, r3, #8
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a17      	ldr	r2, [pc, #92]	@ (8007b18 <TIM_OC3_SetConfig+0xe4>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d003      	beq.n	8007ac6 <TIM_OC3_SetConfig+0x92>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a16      	ldr	r2, [pc, #88]	@ (8007b1c <TIM_OC3_SetConfig+0xe8>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d113      	bne.n	8007aee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007acc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	695b      	ldr	r3, [r3, #20]
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	011b      	lsls	r3, r3, #4
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	693a      	ldr	r2, [r7, #16]
 8007af2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	68fa      	ldr	r2, [r7, #12]
 8007af8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	621a      	str	r2, [r3, #32]
}
 8007b08:	bf00      	nop
 8007b0a:	371c      	adds	r7, #28
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	fffeff8f 	.word	0xfffeff8f
 8007b18:	40010000 	.word	0x40010000
 8007b1c:	40010400 	.word	0x40010400

08007b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b087      	sub	sp, #28
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a1b      	ldr	r3, [r3, #32]
 8007b34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	69db      	ldr	r3, [r3, #28]
 8007b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8007bc4 <TIM_OC4_SetConfig+0xa4>)
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	021b      	lsls	r3, r3, #8
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	031b      	lsls	r3, r3, #12
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a13      	ldr	r2, [pc, #76]	@ (8007bc8 <TIM_OC4_SetConfig+0xa8>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d003      	beq.n	8007b88 <TIM_OC4_SetConfig+0x68>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a12      	ldr	r2, [pc, #72]	@ (8007bcc <TIM_OC4_SetConfig+0xac>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d109      	bne.n	8007b9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	019b      	lsls	r3, r3, #6
 8007b96:	697a      	ldr	r2, [r7, #20]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	621a      	str	r2, [r3, #32]
}
 8007bb6:	bf00      	nop
 8007bb8:	371c      	adds	r7, #28
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	feff8fff 	.word	0xfeff8fff
 8007bc8:	40010000 	.word	0x40010000
 8007bcc:	40010400 	.word	0x40010400

08007bd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6a1b      	ldr	r3, [r3, #32]
 8007be4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007bf8:	68fa      	ldr	r2, [r7, #12]
 8007bfa:	4b1b      	ldr	r3, [pc, #108]	@ (8007c68 <TIM_OC5_SetConfig+0x98>)
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007c10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	041b      	lsls	r3, r3, #16
 8007c18:	693a      	ldr	r2, [r7, #16]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	4a12      	ldr	r2, [pc, #72]	@ (8007c6c <TIM_OC5_SetConfig+0x9c>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d003      	beq.n	8007c2e <TIM_OC5_SetConfig+0x5e>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	4a11      	ldr	r2, [pc, #68]	@ (8007c70 <TIM_OC5_SetConfig+0xa0>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d109      	bne.n	8007c42 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	021b      	lsls	r3, r3, #8
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	697a      	ldr	r2, [r7, #20]
 8007c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	621a      	str	r2, [r3, #32]
}
 8007c5c:	bf00      	nop
 8007c5e:	371c      	adds	r7, #28
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr
 8007c68:	fffeff8f 	.word	0xfffeff8f
 8007c6c:	40010000 	.word	0x40010000
 8007c70:	40010400 	.word	0x40010400

08007c74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b087      	sub	sp, #28
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6a1b      	ldr	r3, [r3, #32]
 8007c88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8007d10 <TIM_OC6_SetConfig+0x9c>)
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	021b      	lsls	r3, r3, #8
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007cb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	051b      	lsls	r3, r3, #20
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a13      	ldr	r2, [pc, #76]	@ (8007d14 <TIM_OC6_SetConfig+0xa0>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d003      	beq.n	8007cd4 <TIM_OC6_SetConfig+0x60>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a12      	ldr	r2, [pc, #72]	@ (8007d18 <TIM_OC6_SetConfig+0xa4>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d109      	bne.n	8007ce8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007cda:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	695b      	ldr	r3, [r3, #20]
 8007ce0:	029b      	lsls	r3, r3, #10
 8007ce2:	697a      	ldr	r2, [r7, #20]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685a      	ldr	r2, [r3, #4]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	621a      	str	r2, [r3, #32]
}
 8007d02:	bf00      	nop
 8007d04:	371c      	adds	r7, #28
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	feff8fff 	.word	0xfeff8fff
 8007d14:	40010000 	.word	0x40010000
 8007d18:	40010400 	.word	0x40010400

08007d1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b087      	sub	sp, #28
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	60f8      	str	r0, [r7, #12]
 8007d24:	60b9      	str	r1, [r7, #8]
 8007d26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6a1b      	ldr	r3, [r3, #32]
 8007d2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	f023 0201 	bic.w	r2, r3, #1
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	699b      	ldr	r3, [r3, #24]
 8007d3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	011b      	lsls	r3, r3, #4
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f023 030a 	bic.w	r3, r3, #10
 8007d58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	693a      	ldr	r2, [r7, #16]
 8007d66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	697a      	ldr	r2, [r7, #20]
 8007d6c:	621a      	str	r2, [r3, #32]
}
 8007d6e:	bf00      	nop
 8007d70:	371c      	adds	r7, #28
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b087      	sub	sp, #28
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	60f8      	str	r0, [r7, #12]
 8007d82:	60b9      	str	r1, [r7, #8]
 8007d84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	f023 0210 	bic.w	r2, r3, #16
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007da4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	031b      	lsls	r3, r3, #12
 8007daa:	693a      	ldr	r2, [r7, #16]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007db6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	693a      	ldr	r2, [r7, #16]
 8007dc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	621a      	str	r2, [r3, #32]
}
 8007dce:	bf00      	nop
 8007dd0:	371c      	adds	r7, #28
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b085      	sub	sp, #20
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	f043 0307 	orr.w	r3, r3, #7
 8007dfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	609a      	str	r2, [r3, #8]
}
 8007e04:	bf00      	nop
 8007e06:	3714      	adds	r7, #20
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	021a      	lsls	r2, r3, #8
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	609a      	str	r2, [r3, #8]
}
 8007e44:	bf00      	nop
 8007e46:	371c      	adds	r7, #28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	f003 031f 	and.w	r3, r3, #31
 8007e62:	2201      	movs	r2, #1
 8007e64:	fa02 f303 	lsl.w	r3, r2, r3
 8007e68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6a1a      	ldr	r2, [r3, #32]
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	43db      	mvns	r3, r3
 8007e72:	401a      	ands	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6a1a      	ldr	r2, [r3, #32]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f003 031f 	and.w	r3, r3, #31
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	fa01 f303 	lsl.w	r3, r1, r3
 8007e88:	431a      	orrs	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	621a      	str	r2, [r3, #32]
}
 8007e8e:	bf00      	nop
 8007e90:	371c      	adds	r7, #28
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
	...

08007e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d101      	bne.n	8007eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	e06d      	b.n	8007f90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a30      	ldr	r2, [pc, #192]	@ (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d004      	beq.n	8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d108      	bne.n	8007efa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007eee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68fa      	ldr	r2, [r7, #12]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68fa      	ldr	r2, [r7, #12]
 8007f12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a20      	ldr	r2, [pc, #128]	@ (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d022      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f26:	d01d      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d018      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a1c      	ldr	r2, [pc, #112]	@ (8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d013      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a1a      	ldr	r2, [pc, #104]	@ (8007fac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d00e      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a15      	ldr	r2, [pc, #84]	@ (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d009      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a16      	ldr	r2, [pc, #88]	@ (8007fb0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d004      	beq.n	8007f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a15      	ldr	r2, [pc, #84]	@ (8007fb4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d10c      	bne.n	8007f7e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f6a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68ba      	ldr	r2, [r7, #8]
 8007f7c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr
 8007f9c:	40010000 	.word	0x40010000
 8007fa0:	40010400 	.word	0x40010400
 8007fa4:	40000400 	.word	0x40000400
 8007fa8:	40000800 	.word	0x40000800
 8007fac:	40000c00 	.word	0x40000c00
 8007fb0:	40014000 	.word	0x40014000
 8007fb4:	40001800 	.word	0x40001800

08007fb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d101      	bne.n	8007fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e040      	b.n	800804c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d106      	bne.n	8007fe0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7fc fa56 	bl	800448c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2224      	movs	r2, #36	@ 0x24
 8007fe4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f022 0201 	bic.w	r2, r2, #1
 8007ff4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d002      	beq.n	8008004 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 fe4c 	bl	8008c9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fbe5 	bl	80087d4 <UART_SetConfig>
 800800a:	4603      	mov	r3, r0
 800800c:	2b01      	cmp	r3, #1
 800800e:	d101      	bne.n	8008014 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e01b      	b.n	800804c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008022:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689a      	ldr	r2, [r3, #8]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008032:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f042 0201 	orr.w	r2, r2, #1
 8008042:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 fecb 	bl	8008de0 <UART_CheckIdleState>
 800804a:	4603      	mov	r3, r0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3708      	adds	r7, #8
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b08a      	sub	sp, #40	@ 0x28
 8008058:	af02      	add	r7, sp, #8
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	4613      	mov	r3, r2
 8008062:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008068:	2b20      	cmp	r3, #32
 800806a:	d177      	bne.n	800815c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d002      	beq.n	8008078 <HAL_UART_Transmit+0x24>
 8008072:	88fb      	ldrh	r3, [r7, #6]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d101      	bne.n	800807c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e070      	b.n	800815e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2221      	movs	r2, #33	@ 0x21
 8008088:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800808a:	f7fc fae1 	bl	8004650 <HAL_GetTick>
 800808e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	88fa      	ldrh	r2, [r7, #6]
 8008094:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	88fa      	ldrh	r2, [r7, #6]
 800809c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080a8:	d108      	bne.n	80080bc <HAL_UART_Transmit+0x68>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	61bb      	str	r3, [r7, #24]
 80080ba:	e003      	b.n	80080c4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080c0:	2300      	movs	r3, #0
 80080c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80080c4:	e02f      	b.n	8008126 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	2200      	movs	r2, #0
 80080ce:	2180      	movs	r1, #128	@ 0x80
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 fedc 	bl	8008e8e <UART_WaitOnFlagUntilTimeout>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d004      	beq.n	80080e6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2220      	movs	r2, #32
 80080e0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80080e2:	2303      	movs	r3, #3
 80080e4:	e03b      	b.n	800815e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d10b      	bne.n	8008104 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	881b      	ldrh	r3, [r3, #0]
 80080f0:	461a      	mov	r2, r3
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080fa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80080fc:	69bb      	ldr	r3, [r7, #24]
 80080fe:	3302      	adds	r3, #2
 8008100:	61bb      	str	r3, [r7, #24]
 8008102:	e007      	b.n	8008114 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	781a      	ldrb	r2, [r3, #0]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	3301      	adds	r3, #1
 8008112:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800811a:	b29b      	uxth	r3, r3
 800811c:	3b01      	subs	r3, #1
 800811e:	b29a      	uxth	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800812c:	b29b      	uxth	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1c9      	bne.n	80080c6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	2200      	movs	r2, #0
 800813a:	2140      	movs	r1, #64	@ 0x40
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fea6 	bl	8008e8e <UART_WaitOnFlagUntilTimeout>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d004      	beq.n	8008152 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2220      	movs	r2, #32
 800814c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e005      	b.n	800815e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2220      	movs	r2, #32
 8008156:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008158:	2300      	movs	r3, #0
 800815a:	e000      	b.n	800815e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800815c:	2302      	movs	r3, #2
  }
}
 800815e:	4618      	mov	r0, r3
 8008160:	3720      	adds	r7, #32
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b08a      	sub	sp, #40	@ 0x28
 800816a:	af00      	add	r7, sp, #0
 800816c:	60f8      	str	r0, [r7, #12]
 800816e:	60b9      	str	r1, [r7, #8]
 8008170:	4613      	mov	r3, r2
 8008172:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800817a:	2b20      	cmp	r3, #32
 800817c:	d132      	bne.n	80081e4 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d002      	beq.n	800818a <HAL_UART_Receive_IT+0x24>
 8008184:	88fb      	ldrh	r3, [r7, #6]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e02b      	b.n	80081e6 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d018      	beq.n	80081d4 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	613b      	str	r3, [r7, #16]
   return(result);
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80081b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	461a      	mov	r2, r3
 80081be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c0:	623b      	str	r3, [r7, #32]
 80081c2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	69f9      	ldr	r1, [r7, #28]
 80081c6:	6a3a      	ldr	r2, [r7, #32]
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e6      	bne.n	80081a2 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80081d4:	88fb      	ldrh	r3, [r7, #6]
 80081d6:	461a      	mov	r2, r3
 80081d8:	68b9      	ldr	r1, [r7, #8]
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f000 fec4 	bl	8008f68 <UART_Start_Receive_IT>
 80081e0:	4603      	mov	r3, r0
 80081e2:	e000      	b.n	80081e6 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80081e4:	2302      	movs	r3, #2
  }
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3728      	adds	r7, #40	@ 0x28
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
	...

080081f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b0ba      	sub	sp, #232	@ 0xe8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	69db      	ldr	r3, [r3, #28]
 80081fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008216:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800821a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800821e:	4013      	ands	r3, r2
 8008220:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008224:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008228:	2b00      	cmp	r3, #0
 800822a:	d115      	bne.n	8008258 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800822c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008230:	f003 0320 	and.w	r3, r3, #32
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00f      	beq.n	8008258 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800823c:	f003 0320 	and.w	r3, r3, #32
 8008240:	2b00      	cmp	r3, #0
 8008242:	d009      	beq.n	8008258 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 8297 	beq.w	800877c <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	4798      	blx	r3
      }
      return;
 8008256:	e291      	b.n	800877c <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008258:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800825c:	2b00      	cmp	r3, #0
 800825e:	f000 8117 	beq.w	8008490 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b00      	cmp	r3, #0
 800826c:	d106      	bne.n	800827c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800826e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008272:	4b85      	ldr	r3, [pc, #532]	@ (8008488 <HAL_UART_IRQHandler+0x298>)
 8008274:	4013      	ands	r3, r2
 8008276:	2b00      	cmp	r3, #0
 8008278:	f000 810a 	beq.w	8008490 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800827c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b00      	cmp	r3, #0
 8008286:	d011      	beq.n	80082ac <HAL_UART_IRQHandler+0xbc>
 8008288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800828c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00b      	beq.n	80082ac <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2201      	movs	r2, #1
 800829a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082a2:	f043 0201 	orr.w	r2, r3, #1
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082b0:	f003 0302 	and.w	r3, r3, #2
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d011      	beq.n	80082dc <HAL_UART_IRQHandler+0xec>
 80082b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082bc:	f003 0301 	and.w	r3, r3, #1
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d00b      	beq.n	80082dc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2202      	movs	r2, #2
 80082ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082d2:	f043 0204 	orr.w	r2, r3, #4
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082e0:	f003 0304 	and.w	r3, r3, #4
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d011      	beq.n	800830c <HAL_UART_IRQHandler+0x11c>
 80082e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082ec:	f003 0301 	and.w	r3, r3, #1
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00b      	beq.n	800830c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2204      	movs	r2, #4
 80082fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008302:	f043 0202 	orr.w	r2, r3, #2
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800830c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008310:	f003 0308 	and.w	r3, r3, #8
 8008314:	2b00      	cmp	r3, #0
 8008316:	d017      	beq.n	8008348 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800831c:	f003 0320 	and.w	r3, r3, #32
 8008320:	2b00      	cmp	r3, #0
 8008322:	d105      	bne.n	8008330 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008328:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00b      	beq.n	8008348 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2208      	movs	r2, #8
 8008336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800833e:	f043 0208 	orr.w	r2, r3, #8
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800834c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008350:	2b00      	cmp	r3, #0
 8008352:	d012      	beq.n	800837a <HAL_UART_IRQHandler+0x18a>
 8008354:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008358:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800835c:	2b00      	cmp	r3, #0
 800835e:	d00c      	beq.n	800837a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008368:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008370:	f043 0220 	orr.w	r2, r3, #32
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008380:	2b00      	cmp	r3, #0
 8008382:	f000 81fd 	beq.w	8008780 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800838a:	f003 0320 	and.w	r3, r3, #32
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00d      	beq.n	80083ae <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008392:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008396:	f003 0320 	and.w	r3, r3, #32
 800839a:	2b00      	cmp	r3, #0
 800839c:	d007      	beq.n	80083ae <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d003      	beq.n	80083ae <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c2:	2b40      	cmp	r3, #64	@ 0x40
 80083c4:	d005      	beq.n	80083d2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80083c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80083ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d04f      	beq.n	8008472 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fe8e 	bl	80090f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083e2:	2b40      	cmp	r3, #64	@ 0x40
 80083e4:	d141      	bne.n	800846a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	3308      	adds	r3, #8
 80083ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80083fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008400:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008404:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	3308      	adds	r3, #8
 800840e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008412:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008416:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800841e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800842a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1d9      	bne.n	80083e6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008436:	2b00      	cmp	r3, #0
 8008438:	d013      	beq.n	8008462 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800843e:	4a13      	ldr	r2, [pc, #76]	@ (800848c <HAL_UART_IRQHandler+0x29c>)
 8008440:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008446:	4618      	mov	r0, r3
 8008448:	f7fc fab3 	bl	80049b2 <HAL_DMA_Abort_IT>
 800844c:	4603      	mov	r3, r0
 800844e:	2b00      	cmp	r3, #0
 8008450:	d017      	beq.n	8008482 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008456:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800845c:	4610      	mov	r0, r2
 800845e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008460:	e00f      	b.n	8008482 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f9a0 	bl	80087a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008468:	e00b      	b.n	8008482 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f99c 	bl	80087a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008470:	e007      	b.n	8008482 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 f998 	bl	80087a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008480:	e17e      	b.n	8008780 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008482:	bf00      	nop
    return;
 8008484:	e17c      	b.n	8008780 <HAL_UART_IRQHandler+0x590>
 8008486:	bf00      	nop
 8008488:	04000120 	.word	0x04000120
 800848c:	080091bd 	.word	0x080091bd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008494:	2b01      	cmp	r3, #1
 8008496:	f040 814c 	bne.w	8008732 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800849a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800849e:	f003 0310 	and.w	r3, r3, #16
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 8145 	beq.w	8008732 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80084a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ac:	f003 0310 	and.w	r3, r3, #16
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 813e 	beq.w	8008732 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	2210      	movs	r2, #16
 80084bc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c8:	2b40      	cmp	r3, #64	@ 0x40
 80084ca:	f040 80b6 	bne.w	800863a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80084da:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80084de:	2b00      	cmp	r3, #0
 80084e0:	f000 8150 	beq.w	8008784 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80084ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084ee:	429a      	cmp	r2, r3
 80084f0:	f080 8148 	bcs.w	8008784 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008502:	69db      	ldr	r3, [r3, #28]
 8008504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008508:	f000 8086 	beq.w	8008618 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008514:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008518:	e853 3f00 	ldrex	r3, [r3]
 800851c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008520:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008524:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008528:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	461a      	mov	r2, r3
 8008532:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008536:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800853a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008542:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008546:	e841 2300 	strex	r3, r2, [r1]
 800854a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800854e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1da      	bne.n	800850c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3308      	adds	r3, #8
 800855c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008560:	e853 3f00 	ldrex	r3, [r3]
 8008564:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008566:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008568:	f023 0301 	bic.w	r3, r3, #1
 800856c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	3308      	adds	r3, #8
 8008576:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800857a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800857e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008580:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008582:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800858c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e1      	bne.n	8008556 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3308      	adds	r3, #8
 8008598:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80085a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	3308      	adds	r3, #8
 80085b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80085b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80085b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80085bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80085be:	e841 2300 	strex	r3, r2, [r1]
 80085c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80085c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1e3      	bne.n	8008592 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2220      	movs	r2, #32
 80085ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085e0:	e853 3f00 	ldrex	r3, [r3]
 80085e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085e8:	f023 0310 	bic.w	r3, r3, #16
 80085ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008600:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008602:	e841 2300 	strex	r3, r2, [r1]
 8008606:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1e4      	bne.n	80085d8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008612:	4618      	mov	r0, r3
 8008614:	f7fc f95d 	bl	80048d2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2202      	movs	r2, #2
 800861c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800862a:	b29b      	uxth	r3, r3
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	b29b      	uxth	r3, r3
 8008630:	4619      	mov	r1, r3
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 f8c2 	bl	80087bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008638:	e0a4      	b.n	8008784 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008646:	b29b      	uxth	r3, r3
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008654:	b29b      	uxth	r3, r3
 8008656:	2b00      	cmp	r3, #0
 8008658:	f000 8096 	beq.w	8008788 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800865c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 8091 	beq.w	8008788 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800866e:	e853 3f00 	ldrex	r3, [r3]
 8008672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008676:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800867a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	461a      	mov	r2, r3
 8008684:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008688:	647b      	str	r3, [r7, #68]	@ 0x44
 800868a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800868e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008690:	e841 2300 	strex	r3, r2, [r1]
 8008694:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1e4      	bne.n	8008666 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	3308      	adds	r3, #8
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	623b      	str	r3, [r7, #32]
   return(result);
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	f023 0301 	bic.w	r3, r3, #1
 80086b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	3308      	adds	r3, #8
 80086bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80086c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80086c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e3      	bne.n	800869c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	e853 3f00 	ldrex	r3, [r3]
 80086f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f023 0310 	bic.w	r3, r3, #16
 80086fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	461a      	mov	r2, r3
 8008706:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800870a:	61fb      	str	r3, [r7, #28]
 800870c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870e:	69b9      	ldr	r1, [r7, #24]
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	e841 2300 	strex	r3, r2, [r1]
 8008716:	617b      	str	r3, [r7, #20]
   return(result);
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1e4      	bne.n	80086e8 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2202      	movs	r2, #2
 8008722:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008724:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008728:	4619      	mov	r1, r3
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f846 	bl	80087bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008730:	e02a      	b.n	8008788 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00e      	beq.n	800875c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800873e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008746:	2b00      	cmp	r3, #0
 8008748:	d008      	beq.n	800875c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800874e:	2b00      	cmp	r3, #0
 8008750:	d01c      	beq.n	800878c <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	4798      	blx	r3
    }
    return;
 800875a:	e017      	b.n	800878c <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800875c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008764:	2b00      	cmp	r3, #0
 8008766:	d012      	beq.n	800878e <HAL_UART_IRQHandler+0x59e>
 8008768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800876c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008770:	2b00      	cmp	r3, #0
 8008772:	d00c      	beq.n	800878e <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 fd37 	bl	80091e8 <UART_EndTransmit_IT>
    return;
 800877a:	e008      	b.n	800878e <HAL_UART_IRQHandler+0x59e>
      return;
 800877c:	bf00      	nop
 800877e:	e006      	b.n	800878e <HAL_UART_IRQHandler+0x59e>
    return;
 8008780:	bf00      	nop
 8008782:	e004      	b.n	800878e <HAL_UART_IRQHandler+0x59e>
      return;
 8008784:	bf00      	nop
 8008786:	e002      	b.n	800878e <HAL_UART_IRQHandler+0x59e>
      return;
 8008788:	bf00      	nop
 800878a:	e000      	b.n	800878e <HAL_UART_IRQHandler+0x59e>
    return;
 800878c:	bf00      	nop
  }

}
 800878e:	37e8      	adds	r7, #232	@ 0xe8
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80087b0:	bf00      	nop
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80087bc:	b480      	push	{r7}
 80087be:	b083      	sub	sp, #12
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	460b      	mov	r3, r1
 80087c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80087c8:	bf00      	nop
 80087ca:	370c      	adds	r7, #12
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	431a      	orrs	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	695b      	ldr	r3, [r3, #20]
 80087ee:	431a      	orrs	r2, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	69db      	ldr	r3, [r3, #28]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	4ba6      	ldr	r3, [pc, #664]	@ (8008a98 <UART_SetConfig+0x2c4>)
 8008800:	4013      	ands	r3, r2
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	6812      	ldr	r2, [r2, #0]
 8008806:	6979      	ldr	r1, [r7, #20]
 8008808:	430b      	orrs	r3, r1
 800880a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68da      	ldr	r2, [r3, #12]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	430a      	orrs	r2, r1
 8008820:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a1b      	ldr	r3, [r3, #32]
 800882c:	697a      	ldr	r2, [r7, #20]
 800882e:	4313      	orrs	r3, r2
 8008830:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	697a      	ldr	r2, [r7, #20]
 8008842:	430a      	orrs	r2, r1
 8008844:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a94      	ldr	r2, [pc, #592]	@ (8008a9c <UART_SetConfig+0x2c8>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d120      	bne.n	8008892 <UART_SetConfig+0xbe>
 8008850:	4b93      	ldr	r3, [pc, #588]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 8008852:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008856:	f003 0303 	and.w	r3, r3, #3
 800885a:	2b03      	cmp	r3, #3
 800885c:	d816      	bhi.n	800888c <UART_SetConfig+0xb8>
 800885e:	a201      	add	r2, pc, #4	@ (adr r2, 8008864 <UART_SetConfig+0x90>)
 8008860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008864:	08008875 	.word	0x08008875
 8008868:	08008881 	.word	0x08008881
 800886c:	0800887b 	.word	0x0800887b
 8008870:	08008887 	.word	0x08008887
 8008874:	2301      	movs	r3, #1
 8008876:	77fb      	strb	r3, [r7, #31]
 8008878:	e150      	b.n	8008b1c <UART_SetConfig+0x348>
 800887a:	2302      	movs	r3, #2
 800887c:	77fb      	strb	r3, [r7, #31]
 800887e:	e14d      	b.n	8008b1c <UART_SetConfig+0x348>
 8008880:	2304      	movs	r3, #4
 8008882:	77fb      	strb	r3, [r7, #31]
 8008884:	e14a      	b.n	8008b1c <UART_SetConfig+0x348>
 8008886:	2308      	movs	r3, #8
 8008888:	77fb      	strb	r3, [r7, #31]
 800888a:	e147      	b.n	8008b1c <UART_SetConfig+0x348>
 800888c:	2310      	movs	r3, #16
 800888e:	77fb      	strb	r3, [r7, #31]
 8008890:	e144      	b.n	8008b1c <UART_SetConfig+0x348>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a83      	ldr	r2, [pc, #524]	@ (8008aa4 <UART_SetConfig+0x2d0>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d132      	bne.n	8008902 <UART_SetConfig+0x12e>
 800889c:	4b80      	ldr	r3, [pc, #512]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 800889e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088a2:	f003 030c 	and.w	r3, r3, #12
 80088a6:	2b0c      	cmp	r3, #12
 80088a8:	d828      	bhi.n	80088fc <UART_SetConfig+0x128>
 80088aa:	a201      	add	r2, pc, #4	@ (adr r2, 80088b0 <UART_SetConfig+0xdc>)
 80088ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b0:	080088e5 	.word	0x080088e5
 80088b4:	080088fd 	.word	0x080088fd
 80088b8:	080088fd 	.word	0x080088fd
 80088bc:	080088fd 	.word	0x080088fd
 80088c0:	080088f1 	.word	0x080088f1
 80088c4:	080088fd 	.word	0x080088fd
 80088c8:	080088fd 	.word	0x080088fd
 80088cc:	080088fd 	.word	0x080088fd
 80088d0:	080088eb 	.word	0x080088eb
 80088d4:	080088fd 	.word	0x080088fd
 80088d8:	080088fd 	.word	0x080088fd
 80088dc:	080088fd 	.word	0x080088fd
 80088e0:	080088f7 	.word	0x080088f7
 80088e4:	2300      	movs	r3, #0
 80088e6:	77fb      	strb	r3, [r7, #31]
 80088e8:	e118      	b.n	8008b1c <UART_SetConfig+0x348>
 80088ea:	2302      	movs	r3, #2
 80088ec:	77fb      	strb	r3, [r7, #31]
 80088ee:	e115      	b.n	8008b1c <UART_SetConfig+0x348>
 80088f0:	2304      	movs	r3, #4
 80088f2:	77fb      	strb	r3, [r7, #31]
 80088f4:	e112      	b.n	8008b1c <UART_SetConfig+0x348>
 80088f6:	2308      	movs	r3, #8
 80088f8:	77fb      	strb	r3, [r7, #31]
 80088fa:	e10f      	b.n	8008b1c <UART_SetConfig+0x348>
 80088fc:	2310      	movs	r3, #16
 80088fe:	77fb      	strb	r3, [r7, #31]
 8008900:	e10c      	b.n	8008b1c <UART_SetConfig+0x348>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a68      	ldr	r2, [pc, #416]	@ (8008aa8 <UART_SetConfig+0x2d4>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d120      	bne.n	800894e <UART_SetConfig+0x17a>
 800890c:	4b64      	ldr	r3, [pc, #400]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 800890e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008912:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008916:	2b30      	cmp	r3, #48	@ 0x30
 8008918:	d013      	beq.n	8008942 <UART_SetConfig+0x16e>
 800891a:	2b30      	cmp	r3, #48	@ 0x30
 800891c:	d814      	bhi.n	8008948 <UART_SetConfig+0x174>
 800891e:	2b20      	cmp	r3, #32
 8008920:	d009      	beq.n	8008936 <UART_SetConfig+0x162>
 8008922:	2b20      	cmp	r3, #32
 8008924:	d810      	bhi.n	8008948 <UART_SetConfig+0x174>
 8008926:	2b00      	cmp	r3, #0
 8008928:	d002      	beq.n	8008930 <UART_SetConfig+0x15c>
 800892a:	2b10      	cmp	r3, #16
 800892c:	d006      	beq.n	800893c <UART_SetConfig+0x168>
 800892e:	e00b      	b.n	8008948 <UART_SetConfig+0x174>
 8008930:	2300      	movs	r3, #0
 8008932:	77fb      	strb	r3, [r7, #31]
 8008934:	e0f2      	b.n	8008b1c <UART_SetConfig+0x348>
 8008936:	2302      	movs	r3, #2
 8008938:	77fb      	strb	r3, [r7, #31]
 800893a:	e0ef      	b.n	8008b1c <UART_SetConfig+0x348>
 800893c:	2304      	movs	r3, #4
 800893e:	77fb      	strb	r3, [r7, #31]
 8008940:	e0ec      	b.n	8008b1c <UART_SetConfig+0x348>
 8008942:	2308      	movs	r3, #8
 8008944:	77fb      	strb	r3, [r7, #31]
 8008946:	e0e9      	b.n	8008b1c <UART_SetConfig+0x348>
 8008948:	2310      	movs	r3, #16
 800894a:	77fb      	strb	r3, [r7, #31]
 800894c:	e0e6      	b.n	8008b1c <UART_SetConfig+0x348>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a56      	ldr	r2, [pc, #344]	@ (8008aac <UART_SetConfig+0x2d8>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d120      	bne.n	800899a <UART_SetConfig+0x1c6>
 8008958:	4b51      	ldr	r3, [pc, #324]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 800895a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800895e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008962:	2bc0      	cmp	r3, #192	@ 0xc0
 8008964:	d013      	beq.n	800898e <UART_SetConfig+0x1ba>
 8008966:	2bc0      	cmp	r3, #192	@ 0xc0
 8008968:	d814      	bhi.n	8008994 <UART_SetConfig+0x1c0>
 800896a:	2b80      	cmp	r3, #128	@ 0x80
 800896c:	d009      	beq.n	8008982 <UART_SetConfig+0x1ae>
 800896e:	2b80      	cmp	r3, #128	@ 0x80
 8008970:	d810      	bhi.n	8008994 <UART_SetConfig+0x1c0>
 8008972:	2b00      	cmp	r3, #0
 8008974:	d002      	beq.n	800897c <UART_SetConfig+0x1a8>
 8008976:	2b40      	cmp	r3, #64	@ 0x40
 8008978:	d006      	beq.n	8008988 <UART_SetConfig+0x1b4>
 800897a:	e00b      	b.n	8008994 <UART_SetConfig+0x1c0>
 800897c:	2300      	movs	r3, #0
 800897e:	77fb      	strb	r3, [r7, #31]
 8008980:	e0cc      	b.n	8008b1c <UART_SetConfig+0x348>
 8008982:	2302      	movs	r3, #2
 8008984:	77fb      	strb	r3, [r7, #31]
 8008986:	e0c9      	b.n	8008b1c <UART_SetConfig+0x348>
 8008988:	2304      	movs	r3, #4
 800898a:	77fb      	strb	r3, [r7, #31]
 800898c:	e0c6      	b.n	8008b1c <UART_SetConfig+0x348>
 800898e:	2308      	movs	r3, #8
 8008990:	77fb      	strb	r3, [r7, #31]
 8008992:	e0c3      	b.n	8008b1c <UART_SetConfig+0x348>
 8008994:	2310      	movs	r3, #16
 8008996:	77fb      	strb	r3, [r7, #31]
 8008998:	e0c0      	b.n	8008b1c <UART_SetConfig+0x348>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a44      	ldr	r2, [pc, #272]	@ (8008ab0 <UART_SetConfig+0x2dc>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d125      	bne.n	80089f0 <UART_SetConfig+0x21c>
 80089a4:	4b3e      	ldr	r3, [pc, #248]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 80089a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089b2:	d017      	beq.n	80089e4 <UART_SetConfig+0x210>
 80089b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089b8:	d817      	bhi.n	80089ea <UART_SetConfig+0x216>
 80089ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089be:	d00b      	beq.n	80089d8 <UART_SetConfig+0x204>
 80089c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c4:	d811      	bhi.n	80089ea <UART_SetConfig+0x216>
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <UART_SetConfig+0x1fe>
 80089ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089ce:	d006      	beq.n	80089de <UART_SetConfig+0x20a>
 80089d0:	e00b      	b.n	80089ea <UART_SetConfig+0x216>
 80089d2:	2300      	movs	r3, #0
 80089d4:	77fb      	strb	r3, [r7, #31]
 80089d6:	e0a1      	b.n	8008b1c <UART_SetConfig+0x348>
 80089d8:	2302      	movs	r3, #2
 80089da:	77fb      	strb	r3, [r7, #31]
 80089dc:	e09e      	b.n	8008b1c <UART_SetConfig+0x348>
 80089de:	2304      	movs	r3, #4
 80089e0:	77fb      	strb	r3, [r7, #31]
 80089e2:	e09b      	b.n	8008b1c <UART_SetConfig+0x348>
 80089e4:	2308      	movs	r3, #8
 80089e6:	77fb      	strb	r3, [r7, #31]
 80089e8:	e098      	b.n	8008b1c <UART_SetConfig+0x348>
 80089ea:	2310      	movs	r3, #16
 80089ec:	77fb      	strb	r3, [r7, #31]
 80089ee:	e095      	b.n	8008b1c <UART_SetConfig+0x348>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a2f      	ldr	r2, [pc, #188]	@ (8008ab4 <UART_SetConfig+0x2e0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d125      	bne.n	8008a46 <UART_SetConfig+0x272>
 80089fa:	4b29      	ldr	r3, [pc, #164]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 80089fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a00:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008a04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a08:	d017      	beq.n	8008a3a <UART_SetConfig+0x266>
 8008a0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008a0e:	d817      	bhi.n	8008a40 <UART_SetConfig+0x26c>
 8008a10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a14:	d00b      	beq.n	8008a2e <UART_SetConfig+0x25a>
 8008a16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a1a:	d811      	bhi.n	8008a40 <UART_SetConfig+0x26c>
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d003      	beq.n	8008a28 <UART_SetConfig+0x254>
 8008a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a24:	d006      	beq.n	8008a34 <UART_SetConfig+0x260>
 8008a26:	e00b      	b.n	8008a40 <UART_SetConfig+0x26c>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	77fb      	strb	r3, [r7, #31]
 8008a2c:	e076      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a2e:	2302      	movs	r3, #2
 8008a30:	77fb      	strb	r3, [r7, #31]
 8008a32:	e073      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a34:	2304      	movs	r3, #4
 8008a36:	77fb      	strb	r3, [r7, #31]
 8008a38:	e070      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a3a:	2308      	movs	r3, #8
 8008a3c:	77fb      	strb	r3, [r7, #31]
 8008a3e:	e06d      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a40:	2310      	movs	r3, #16
 8008a42:	77fb      	strb	r3, [r7, #31]
 8008a44:	e06a      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a1b      	ldr	r2, [pc, #108]	@ (8008ab8 <UART_SetConfig+0x2e4>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d138      	bne.n	8008ac2 <UART_SetConfig+0x2ee>
 8008a50:	4b13      	ldr	r3, [pc, #76]	@ (8008aa0 <UART_SetConfig+0x2cc>)
 8008a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a56:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008a5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008a5e:	d017      	beq.n	8008a90 <UART_SetConfig+0x2bc>
 8008a60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008a64:	d82a      	bhi.n	8008abc <UART_SetConfig+0x2e8>
 8008a66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a6a:	d00b      	beq.n	8008a84 <UART_SetConfig+0x2b0>
 8008a6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a70:	d824      	bhi.n	8008abc <UART_SetConfig+0x2e8>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d003      	beq.n	8008a7e <UART_SetConfig+0x2aa>
 8008a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a7a:	d006      	beq.n	8008a8a <UART_SetConfig+0x2b6>
 8008a7c:	e01e      	b.n	8008abc <UART_SetConfig+0x2e8>
 8008a7e:	2300      	movs	r3, #0
 8008a80:	77fb      	strb	r3, [r7, #31]
 8008a82:	e04b      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a84:	2302      	movs	r3, #2
 8008a86:	77fb      	strb	r3, [r7, #31]
 8008a88:	e048      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a8a:	2304      	movs	r3, #4
 8008a8c:	77fb      	strb	r3, [r7, #31]
 8008a8e:	e045      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a90:	2308      	movs	r3, #8
 8008a92:	77fb      	strb	r3, [r7, #31]
 8008a94:	e042      	b.n	8008b1c <UART_SetConfig+0x348>
 8008a96:	bf00      	nop
 8008a98:	efff69f3 	.word	0xefff69f3
 8008a9c:	40011000 	.word	0x40011000
 8008aa0:	40023800 	.word	0x40023800
 8008aa4:	40004400 	.word	0x40004400
 8008aa8:	40004800 	.word	0x40004800
 8008aac:	40004c00 	.word	0x40004c00
 8008ab0:	40005000 	.word	0x40005000
 8008ab4:	40011400 	.word	0x40011400
 8008ab8:	40007800 	.word	0x40007800
 8008abc:	2310      	movs	r3, #16
 8008abe:	77fb      	strb	r3, [r7, #31]
 8008ac0:	e02c      	b.n	8008b1c <UART_SetConfig+0x348>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a72      	ldr	r2, [pc, #456]	@ (8008c90 <UART_SetConfig+0x4bc>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d125      	bne.n	8008b18 <UART_SetConfig+0x344>
 8008acc:	4b71      	ldr	r3, [pc, #452]	@ (8008c94 <UART_SetConfig+0x4c0>)
 8008ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ad2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008ad6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008ada:	d017      	beq.n	8008b0c <UART_SetConfig+0x338>
 8008adc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008ae0:	d817      	bhi.n	8008b12 <UART_SetConfig+0x33e>
 8008ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ae6:	d00b      	beq.n	8008b00 <UART_SetConfig+0x32c>
 8008ae8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008aec:	d811      	bhi.n	8008b12 <UART_SetConfig+0x33e>
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <UART_SetConfig+0x326>
 8008af2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008af6:	d006      	beq.n	8008b06 <UART_SetConfig+0x332>
 8008af8:	e00b      	b.n	8008b12 <UART_SetConfig+0x33e>
 8008afa:	2300      	movs	r3, #0
 8008afc:	77fb      	strb	r3, [r7, #31]
 8008afe:	e00d      	b.n	8008b1c <UART_SetConfig+0x348>
 8008b00:	2302      	movs	r3, #2
 8008b02:	77fb      	strb	r3, [r7, #31]
 8008b04:	e00a      	b.n	8008b1c <UART_SetConfig+0x348>
 8008b06:	2304      	movs	r3, #4
 8008b08:	77fb      	strb	r3, [r7, #31]
 8008b0a:	e007      	b.n	8008b1c <UART_SetConfig+0x348>
 8008b0c:	2308      	movs	r3, #8
 8008b0e:	77fb      	strb	r3, [r7, #31]
 8008b10:	e004      	b.n	8008b1c <UART_SetConfig+0x348>
 8008b12:	2310      	movs	r3, #16
 8008b14:	77fb      	strb	r3, [r7, #31]
 8008b16:	e001      	b.n	8008b1c <UART_SetConfig+0x348>
 8008b18:	2310      	movs	r3, #16
 8008b1a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	69db      	ldr	r3, [r3, #28]
 8008b20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b24:	d15b      	bne.n	8008bde <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008b26:	7ffb      	ldrb	r3, [r7, #31]
 8008b28:	2b08      	cmp	r3, #8
 8008b2a:	d828      	bhi.n	8008b7e <UART_SetConfig+0x3aa>
 8008b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b34 <UART_SetConfig+0x360>)
 8008b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b32:	bf00      	nop
 8008b34:	08008b59 	.word	0x08008b59
 8008b38:	08008b61 	.word	0x08008b61
 8008b3c:	08008b69 	.word	0x08008b69
 8008b40:	08008b7f 	.word	0x08008b7f
 8008b44:	08008b6f 	.word	0x08008b6f
 8008b48:	08008b7f 	.word	0x08008b7f
 8008b4c:	08008b7f 	.word	0x08008b7f
 8008b50:	08008b7f 	.word	0x08008b7f
 8008b54:	08008b77 	.word	0x08008b77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b58:	f7fc fe48 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8008b5c:	61b8      	str	r0, [r7, #24]
        break;
 8008b5e:	e013      	b.n	8008b88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b60:	f7fc fe58 	bl	8005814 <HAL_RCC_GetPCLK2Freq>
 8008b64:	61b8      	str	r0, [r7, #24]
        break;
 8008b66:	e00f      	b.n	8008b88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b68:	4b4b      	ldr	r3, [pc, #300]	@ (8008c98 <UART_SetConfig+0x4c4>)
 8008b6a:	61bb      	str	r3, [r7, #24]
        break;
 8008b6c:	e00c      	b.n	8008b88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b6e:	f7fc fd2b 	bl	80055c8 <HAL_RCC_GetSysClockFreq>
 8008b72:	61b8      	str	r0, [r7, #24]
        break;
 8008b74:	e008      	b.n	8008b88 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b7a:	61bb      	str	r3, [r7, #24]
        break;
 8008b7c:	e004      	b.n	8008b88 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b82:	2301      	movs	r3, #1
 8008b84:	77bb      	strb	r3, [r7, #30]
        break;
 8008b86:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b88:	69bb      	ldr	r3, [r7, #24]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d074      	beq.n	8008c78 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b8e:	69bb      	ldr	r3, [r7, #24]
 8008b90:	005a      	lsls	r2, r3, #1
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	085b      	lsrs	r3, r3, #1
 8008b98:	441a      	add	r2, r3
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ba2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	2b0f      	cmp	r3, #15
 8008ba8:	d916      	bls.n	8008bd8 <UART_SetConfig+0x404>
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bb0:	d212      	bcs.n	8008bd8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bb2:	693b      	ldr	r3, [r7, #16]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	f023 030f 	bic.w	r3, r3, #15
 8008bba:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	085b      	lsrs	r3, r3, #1
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	f003 0307 	and.w	r3, r3, #7
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	89fb      	ldrh	r3, [r7, #14]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	89fa      	ldrh	r2, [r7, #14]
 8008bd4:	60da      	str	r2, [r3, #12]
 8008bd6:	e04f      	b.n	8008c78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	77bb      	strb	r3, [r7, #30]
 8008bdc:	e04c      	b.n	8008c78 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bde:	7ffb      	ldrb	r3, [r7, #31]
 8008be0:	2b08      	cmp	r3, #8
 8008be2:	d828      	bhi.n	8008c36 <UART_SetConfig+0x462>
 8008be4:	a201      	add	r2, pc, #4	@ (adr r2, 8008bec <UART_SetConfig+0x418>)
 8008be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bea:	bf00      	nop
 8008bec:	08008c11 	.word	0x08008c11
 8008bf0:	08008c19 	.word	0x08008c19
 8008bf4:	08008c21 	.word	0x08008c21
 8008bf8:	08008c37 	.word	0x08008c37
 8008bfc:	08008c27 	.word	0x08008c27
 8008c00:	08008c37 	.word	0x08008c37
 8008c04:	08008c37 	.word	0x08008c37
 8008c08:	08008c37 	.word	0x08008c37
 8008c0c:	08008c2f 	.word	0x08008c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c10:	f7fc fdec 	bl	80057ec <HAL_RCC_GetPCLK1Freq>
 8008c14:	61b8      	str	r0, [r7, #24]
        break;
 8008c16:	e013      	b.n	8008c40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c18:	f7fc fdfc 	bl	8005814 <HAL_RCC_GetPCLK2Freq>
 8008c1c:	61b8      	str	r0, [r7, #24]
        break;
 8008c1e:	e00f      	b.n	8008c40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c20:	4b1d      	ldr	r3, [pc, #116]	@ (8008c98 <UART_SetConfig+0x4c4>)
 8008c22:	61bb      	str	r3, [r7, #24]
        break;
 8008c24:	e00c      	b.n	8008c40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c26:	f7fc fccf 	bl	80055c8 <HAL_RCC_GetSysClockFreq>
 8008c2a:	61b8      	str	r0, [r7, #24]
        break;
 8008c2c:	e008      	b.n	8008c40 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c32:	61bb      	str	r3, [r7, #24]
        break;
 8008c34:	e004      	b.n	8008c40 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008c36:	2300      	movs	r3, #0
 8008c38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	77bb      	strb	r3, [r7, #30]
        break;
 8008c3e:	bf00      	nop
    }

    if (pclk != 0U)
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d018      	beq.n	8008c78 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	085a      	lsrs	r2, r3, #1
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	441a      	add	r2, r3
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c58:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c5a:	693b      	ldr	r3, [r7, #16]
 8008c5c:	2b0f      	cmp	r3, #15
 8008c5e:	d909      	bls.n	8008c74 <UART_SetConfig+0x4a0>
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c66:	d205      	bcs.n	8008c74 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	60da      	str	r2, [r3, #12]
 8008c72:	e001      	b.n	8008c78 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008c74:	2301      	movs	r3, #1
 8008c76:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008c84:	7fbb      	ldrb	r3, [r7, #30]
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3720      	adds	r7, #32
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	40007c00 	.word	0x40007c00
 8008c94:	40023800 	.word	0x40023800
 8008c98:	00f42400 	.word	0x00f42400

08008c9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca8:	f003 0308 	and.w	r3, r3, #8
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d00a      	beq.n	8008cc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cca:	f003 0301 	and.w	r3, r3, #1
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00a      	beq.n	8008ce8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	430a      	orrs	r2, r1
 8008ce6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cec:	f003 0302 	and.w	r3, r3, #2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d00a      	beq.n	8008d0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	430a      	orrs	r2, r1
 8008d08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d0e:	f003 0304 	and.w	r3, r3, #4
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00a      	beq.n	8008d2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	430a      	orrs	r2, r1
 8008d2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d30:	f003 0310 	and.w	r3, r3, #16
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00a      	beq.n	8008d4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	430a      	orrs	r2, r1
 8008d4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d52:	f003 0320 	and.w	r3, r3, #32
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d00a      	beq.n	8008d70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	430a      	orrs	r2, r1
 8008d6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d01a      	beq.n	8008db2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	685b      	ldr	r3, [r3, #4]
 8008d82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	430a      	orrs	r2, r1
 8008d90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d9a:	d10a      	bne.n	8008db2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	430a      	orrs	r2, r1
 8008db0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d00a      	beq.n	8008dd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	430a      	orrs	r2, r1
 8008dd2:	605a      	str	r2, [r3, #4]
  }
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b08c      	sub	sp, #48	@ 0x30
 8008de4:	af02      	add	r7, sp, #8
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008df0:	f7fb fc2e 	bl	8004650 <HAL_GetTick>
 8008df4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f003 0308 	and.w	r3, r3, #8
 8008e00:	2b08      	cmp	r3, #8
 8008e02:	d12e      	bne.n	8008e62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e08:	9300      	str	r3, [sp, #0]
 8008e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 f83b 	bl	8008e8e <UART_WaitOnFlagUntilTimeout>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d021      	beq.n	8008e62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	e853 3f00 	ldrex	r3, [r3]
 8008e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e32:	623b      	str	r3, [r7, #32]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	461a      	mov	r2, r3
 8008e3a:	6a3b      	ldr	r3, [r7, #32]
 8008e3c:	61fb      	str	r3, [r7, #28]
 8008e3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e40:	69b9      	ldr	r1, [r7, #24]
 8008e42:	69fa      	ldr	r2, [r7, #28]
 8008e44:	e841 2300 	strex	r3, r2, [r1]
 8008e48:	617b      	str	r3, [r7, #20]
   return(result);
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d1e6      	bne.n	8008e1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2220      	movs	r2, #32
 8008e54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e011      	b.n	8008e86 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2220      	movs	r2, #32
 8008e66:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2220      	movs	r2, #32
 8008e6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2200      	movs	r2, #0
 8008e80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008e84:	2300      	movs	r3, #0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3728      	adds	r7, #40	@ 0x28
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b084      	sub	sp, #16
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	60f8      	str	r0, [r7, #12]
 8008e96:	60b9      	str	r1, [r7, #8]
 8008e98:	603b      	str	r3, [r7, #0]
 8008e9a:	4613      	mov	r3, r2
 8008e9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e9e:	e04f      	b.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea6:	d04b      	beq.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ea8:	f7fb fbd2 	bl	8004650 <HAL_GetTick>
 8008eac:	4602      	mov	r2, r0
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	1ad3      	subs	r3, r2, r3
 8008eb2:	69ba      	ldr	r2, [r7, #24]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d302      	bcc.n	8008ebe <UART_WaitOnFlagUntilTimeout+0x30>
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d101      	bne.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e04e      	b.n	8008f60 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f003 0304 	and.w	r3, r3, #4
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d037      	beq.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	2b80      	cmp	r3, #128	@ 0x80
 8008ed4:	d034      	beq.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	2b40      	cmp	r3, #64	@ 0x40
 8008eda:	d031      	beq.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	f003 0308 	and.w	r3, r3, #8
 8008ee6:	2b08      	cmp	r3, #8
 8008ee8:	d110      	bne.n	8008f0c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	2208      	movs	r2, #8
 8008ef0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ef2:	68f8      	ldr	r0, [r7, #12]
 8008ef4:	f000 f8fe 	bl	80090f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2208      	movs	r2, #8
 8008efc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e029      	b.n	8008f60 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	69db      	ldr	r3, [r3, #28]
 8008f12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f1a:	d111      	bne.n	8008f40 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008f24:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f000 f8e4 	bl	80090f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008f3c:	2303      	movs	r3, #3
 8008f3e:	e00f      	b.n	8008f60 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	69da      	ldr	r2, [r3, #28]
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	bf0c      	ite	eq
 8008f50:	2301      	moveq	r3, #1
 8008f52:	2300      	movne	r3, #0
 8008f54:	b2db      	uxtb	r3, r3
 8008f56:	461a      	mov	r2, r3
 8008f58:	79fb      	ldrb	r3, [r7, #7]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d0a0      	beq.n	8008ea0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f5e:	2300      	movs	r3, #0
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3710      	adds	r7, #16
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}

08008f68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b097      	sub	sp, #92	@ 0x5c
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	4613      	mov	r3, r2
 8008f74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	88fa      	ldrh	r2, [r7, #6]
 8008f80:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	88fa      	ldrh	r2, [r7, #6]
 8008f88:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f9a:	d10e      	bne.n	8008fba <UART_Start_Receive_IT+0x52>
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	691b      	ldr	r3, [r3, #16]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d105      	bne.n	8008fb0 <UART_Start_Receive_IT+0x48>
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008faa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008fae:	e02d      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	22ff      	movs	r2, #255	@ 0xff
 8008fb4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008fb8:	e028      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d10d      	bne.n	8008fde <UART_Start_Receive_IT+0x76>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d104      	bne.n	8008fd4 <UART_Start_Receive_IT+0x6c>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	22ff      	movs	r2, #255	@ 0xff
 8008fce:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008fd2:	e01b      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	227f      	movs	r2, #127	@ 0x7f
 8008fd8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008fdc:	e016      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	689b      	ldr	r3, [r3, #8]
 8008fe2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008fe6:	d10d      	bne.n	8009004 <UART_Start_Receive_IT+0x9c>
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	691b      	ldr	r3, [r3, #16]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d104      	bne.n	8008ffa <UART_Start_Receive_IT+0x92>
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	227f      	movs	r2, #127	@ 0x7f
 8008ff4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008ff8:	e008      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	223f      	movs	r2, #63	@ 0x3f
 8008ffe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009002:	e003      	b.n	800900c <UART_Start_Receive_IT+0xa4>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	2222      	movs	r2, #34	@ 0x22
 8009018:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	3308      	adds	r3, #8
 8009022:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009026:	e853 3f00 	ldrex	r3, [r3]
 800902a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800902c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800902e:	f043 0301 	orr.w	r3, r3, #1
 8009032:	657b      	str	r3, [r7, #84]	@ 0x54
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	3308      	adds	r3, #8
 800903a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800903c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800903e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009040:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009042:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009044:	e841 2300 	strex	r3, r2, [r1]
 8009048:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800904a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800904c:	2b00      	cmp	r3, #0
 800904e:	d1e5      	bne.n	800901c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009058:	d107      	bne.n	800906a <UART_Start_Receive_IT+0x102>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d103      	bne.n	800906a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	4a21      	ldr	r2, [pc, #132]	@ (80090ec <UART_Start_Receive_IT+0x184>)
 8009066:	669a      	str	r2, [r3, #104]	@ 0x68
 8009068:	e002      	b.n	8009070 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	4a20      	ldr	r2, [pc, #128]	@ (80090f0 <UART_Start_Receive_IT+0x188>)
 800906e:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	691b      	ldr	r3, [r3, #16]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d019      	beq.n	80090ac <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009080:	e853 3f00 	ldrex	r3, [r3]
 8009084:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009088:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800908c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	461a      	mov	r2, r3
 8009094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009096:	637b      	str	r3, [r7, #52]	@ 0x34
 8009098:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800909c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800909e:	e841 2300 	strex	r3, r2, [r1]
 80090a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80090a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1e6      	bne.n	8009078 <UART_Start_Receive_IT+0x110>
 80090aa:	e018      	b.n	80090de <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	e853 3f00 	ldrex	r3, [r3]
 80090b8:	613b      	str	r3, [r7, #16]
   return(result);
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	f043 0320 	orr.w	r3, r3, #32
 80090c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	461a      	mov	r2, r3
 80090c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090ca:	623b      	str	r3, [r7, #32]
 80090cc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ce:	69f9      	ldr	r1, [r7, #28]
 80090d0:	6a3a      	ldr	r2, [r7, #32]
 80090d2:	e841 2300 	strex	r3, r2, [r1]
 80090d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1e6      	bne.n	80090ac <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	375c      	adds	r7, #92	@ 0x5c
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr
 80090ec:	080093e5 	.word	0x080093e5
 80090f0:	0800923d 	.word	0x0800923d

080090f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b095      	sub	sp, #84	@ 0x54
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009104:	e853 3f00 	ldrex	r3, [r3]
 8009108:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	461a      	mov	r2, r3
 8009118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800911a:	643b      	str	r3, [r7, #64]	@ 0x40
 800911c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009120:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009122:	e841 2300 	strex	r3, r2, [r1]
 8009126:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912a:	2b00      	cmp	r3, #0
 800912c:	d1e6      	bne.n	80090fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3308      	adds	r3, #8
 8009134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009136:	6a3b      	ldr	r3, [r7, #32]
 8009138:	e853 3f00 	ldrex	r3, [r3]
 800913c:	61fb      	str	r3, [r7, #28]
   return(result);
 800913e:	69fb      	ldr	r3, [r7, #28]
 8009140:	f023 0301 	bic.w	r3, r3, #1
 8009144:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3308      	adds	r3, #8
 800914c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800914e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009150:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009154:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009156:	e841 2300 	strex	r3, r2, [r1]
 800915a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1e5      	bne.n	800912e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009166:	2b01      	cmp	r3, #1
 8009168:	d118      	bne.n	800919c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	e853 3f00 	ldrex	r3, [r3]
 8009176:	60bb      	str	r3, [r7, #8]
   return(result);
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	f023 0310 	bic.w	r3, r3, #16
 800917e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	461a      	mov	r2, r3
 8009186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009188:	61bb      	str	r3, [r7, #24]
 800918a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918c:	6979      	ldr	r1, [r7, #20]
 800918e:	69ba      	ldr	r2, [r7, #24]
 8009190:	e841 2300 	strex	r3, r2, [r1]
 8009194:	613b      	str	r3, [r7, #16]
   return(result);
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d1e6      	bne.n	800916a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2220      	movs	r2, #32
 80091a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80091b0:	bf00      	nop
 80091b2:	3754      	adds	r7, #84	@ 0x54
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	2200      	movs	r2, #0
 80091d6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f7ff fae4 	bl	80087a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091e0:	bf00      	nop
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b088      	sub	sp, #32
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	e853 3f00 	ldrex	r3, [r3]
 80091fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009204:	61fb      	str	r3, [r7, #28]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	461a      	mov	r2, r3
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	61bb      	str	r3, [r7, #24]
 8009210:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009212:	6979      	ldr	r1, [r7, #20]
 8009214:	69ba      	ldr	r2, [r7, #24]
 8009216:	e841 2300 	strex	r3, r2, [r1]
 800921a:	613b      	str	r3, [r7, #16]
   return(result);
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1e6      	bne.n	80091f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2220      	movs	r2, #32
 8009226:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f7ff fab0 	bl	8008794 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009234:	bf00      	nop
 8009236:	3720      	adds	r7, #32
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b09c      	sub	sp, #112	@ 0x70
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800924a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009254:	2b22      	cmp	r3, #34	@ 0x22
 8009256:	f040 80b9 	bne.w	80093cc <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009260:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009264:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009268:	b2d9      	uxtb	r1, r3
 800926a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800926e:	b2da      	uxtb	r2, r3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009274:	400a      	ands	r2, r1
 8009276:	b2d2      	uxtb	r2, r2
 8009278:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800927e:	1c5a      	adds	r2, r3, #1
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800928a:	b29b      	uxth	r3, r3
 800928c:	3b01      	subs	r3, #1
 800928e:	b29a      	uxth	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800929c:	b29b      	uxth	r3, r3
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f040 809c 	bne.w	80093dc <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ac:	e853 3f00 	ldrex	r3, [r3]
 80092b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	461a      	mov	r2, r3
 80092c0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092c4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092ca:	e841 2300 	strex	r3, r2, [r1]
 80092ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d1e6      	bne.n	80092a4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3308      	adds	r3, #8
 80092dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092e0:	e853 3f00 	ldrex	r3, [r3]
 80092e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80092e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e8:	f023 0301 	bic.w	r3, r3, #1
 80092ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	3308      	adds	r3, #8
 80092f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80092f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80092f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80092fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092fe:	e841 2300 	strex	r3, r2, [r1]
 8009302:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009306:	2b00      	cmp	r3, #0
 8009308:	d1e5      	bne.n	80092d6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2220      	movs	r2, #32
 800930e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009328:	2b00      	cmp	r3, #0
 800932a:	d018      	beq.n	800935e <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009334:	e853 3f00 	ldrex	r3, [r3]
 8009338:	623b      	str	r3, [r7, #32]
   return(result);
 800933a:	6a3b      	ldr	r3, [r7, #32]
 800933c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009340:	663b      	str	r3, [r7, #96]	@ 0x60
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	461a      	mov	r2, r3
 8009348:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800934a:	633b      	str	r3, [r7, #48]	@ 0x30
 800934c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800934e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009352:	e841 2300 	strex	r3, r2, [r1]
 8009356:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1e6      	bne.n	800932c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009362:	2b01      	cmp	r3, #1
 8009364:	d12e      	bne.n	80093c4 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2200      	movs	r2, #0
 800936a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	60fb      	str	r3, [r7, #12]
   return(result);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f023 0310 	bic.w	r3, r3, #16
 8009380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	461a      	mov	r2, r3
 8009388:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800938a:	61fb      	str	r3, [r7, #28]
 800938c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	69b9      	ldr	r1, [r7, #24]
 8009390:	69fa      	ldr	r2, [r7, #28]
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	617b      	str	r3, [r7, #20]
   return(result);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e6      	bne.n	800936c <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	f003 0310 	and.w	r3, r3, #16
 80093a8:	2b10      	cmp	r3, #16
 80093aa:	d103      	bne.n	80093b4 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2210      	movs	r2, #16
 80093b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80093ba:	4619      	mov	r1, r3
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f7ff f9fd 	bl	80087bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80093c2:	e00b      	b.n	80093dc <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f7fa f821 	bl	800340c <HAL_UART_RxCpltCallback>
}
 80093ca:	e007      	b.n	80093dc <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	699a      	ldr	r2, [r3, #24]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f042 0208 	orr.w	r2, r2, #8
 80093da:	619a      	str	r2, [r3, #24]
}
 80093dc:	bf00      	nop
 80093de:	3770      	adds	r7, #112	@ 0x70
 80093e0:	46bd      	mov	sp, r7
 80093e2:	bd80      	pop	{r7, pc}

080093e4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b09c      	sub	sp, #112	@ 0x70
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093f2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093fc:	2b22      	cmp	r3, #34	@ 0x22
 80093fe:	f040 80b9 	bne.w	8009574 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009408:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009410:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009412:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009416:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800941a:	4013      	ands	r3, r2
 800941c:	b29a      	uxth	r2, r3
 800941e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009420:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009426:	1c9a      	adds	r2, r3, #2
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009432:	b29b      	uxth	r3, r3
 8009434:	3b01      	subs	r3, #1
 8009436:	b29a      	uxth	r2, r3
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009444:	b29b      	uxth	r3, r3
 8009446:	2b00      	cmp	r3, #0
 8009448:	f040 809c 	bne.w	8009584 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009452:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009454:	e853 3f00 	ldrex	r3, [r3]
 8009458:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800945a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800945c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009460:	667b      	str	r3, [r7, #100]	@ 0x64
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800946a:	657b      	str	r3, [r7, #84]	@ 0x54
 800946c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009470:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009472:	e841 2300 	strex	r3, r2, [r1]
 8009476:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1e6      	bne.n	800944c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	3308      	adds	r3, #8
 8009484:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009488:	e853 3f00 	ldrex	r3, [r3]
 800948c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800948e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009490:	f023 0301 	bic.w	r3, r3, #1
 8009494:	663b      	str	r3, [r7, #96]	@ 0x60
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	3308      	adds	r3, #8
 800949c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800949e:	643a      	str	r2, [r7, #64]	@ 0x40
 80094a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80094a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80094a6:	e841 2300 	strex	r3, r2, [r1]
 80094aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d1e5      	bne.n	800947e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2220      	movs	r2, #32
 80094b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d018      	beq.n	8009506 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	e853 3f00 	ldrex	r3, [r3]
 80094e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80094e2:	69fb      	ldr	r3, [r7, #28]
 80094e4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80094e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	461a      	mov	r2, r3
 80094f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80094f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094f4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094fa:	e841 2300 	strex	r3, r2, [r1]
 80094fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1e6      	bne.n	80094d4 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800950a:	2b01      	cmp	r3, #1
 800950c:	d12e      	bne.n	800956c <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	e853 3f00 	ldrex	r3, [r3]
 8009520:	60bb      	str	r3, [r7, #8]
   return(result);
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	f023 0310 	bic.w	r3, r3, #16
 8009528:	65bb      	str	r3, [r7, #88]	@ 0x58
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	461a      	mov	r2, r3
 8009530:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009532:	61bb      	str	r3, [r7, #24]
 8009534:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009536:	6979      	ldr	r1, [r7, #20]
 8009538:	69ba      	ldr	r2, [r7, #24]
 800953a:	e841 2300 	strex	r3, r2, [r1]
 800953e:	613b      	str	r3, [r7, #16]
   return(result);
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d1e6      	bne.n	8009514 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	69db      	ldr	r3, [r3, #28]
 800954c:	f003 0310 	and.w	r3, r3, #16
 8009550:	2b10      	cmp	r3, #16
 8009552:	d103      	bne.n	800955c <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2210      	movs	r2, #16
 800955a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009562:	4619      	mov	r1, r3
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7ff f929 	bl	80087bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800956a:	e00b      	b.n	8009584 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7f9 ff4d 	bl	800340c <HAL_UART_RxCpltCallback>
}
 8009572:	e007      	b.n	8009584 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	699a      	ldr	r2, [r3, #24]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f042 0208 	orr.w	r2, r2, #8
 8009582:	619a      	str	r2, [r3, #24]
}
 8009584:	bf00      	nop
 8009586:	3770      	adds	r7, #112	@ 0x70
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009590:	4904      	ldr	r1, [pc, #16]	@ (80095a4 <MX_FATFS_Init+0x18>)
 8009592:	4805      	ldr	r0, [pc, #20]	@ (80095a8 <MX_FATFS_Init+0x1c>)
 8009594:	f003 f838 	bl	800c608 <FATFS_LinkDriver>
 8009598:	4603      	mov	r3, r0
 800959a:	461a      	mov	r2, r3
 800959c:	4b03      	ldr	r3, [pc, #12]	@ (80095ac <MX_FATFS_Init+0x20>)
 800959e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80095a0:	bf00      	nop
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20002664 	.word	0x20002664
 80095a8:	200000a4 	.word	0x200000a4
 80095ac:	20002660 	.word	0x20002660

080095b0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80095b0:	b480      	push	{r7}
 80095b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80095b4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr

080095c0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	4603      	mov	r3, r0
 80095c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	SD_disk_initialize (pdrv);
 80095ca:	79fb      	ldrb	r3, [r7, #7]
 80095cc:	4618      	mov	r0, r3
 80095ce:	f7f9 fa3f 	bl	8002a50 <SD_disk_initialize>
  /* USER CODE END INIT */
}
 80095d2:	bf00      	nop
 80095d4:	4618      	mov	r0, r3
 80095d6:	3708      	adds	r7, #8
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	4603      	mov	r3, r0
 80095e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	SD_disk_status (pdrv);
 80095e6:	79fb      	ldrb	r3, [r7, #7]
 80095e8:	4618      	mov	r0, r3
 80095ea:	f7f9 fb17 	bl	8002c1c <SD_disk_status>
  /* USER CODE END STATUS */
}
 80095ee:	bf00      	nop
 80095f0:	4618      	mov	r0, r3
 80095f2:	3708      	adds	r7, #8
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60b9      	str	r1, [r7, #8]
 8009600:	607a      	str	r2, [r7, #4]
 8009602:	603b      	str	r3, [r7, #0]
 8009604:	4603      	mov	r3, r0
 8009606:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	SD_disk_read (pdrv, buff, sector, count);
 8009608:	7bf8      	ldrb	r0, [r7, #15]
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	687a      	ldr	r2, [r7, #4]
 800960e:	68b9      	ldr	r1, [r7, #8]
 8009610:	f7f9 fb1a 	bl	8002c48 <SD_disk_read>
  /* USER CODE END READ */
}
 8009614:	bf00      	nop
 8009616:	4618      	mov	r0, r3
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800961e:	b580      	push	{r7, lr}
 8009620:	b084      	sub	sp, #16
 8009622:	af00      	add	r7, sp, #0
 8009624:	60b9      	str	r1, [r7, #8]
 8009626:	607a      	str	r2, [r7, #4]
 8009628:	603b      	str	r3, [r7, #0]
 800962a:	4603      	mov	r3, r0
 800962c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	SD_disk_write (pdrv, buff, sector, count);
 800962e:	7bf8      	ldrb	r0, [r7, #15]
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	68b9      	ldr	r1, [r7, #8]
 8009636:	f7f9 fb71 	bl	8002d1c <SD_disk_write>
  /* USER CODE END WRITE */
}
 800963a:	bf00      	nop
 800963c:	4618      	mov	r0, r3
 800963e:	3710      	adds	r7, #16
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b082      	sub	sp, #8
 8009648:	af00      	add	r7, sp, #0
 800964a:	4603      	mov	r3, r0
 800964c:	603a      	str	r2, [r7, #0]
 800964e:	71fb      	strb	r3, [r7, #7]
 8009650:	460b      	mov	r3, r1
 8009652:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	SD_disk_ioctl (pdrv, cmd, buff);
 8009654:	79fb      	ldrb	r3, [r7, #7]
 8009656:	79b9      	ldrb	r1, [r7, #6]
 8009658:	683a      	ldr	r2, [r7, #0]
 800965a:	4618      	mov	r0, r3
 800965c:	f7f9 fbe2 	bl	8002e24 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 8009660:	bf00      	nop
 8009662:	4618      	mov	r0, r3
 8009664:	3708      	adds	r7, #8
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
	...

0800966c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800966c:	b480      	push	{r7}
 800966e:	b085      	sub	sp, #20
 8009670:	af00      	add	r7, sp, #0
 8009672:	4603      	mov	r3, r0
 8009674:	6039      	str	r1, [r7, #0]
 8009676:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8009678:	88fb      	ldrh	r3, [r7, #6]
 800967a:	2b7f      	cmp	r3, #127	@ 0x7f
 800967c:	d802      	bhi.n	8009684 <ff_convert+0x18>
		c = chr;
 800967e:	88fb      	ldrh	r3, [r7, #6]
 8009680:	81fb      	strh	r3, [r7, #14]
 8009682:	e025      	b.n	80096d0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d00b      	beq.n	80096a2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800968a:	88fb      	ldrh	r3, [r7, #6]
 800968c:	2bff      	cmp	r3, #255	@ 0xff
 800968e:	d805      	bhi.n	800969c <ff_convert+0x30>
 8009690:	88fb      	ldrh	r3, [r7, #6]
 8009692:	3b80      	subs	r3, #128	@ 0x80
 8009694:	4a12      	ldr	r2, [pc, #72]	@ (80096e0 <ff_convert+0x74>)
 8009696:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800969a:	e000      	b.n	800969e <ff_convert+0x32>
 800969c:	2300      	movs	r3, #0
 800969e:	81fb      	strh	r3, [r7, #14]
 80096a0:	e016      	b.n	80096d0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80096a2:	2300      	movs	r3, #0
 80096a4:	81fb      	strh	r3, [r7, #14]
 80096a6:	e009      	b.n	80096bc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80096a8:	89fb      	ldrh	r3, [r7, #14]
 80096aa:	4a0d      	ldr	r2, [pc, #52]	@ (80096e0 <ff_convert+0x74>)
 80096ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096b0:	88fa      	ldrh	r2, [r7, #6]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d006      	beq.n	80096c4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80096b6:	89fb      	ldrh	r3, [r7, #14]
 80096b8:	3301      	adds	r3, #1
 80096ba:	81fb      	strh	r3, [r7, #14]
 80096bc:	89fb      	ldrh	r3, [r7, #14]
 80096be:	2b7f      	cmp	r3, #127	@ 0x7f
 80096c0:	d9f2      	bls.n	80096a8 <ff_convert+0x3c>
 80096c2:	e000      	b.n	80096c6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80096c4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80096c6:	89fb      	ldrh	r3, [r7, #14]
 80096c8:	3380      	adds	r3, #128	@ 0x80
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80096d0:	89fb      	ldrh	r3, [r7, #14]
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3714      	adds	r7, #20
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	08011070 	.word	0x08011070

080096e4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80096e4:	b480      	push	{r7}
 80096e6:	b087      	sub	sp, #28
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	4603      	mov	r3, r0
 80096ec:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80096ee:	88fb      	ldrh	r3, [r7, #6]
 80096f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096f4:	d201      	bcs.n	80096fa <ff_wtoupper+0x16>
 80096f6:	4b3e      	ldr	r3, [pc, #248]	@ (80097f0 <ff_wtoupper+0x10c>)
 80096f8:	e000      	b.n	80096fc <ff_wtoupper+0x18>
 80096fa:	4b3e      	ldr	r3, [pc, #248]	@ (80097f4 <ff_wtoupper+0x110>)
 80096fc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	1c9a      	adds	r2, r3, #2
 8009702:	617a      	str	r2, [r7, #20]
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8009708:	8a7b      	ldrh	r3, [r7, #18]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d068      	beq.n	80097e0 <ff_wtoupper+0xfc>
 800970e:	88fa      	ldrh	r2, [r7, #6]
 8009710:	8a7b      	ldrh	r3, [r7, #18]
 8009712:	429a      	cmp	r2, r3
 8009714:	d364      	bcc.n	80097e0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	1c9a      	adds	r2, r3, #2
 800971a:	617a      	str	r2, [r7, #20]
 800971c:	881b      	ldrh	r3, [r3, #0]
 800971e:	823b      	strh	r3, [r7, #16]
 8009720:	8a3b      	ldrh	r3, [r7, #16]
 8009722:	0a1b      	lsrs	r3, r3, #8
 8009724:	81fb      	strh	r3, [r7, #14]
 8009726:	8a3b      	ldrh	r3, [r7, #16]
 8009728:	b2db      	uxtb	r3, r3
 800972a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800972c:	88fa      	ldrh	r2, [r7, #6]
 800972e:	8a79      	ldrh	r1, [r7, #18]
 8009730:	8a3b      	ldrh	r3, [r7, #16]
 8009732:	440b      	add	r3, r1
 8009734:	429a      	cmp	r2, r3
 8009736:	da49      	bge.n	80097cc <ff_wtoupper+0xe8>
			switch (cmd) {
 8009738:	89fb      	ldrh	r3, [r7, #14]
 800973a:	2b08      	cmp	r3, #8
 800973c:	d84f      	bhi.n	80097de <ff_wtoupper+0xfa>
 800973e:	a201      	add	r2, pc, #4	@ (adr r2, 8009744 <ff_wtoupper+0x60>)
 8009740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009744:	08009769 	.word	0x08009769
 8009748:	0800977b 	.word	0x0800977b
 800974c:	08009791 	.word	0x08009791
 8009750:	08009799 	.word	0x08009799
 8009754:	080097a1 	.word	0x080097a1
 8009758:	080097a9 	.word	0x080097a9
 800975c:	080097b1 	.word	0x080097b1
 8009760:	080097b9 	.word	0x080097b9
 8009764:	080097c1 	.word	0x080097c1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8009768:	88fa      	ldrh	r2, [r7, #6]
 800976a:	8a7b      	ldrh	r3, [r7, #18]
 800976c:	1ad3      	subs	r3, r2, r3
 800976e:	005b      	lsls	r3, r3, #1
 8009770:	697a      	ldr	r2, [r7, #20]
 8009772:	4413      	add	r3, r2
 8009774:	881b      	ldrh	r3, [r3, #0]
 8009776:	80fb      	strh	r3, [r7, #6]
 8009778:	e027      	b.n	80097ca <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800977a:	88fa      	ldrh	r2, [r7, #6]
 800977c:	8a7b      	ldrh	r3, [r7, #18]
 800977e:	1ad3      	subs	r3, r2, r3
 8009780:	b29b      	uxth	r3, r3
 8009782:	f003 0301 	and.w	r3, r3, #1
 8009786:	b29b      	uxth	r3, r3
 8009788:	88fa      	ldrh	r2, [r7, #6]
 800978a:	1ad3      	subs	r3, r2, r3
 800978c:	80fb      	strh	r3, [r7, #6]
 800978e:	e01c      	b.n	80097ca <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8009790:	88fb      	ldrh	r3, [r7, #6]
 8009792:	3b10      	subs	r3, #16
 8009794:	80fb      	strh	r3, [r7, #6]
 8009796:	e018      	b.n	80097ca <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8009798:	88fb      	ldrh	r3, [r7, #6]
 800979a:	3b20      	subs	r3, #32
 800979c:	80fb      	strh	r3, [r7, #6]
 800979e:	e014      	b.n	80097ca <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80097a0:	88fb      	ldrh	r3, [r7, #6]
 80097a2:	3b30      	subs	r3, #48	@ 0x30
 80097a4:	80fb      	strh	r3, [r7, #6]
 80097a6:	e010      	b.n	80097ca <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80097a8:	88fb      	ldrh	r3, [r7, #6]
 80097aa:	3b1a      	subs	r3, #26
 80097ac:	80fb      	strh	r3, [r7, #6]
 80097ae:	e00c      	b.n	80097ca <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80097b0:	88fb      	ldrh	r3, [r7, #6]
 80097b2:	3308      	adds	r3, #8
 80097b4:	80fb      	strh	r3, [r7, #6]
 80097b6:	e008      	b.n	80097ca <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80097b8:	88fb      	ldrh	r3, [r7, #6]
 80097ba:	3b50      	subs	r3, #80	@ 0x50
 80097bc:	80fb      	strh	r3, [r7, #6]
 80097be:	e004      	b.n	80097ca <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80097c0:	88fb      	ldrh	r3, [r7, #6]
 80097c2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80097c6:	80fb      	strh	r3, [r7, #6]
 80097c8:	bf00      	nop
			}
			break;
 80097ca:	e008      	b.n	80097de <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80097cc:	89fb      	ldrh	r3, [r7, #14]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d195      	bne.n	80096fe <ff_wtoupper+0x1a>
 80097d2:	8a3b      	ldrh	r3, [r7, #16]
 80097d4:	005b      	lsls	r3, r3, #1
 80097d6:	697a      	ldr	r2, [r7, #20]
 80097d8:	4413      	add	r3, r2
 80097da:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80097dc:	e78f      	b.n	80096fe <ff_wtoupper+0x1a>
			break;
 80097de:	bf00      	nop
	}

	return chr;
 80097e0:	88fb      	ldrh	r3, [r7, #6]
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	371c      	adds	r7, #28
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr
 80097ee:	bf00      	nop
 80097f0:	08011170 	.word	0x08011170
 80097f4:	08011364 	.word	0x08011364

080097f8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4603      	mov	r3, r0
 8009800:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	4a08      	ldr	r2, [pc, #32]	@ (8009828 <disk_status+0x30>)
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	79fa      	ldrb	r2, [r7, #7]
 8009810:	4905      	ldr	r1, [pc, #20]	@ (8009828 <disk_status+0x30>)
 8009812:	440a      	add	r2, r1
 8009814:	7a12      	ldrb	r2, [r2, #8]
 8009816:	4610      	mov	r0, r2
 8009818:	4798      	blx	r3
 800981a:	4603      	mov	r3, r0
 800981c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800981e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3710      	adds	r7, #16
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	20002890 	.word	0x20002890

0800982c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009836:	2300      	movs	r3, #0
 8009838:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	4a0d      	ldr	r2, [pc, #52]	@ (8009874 <disk_initialize+0x48>)
 800983e:	5cd3      	ldrb	r3, [r2, r3]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d111      	bne.n	8009868 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009844:	79fb      	ldrb	r3, [r7, #7]
 8009846:	4a0b      	ldr	r2, [pc, #44]	@ (8009874 <disk_initialize+0x48>)
 8009848:	2101      	movs	r1, #1
 800984a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800984c:	79fb      	ldrb	r3, [r7, #7]
 800984e:	4a09      	ldr	r2, [pc, #36]	@ (8009874 <disk_initialize+0x48>)
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	4413      	add	r3, r2
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	79fa      	ldrb	r2, [r7, #7]
 800985a:	4906      	ldr	r1, [pc, #24]	@ (8009874 <disk_initialize+0x48>)
 800985c:	440a      	add	r2, r1
 800985e:	7a12      	ldrb	r2, [r2, #8]
 8009860:	4610      	mov	r0, r2
 8009862:	4798      	blx	r3
 8009864:	4603      	mov	r3, r0
 8009866:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009868:	7bfb      	ldrb	r3, [r7, #15]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3710      	adds	r7, #16
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	20002890 	.word	0x20002890

08009878 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009878:	b590      	push	{r4, r7, lr}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60b9      	str	r1, [r7, #8]
 8009880:	607a      	str	r2, [r7, #4]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	4603      	mov	r3, r0
 8009886:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009888:	7bfb      	ldrb	r3, [r7, #15]
 800988a:	4a0a      	ldr	r2, [pc, #40]	@ (80098b4 <disk_read+0x3c>)
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	4413      	add	r3, r2
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	689c      	ldr	r4, [r3, #8]
 8009894:	7bfb      	ldrb	r3, [r7, #15]
 8009896:	4a07      	ldr	r2, [pc, #28]	@ (80098b4 <disk_read+0x3c>)
 8009898:	4413      	add	r3, r2
 800989a:	7a18      	ldrb	r0, [r3, #8]
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	68b9      	ldr	r1, [r7, #8]
 80098a2:	47a0      	blx	r4
 80098a4:	4603      	mov	r3, r0
 80098a6:	75fb      	strb	r3, [r7, #23]
  return res;
 80098a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	371c      	adds	r7, #28
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd90      	pop	{r4, r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20002890 	.word	0x20002890

080098b8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80098b8:	b590      	push	{r4, r7, lr}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60b9      	str	r1, [r7, #8]
 80098c0:	607a      	str	r2, [r7, #4]
 80098c2:	603b      	str	r3, [r7, #0]
 80098c4:	4603      	mov	r3, r0
 80098c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80098c8:	7bfb      	ldrb	r3, [r7, #15]
 80098ca:	4a0a      	ldr	r2, [pc, #40]	@ (80098f4 <disk_write+0x3c>)
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	4413      	add	r3, r2
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	68dc      	ldr	r4, [r3, #12]
 80098d4:	7bfb      	ldrb	r3, [r7, #15]
 80098d6:	4a07      	ldr	r2, [pc, #28]	@ (80098f4 <disk_write+0x3c>)
 80098d8:	4413      	add	r3, r2
 80098da:	7a18      	ldrb	r0, [r3, #8]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	68b9      	ldr	r1, [r7, #8]
 80098e2:	47a0      	blx	r4
 80098e4:	4603      	mov	r3, r0
 80098e6:	75fb      	strb	r3, [r7, #23]
  return res;
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd90      	pop	{r4, r7, pc}
 80098f2:	bf00      	nop
 80098f4:	20002890 	.word	0x20002890

080098f8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b084      	sub	sp, #16
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	4603      	mov	r3, r0
 8009900:	603a      	str	r2, [r7, #0]
 8009902:	71fb      	strb	r3, [r7, #7]
 8009904:	460b      	mov	r3, r1
 8009906:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009908:	79fb      	ldrb	r3, [r7, #7]
 800990a:	4a09      	ldr	r2, [pc, #36]	@ (8009930 <disk_ioctl+0x38>)
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	685b      	ldr	r3, [r3, #4]
 8009912:	691b      	ldr	r3, [r3, #16]
 8009914:	79fa      	ldrb	r2, [r7, #7]
 8009916:	4906      	ldr	r1, [pc, #24]	@ (8009930 <disk_ioctl+0x38>)
 8009918:	440a      	add	r2, r1
 800991a:	7a10      	ldrb	r0, [r2, #8]
 800991c:	79b9      	ldrb	r1, [r7, #6]
 800991e:	683a      	ldr	r2, [r7, #0]
 8009920:	4798      	blx	r3
 8009922:	4603      	mov	r3, r0
 8009924:	73fb      	strb	r3, [r7, #15]
  return res;
 8009926:	7bfb      	ldrb	r3, [r7, #15]
}
 8009928:	4618      	mov	r0, r3
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}
 8009930:	20002890 	.word	0x20002890

08009934 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	3301      	adds	r3, #1
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009944:	89fb      	ldrh	r3, [r7, #14]
 8009946:	021b      	lsls	r3, r3, #8
 8009948:	b21a      	sxth	r2, r3
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	b21b      	sxth	r3, r3
 8009950:	4313      	orrs	r3, r2
 8009952:	b21b      	sxth	r3, r3
 8009954:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009956:	89fb      	ldrh	r3, [r7, #14]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3714      	adds	r7, #20
 800995c:	46bd      	mov	sp, r7
 800995e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009962:	4770      	bx	lr

08009964 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009964:	b480      	push	{r7}
 8009966:	b085      	sub	sp, #20
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	3303      	adds	r3, #3
 8009970:	781b      	ldrb	r3, [r3, #0]
 8009972:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	021b      	lsls	r3, r3, #8
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	3202      	adds	r2, #2
 800997c:	7812      	ldrb	r2, [r2, #0]
 800997e:	4313      	orrs	r3, r2
 8009980:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	021b      	lsls	r3, r3, #8
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	3201      	adds	r2, #1
 800998a:	7812      	ldrb	r2, [r2, #0]
 800998c:	4313      	orrs	r3, r2
 800998e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	021b      	lsls	r3, r3, #8
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	7812      	ldrb	r2, [r2, #0]
 8009998:	4313      	orrs	r3, r2
 800999a:	60fb      	str	r3, [r7, #12]
	return rv;
 800999c:	68fb      	ldr	r3, [r7, #12]
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3714      	adds	r7, #20
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr

080099aa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80099aa:	b480      	push	{r7}
 80099ac:	b083      	sub	sp, #12
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
 80099b2:	460b      	mov	r3, r1
 80099b4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	607a      	str	r2, [r7, #4]
 80099bc:	887a      	ldrh	r2, [r7, #2]
 80099be:	b2d2      	uxtb	r2, r2
 80099c0:	701a      	strb	r2, [r3, #0]
 80099c2:	887b      	ldrh	r3, [r7, #2]
 80099c4:	0a1b      	lsrs	r3, r3, #8
 80099c6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	1c5a      	adds	r2, r3, #1
 80099cc:	607a      	str	r2, [r7, #4]
 80099ce:	887a      	ldrh	r2, [r7, #2]
 80099d0:	b2d2      	uxtb	r2, r2
 80099d2:	701a      	strb	r2, [r3, #0]
}
 80099d4:	bf00      	nop
 80099d6:	370c      	adds	r7, #12
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr

080099e0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80099e0:	b480      	push	{r7}
 80099e2:	b083      	sub	sp, #12
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	1c5a      	adds	r2, r3, #1
 80099ee:	607a      	str	r2, [r7, #4]
 80099f0:	683a      	ldr	r2, [r7, #0]
 80099f2:	b2d2      	uxtb	r2, r2
 80099f4:	701a      	strb	r2, [r3, #0]
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	0a1b      	lsrs	r3, r3, #8
 80099fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	607a      	str	r2, [r7, #4]
 8009a02:	683a      	ldr	r2, [r7, #0]
 8009a04:	b2d2      	uxtb	r2, r2
 8009a06:	701a      	strb	r2, [r3, #0]
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	0a1b      	lsrs	r3, r3, #8
 8009a0c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	1c5a      	adds	r2, r3, #1
 8009a12:	607a      	str	r2, [r7, #4]
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	b2d2      	uxtb	r2, r2
 8009a18:	701a      	strb	r2, [r3, #0]
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	0a1b      	lsrs	r3, r3, #8
 8009a1e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	1c5a      	adds	r2, r3, #1
 8009a24:	607a      	str	r2, [r7, #4]
 8009a26:	683a      	ldr	r2, [r7, #0]
 8009a28:	b2d2      	uxtb	r2, r2
 8009a2a:	701a      	strb	r2, [r3, #0]
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009a38:	b480      	push	{r7}
 8009a3a:	b087      	sub	sp, #28
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d00d      	beq.n	8009a6e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	1c53      	adds	r3, r2, #1
 8009a56:	613b      	str	r3, [r7, #16]
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	1c59      	adds	r1, r3, #1
 8009a5c:	6179      	str	r1, [r7, #20]
 8009a5e:	7812      	ldrb	r2, [r2, #0]
 8009a60:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	3b01      	subs	r3, #1
 8009a66:	607b      	str	r3, [r7, #4]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1f1      	bne.n	8009a52 <mem_cpy+0x1a>
	}
}
 8009a6e:	bf00      	nop
 8009a70:	371c      	adds	r7, #28
 8009a72:	46bd      	mov	sp, r7
 8009a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a78:	4770      	bx	lr

08009a7a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009a7a:	b480      	push	{r7}
 8009a7c:	b087      	sub	sp, #28
 8009a7e:	af00      	add	r7, sp, #0
 8009a80:	60f8      	str	r0, [r7, #12]
 8009a82:	60b9      	str	r1, [r7, #8]
 8009a84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009a8a:	697b      	ldr	r3, [r7, #20]
 8009a8c:	1c5a      	adds	r2, r3, #1
 8009a8e:	617a      	str	r2, [r7, #20]
 8009a90:	68ba      	ldr	r2, [r7, #8]
 8009a92:	b2d2      	uxtb	r2, r2
 8009a94:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	607b      	str	r3, [r7, #4]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1f3      	bne.n	8009a8a <mem_set+0x10>
}
 8009aa2:	bf00      	nop
 8009aa4:	bf00      	nop
 8009aa6:	371c      	adds	r7, #28
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aae:	4770      	bx	lr

08009ab0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009ab0:	b480      	push	{r7}
 8009ab2:	b089      	sub	sp, #36	@ 0x24
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	61fb      	str	r3, [r7, #28]
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	1c5a      	adds	r2, r3, #1
 8009acc:	61fa      	str	r2, [r7, #28]
 8009ace:	781b      	ldrb	r3, [r3, #0]
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	1c5a      	adds	r2, r3, #1
 8009ad6:	61ba      	str	r2, [r7, #24]
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	1acb      	subs	r3, r1, r3
 8009adc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	607b      	str	r3, [r7, #4]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d002      	beq.n	8009af0 <mem_cmp+0x40>
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d0eb      	beq.n	8009ac8 <mem_cmp+0x18>

	return r;
 8009af0:	697b      	ldr	r3, [r7, #20]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3724      	adds	r7, #36	@ 0x24
 8009af6:	46bd      	mov	sp, r7
 8009af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afc:	4770      	bx	lr

08009afe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009afe:	b480      	push	{r7}
 8009b00:	b083      	sub	sp, #12
 8009b02:	af00      	add	r7, sp, #0
 8009b04:	6078      	str	r0, [r7, #4]
 8009b06:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009b08:	e002      	b.n	8009b10 <chk_chr+0x12>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	607b      	str	r3, [r7, #4]
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d005      	beq.n	8009b24 <chk_chr+0x26>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	781b      	ldrb	r3, [r3, #0]
 8009b1c:	461a      	mov	r2, r3
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d1f2      	bne.n	8009b0a <chk_chr+0xc>
	return *str;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	781b      	ldrb	r3, [r3, #0]
}
 8009b28:	4618      	mov	r0, r3
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009b3e:	2300      	movs	r3, #0
 8009b40:	60bb      	str	r3, [r7, #8]
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	60fb      	str	r3, [r7, #12]
 8009b46:	e029      	b.n	8009b9c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009b48:	4a27      	ldr	r2, [pc, #156]	@ (8009be8 <chk_lock+0xb4>)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	011b      	lsls	r3, r3, #4
 8009b4e:	4413      	add	r3, r2
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d01d      	beq.n	8009b92 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b56:	4a24      	ldr	r2, [pc, #144]	@ (8009be8 <chk_lock+0xb4>)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	011b      	lsls	r3, r3, #4
 8009b5c:	4413      	add	r3, r2
 8009b5e:	681a      	ldr	r2, [r3, #0]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d116      	bne.n	8009b96 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009b68:	4a1f      	ldr	r2, [pc, #124]	@ (8009be8 <chk_lock+0xb4>)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	011b      	lsls	r3, r3, #4
 8009b6e:	4413      	add	r3, r2
 8009b70:	3304      	adds	r3, #4
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d10c      	bne.n	8009b96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8009be8 <chk_lock+0xb4>)
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	011b      	lsls	r3, r3, #4
 8009b82:	4413      	add	r3, r2
 8009b84:	3308      	adds	r3, #8
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	d102      	bne.n	8009b96 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b90:	e007      	b.n	8009ba2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009b92:	2301      	movs	r3, #1
 8009b94:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	3301      	adds	r3, #1
 8009b9a:	60fb      	str	r3, [r7, #12]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d9d2      	bls.n	8009b48 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2b02      	cmp	r3, #2
 8009ba6:	d109      	bne.n	8009bbc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d102      	bne.n	8009bb4 <chk_lock+0x80>
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	2b02      	cmp	r3, #2
 8009bb2:	d101      	bne.n	8009bb8 <chk_lock+0x84>
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	e010      	b.n	8009bda <chk_lock+0xa6>
 8009bb8:	2312      	movs	r3, #18
 8009bba:	e00e      	b.n	8009bda <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d108      	bne.n	8009bd4 <chk_lock+0xa0>
 8009bc2:	4a09      	ldr	r2, [pc, #36]	@ (8009be8 <chk_lock+0xb4>)
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	011b      	lsls	r3, r3, #4
 8009bc8:	4413      	add	r3, r2
 8009bca:	330c      	adds	r3, #12
 8009bcc:	881b      	ldrh	r3, [r3, #0]
 8009bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009bd2:	d101      	bne.n	8009bd8 <chk_lock+0xa4>
 8009bd4:	2310      	movs	r3, #16
 8009bd6:	e000      	b.n	8009bda <chk_lock+0xa6>
 8009bd8:	2300      	movs	r3, #0
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3714      	adds	r7, #20
 8009bde:	46bd      	mov	sp, r7
 8009be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be4:	4770      	bx	lr
 8009be6:	bf00      	nop
 8009be8:	20002670 	.word	0x20002670

08009bec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	607b      	str	r3, [r7, #4]
 8009bf6:	e002      	b.n	8009bfe <enq_lock+0x12>
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	607b      	str	r3, [r7, #4]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d806      	bhi.n	8009c12 <enq_lock+0x26>
 8009c04:	4a09      	ldr	r2, [pc, #36]	@ (8009c2c <enq_lock+0x40>)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	011b      	lsls	r3, r3, #4
 8009c0a:	4413      	add	r3, r2
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1f2      	bne.n	8009bf8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	bf14      	ite	ne
 8009c18:	2301      	movne	r3, #1
 8009c1a:	2300      	moveq	r3, #0
 8009c1c:	b2db      	uxtb	r3, r3
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	370c      	adds	r7, #12
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	20002670 	.word	0x20002670

08009c30 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009c30:	b480      	push	{r7}
 8009c32:	b085      	sub	sp, #20
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60fb      	str	r3, [r7, #12]
 8009c3e:	e01f      	b.n	8009c80 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009c40:	4a41      	ldr	r2, [pc, #260]	@ (8009d48 <inc_lock+0x118>)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	011b      	lsls	r3, r3, #4
 8009c46:	4413      	add	r3, r2
 8009c48:	681a      	ldr	r2, [r3, #0]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d113      	bne.n	8009c7a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009c52:	4a3d      	ldr	r2, [pc, #244]	@ (8009d48 <inc_lock+0x118>)
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	011b      	lsls	r3, r3, #4
 8009c58:	4413      	add	r3, r2
 8009c5a:	3304      	adds	r3, #4
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d109      	bne.n	8009c7a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009c66:	4a38      	ldr	r2, [pc, #224]	@ (8009d48 <inc_lock+0x118>)
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	011b      	lsls	r3, r3, #4
 8009c6c:	4413      	add	r3, r2
 8009c6e:	3308      	adds	r3, #8
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d006      	beq.n	8009c88 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	3301      	adds	r3, #1
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d9dc      	bls.n	8009c40 <inc_lock+0x10>
 8009c86:	e000      	b.n	8009c8a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009c88:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2b02      	cmp	r3, #2
 8009c8e:	d132      	bne.n	8009cf6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009c90:	2300      	movs	r3, #0
 8009c92:	60fb      	str	r3, [r7, #12]
 8009c94:	e002      	b.n	8009c9c <inc_lock+0x6c>
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	3301      	adds	r3, #1
 8009c9a:	60fb      	str	r3, [r7, #12]
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d806      	bhi.n	8009cb0 <inc_lock+0x80>
 8009ca2:	4a29      	ldr	r2, [pc, #164]	@ (8009d48 <inc_lock+0x118>)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	011b      	lsls	r3, r3, #4
 8009ca8:	4413      	add	r3, r2
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d1f2      	bne.n	8009c96 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2b02      	cmp	r3, #2
 8009cb4:	d101      	bne.n	8009cba <inc_lock+0x8a>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	e040      	b.n	8009d3c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	4922      	ldr	r1, [pc, #136]	@ (8009d48 <inc_lock+0x118>)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	011b      	lsls	r3, r3, #4
 8009cc4:	440b      	add	r3, r1
 8009cc6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	689a      	ldr	r2, [r3, #8]
 8009ccc:	491e      	ldr	r1, [pc, #120]	@ (8009d48 <inc_lock+0x118>)
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	011b      	lsls	r3, r3, #4
 8009cd2:	440b      	add	r3, r1
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	695a      	ldr	r2, [r3, #20]
 8009cdc:	491a      	ldr	r1, [pc, #104]	@ (8009d48 <inc_lock+0x118>)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	011b      	lsls	r3, r3, #4
 8009ce2:	440b      	add	r3, r1
 8009ce4:	3308      	adds	r3, #8
 8009ce6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009ce8:	4a17      	ldr	r2, [pc, #92]	@ (8009d48 <inc_lock+0x118>)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	011b      	lsls	r3, r3, #4
 8009cee:	4413      	add	r3, r2
 8009cf0:	330c      	adds	r3, #12
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d009      	beq.n	8009d10 <inc_lock+0xe0>
 8009cfc:	4a12      	ldr	r2, [pc, #72]	@ (8009d48 <inc_lock+0x118>)
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	011b      	lsls	r3, r3, #4
 8009d02:	4413      	add	r3, r2
 8009d04:	330c      	adds	r3, #12
 8009d06:	881b      	ldrh	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d001      	beq.n	8009d10 <inc_lock+0xe0>
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	e015      	b.n	8009d3c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d108      	bne.n	8009d28 <inc_lock+0xf8>
 8009d16:	4a0c      	ldr	r2, [pc, #48]	@ (8009d48 <inc_lock+0x118>)
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	011b      	lsls	r3, r3, #4
 8009d1c:	4413      	add	r3, r2
 8009d1e:	330c      	adds	r3, #12
 8009d20:	881b      	ldrh	r3, [r3, #0]
 8009d22:	3301      	adds	r3, #1
 8009d24:	b29a      	uxth	r2, r3
 8009d26:	e001      	b.n	8009d2c <inc_lock+0xfc>
 8009d28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d2c:	4906      	ldr	r1, [pc, #24]	@ (8009d48 <inc_lock+0x118>)
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	011b      	lsls	r3, r3, #4
 8009d32:	440b      	add	r3, r1
 8009d34:	330c      	adds	r3, #12
 8009d36:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3301      	adds	r3, #1
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	20002670 	.word	0x20002670

08009d4c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b085      	sub	sp, #20
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	3b01      	subs	r3, #1
 8009d58:	607b      	str	r3, [r7, #4]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d825      	bhi.n	8009dac <dec_lock+0x60>
		n = Files[i].ctr;
 8009d60:	4a17      	ldr	r2, [pc, #92]	@ (8009dc0 <dec_lock+0x74>)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	011b      	lsls	r3, r3, #4
 8009d66:	4413      	add	r3, r2
 8009d68:	330c      	adds	r3, #12
 8009d6a:	881b      	ldrh	r3, [r3, #0]
 8009d6c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009d6e:	89fb      	ldrh	r3, [r7, #14]
 8009d70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d74:	d101      	bne.n	8009d7a <dec_lock+0x2e>
 8009d76:	2300      	movs	r3, #0
 8009d78:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009d7a:	89fb      	ldrh	r3, [r7, #14]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <dec_lock+0x3a>
 8009d80:	89fb      	ldrh	r3, [r7, #14]
 8009d82:	3b01      	subs	r3, #1
 8009d84:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009d86:	4a0e      	ldr	r2, [pc, #56]	@ (8009dc0 <dec_lock+0x74>)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	011b      	lsls	r3, r3, #4
 8009d8c:	4413      	add	r3, r2
 8009d8e:	330c      	adds	r3, #12
 8009d90:	89fa      	ldrh	r2, [r7, #14]
 8009d92:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009d94:	89fb      	ldrh	r3, [r7, #14]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d105      	bne.n	8009da6 <dec_lock+0x5a>
 8009d9a:	4a09      	ldr	r2, [pc, #36]	@ (8009dc0 <dec_lock+0x74>)
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	011b      	lsls	r3, r3, #4
 8009da0:	4413      	add	r3, r2
 8009da2:	2200      	movs	r2, #0
 8009da4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009da6:	2300      	movs	r3, #0
 8009da8:	737b      	strb	r3, [r7, #13]
 8009daa:	e001      	b.n	8009db0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009dac:	2302      	movs	r3, #2
 8009dae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009db0:	7b7b      	ldrb	r3, [r7, #13]
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3714      	adds	r7, #20
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	20002670 	.word	0x20002670

08009dc4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009dcc:	2300      	movs	r3, #0
 8009dce:	60fb      	str	r3, [r7, #12]
 8009dd0:	e010      	b.n	8009df4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009dd2:	4a0d      	ldr	r2, [pc, #52]	@ (8009e08 <clear_lock+0x44>)
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	011b      	lsls	r3, r3, #4
 8009dd8:	4413      	add	r3, r2
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d105      	bne.n	8009dee <clear_lock+0x2a>
 8009de2:	4a09      	ldr	r2, [pc, #36]	@ (8009e08 <clear_lock+0x44>)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	011b      	lsls	r3, r3, #4
 8009de8:	4413      	add	r3, r2
 8009dea:	2200      	movs	r2, #0
 8009dec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	3301      	adds	r3, #1
 8009df2:	60fb      	str	r3, [r7, #12]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d9eb      	bls.n	8009dd2 <clear_lock+0xe>
	}
}
 8009dfa:	bf00      	nop
 8009dfc:	bf00      	nop
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr
 8009e08:	20002670 	.word	0x20002670

08009e0c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b086      	sub	sp, #24
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009e14:	2300      	movs	r3, #0
 8009e16:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	78db      	ldrb	r3, [r3, #3]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d034      	beq.n	8009e8a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e24:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	7858      	ldrb	r0, [r3, #1]
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009e30:	2301      	movs	r3, #1
 8009e32:	697a      	ldr	r2, [r7, #20]
 8009e34:	f7ff fd40 	bl	80098b8 <disk_write>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d002      	beq.n	8009e44 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	73fb      	strb	r3, [r7, #15]
 8009e42:	e022      	b.n	8009e8a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2200      	movs	r2, #0
 8009e48:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e4e:	697a      	ldr	r2, [r7, #20]
 8009e50:	1ad2      	subs	r2, r2, r3
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6a1b      	ldr	r3, [r3, #32]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d217      	bcs.n	8009e8a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	789b      	ldrb	r3, [r3, #2]
 8009e5e:	613b      	str	r3, [r7, #16]
 8009e60:	e010      	b.n	8009e84 <sync_window+0x78>
					wsect += fs->fsize;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6a1b      	ldr	r3, [r3, #32]
 8009e66:	697a      	ldr	r2, [r7, #20]
 8009e68:	4413      	add	r3, r2
 8009e6a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	7858      	ldrb	r0, [r3, #1]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009e76:	2301      	movs	r3, #1
 8009e78:	697a      	ldr	r2, [r7, #20]
 8009e7a:	f7ff fd1d 	bl	80098b8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	3b01      	subs	r3, #1
 8009e82:	613b      	str	r3, [r7, #16]
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	2b01      	cmp	r3, #1
 8009e88:	d8eb      	bhi.n	8009e62 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3718      	adds	r7, #24
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ea6:	683a      	ldr	r2, [r7, #0]
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	d01b      	beq.n	8009ee4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f7ff ffad 	bl	8009e0c <sync_window>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009eb6:	7bfb      	ldrb	r3, [r7, #15]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d113      	bne.n	8009ee4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	7858      	ldrb	r0, [r3, #1]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	f7ff fcd5 	bl	8009878 <disk_read>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d004      	beq.n	8009ede <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8009ed8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	683a      	ldr	r2, [r7, #0]
 8009ee2:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3710      	adds	r7, #16
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
	...

08009ef0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f7ff ff87 	bl	8009e0c <sync_window>
 8009efe:	4603      	mov	r3, r0
 8009f00:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009f02:	7bfb      	ldrb	r3, [r7, #15]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d159      	bne.n	8009fbc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	2b03      	cmp	r3, #3
 8009f0e:	d149      	bne.n	8009fa4 <sync_fs+0xb4>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	791b      	ldrb	r3, [r3, #4]
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d145      	bne.n	8009fa4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	899b      	ldrh	r3, [r3, #12]
 8009f22:	461a      	mov	r2, r3
 8009f24:	2100      	movs	r1, #0
 8009f26:	f7ff fda8 	bl	8009a7a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	3338      	adds	r3, #56	@ 0x38
 8009f2e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009f32:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7ff fd37 	bl	80099aa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	3338      	adds	r3, #56	@ 0x38
 8009f40:	4921      	ldr	r1, [pc, #132]	@ (8009fc8 <sync_fs+0xd8>)
 8009f42:	4618      	mov	r0, r3
 8009f44:	f7ff fd4c 	bl	80099e0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	3338      	adds	r3, #56	@ 0x38
 8009f4c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009f50:	491e      	ldr	r1, [pc, #120]	@ (8009fcc <sync_fs+0xdc>)
 8009f52:	4618      	mov	r0, r3
 8009f54:	f7ff fd44 	bl	80099e0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	3338      	adds	r3, #56	@ 0x38
 8009f5c:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	699b      	ldr	r3, [r3, #24]
 8009f64:	4619      	mov	r1, r3
 8009f66:	4610      	mov	r0, r2
 8009f68:	f7ff fd3a 	bl	80099e0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	3338      	adds	r3, #56	@ 0x38
 8009f70:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	4619      	mov	r1, r3
 8009f7a:	4610      	mov	r0, r2
 8009f7c:	f7ff fd30 	bl	80099e0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f84:	1c5a      	adds	r2, r3, #1
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	7858      	ldrb	r0, [r3, #1]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f98:	2301      	movs	r3, #1
 8009f9a:	f7ff fc8d 	bl	80098b8 <disk_write>
			fs->fsi_flag = 0;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	785b      	ldrb	r3, [r3, #1]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	2100      	movs	r1, #0
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7ff fca3 	bl	80098f8 <disk_ioctl>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d001      	beq.n	8009fbc <sync_fs+0xcc>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3710      	adds	r7, #16
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	41615252 	.word	0x41615252
 8009fcc:	61417272 	.word	0x61417272

08009fd0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	3b02      	subs	r3, #2
 8009fde:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	69db      	ldr	r3, [r3, #28]
 8009fe4:	3b02      	subs	r3, #2
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	d301      	bcc.n	8009ff0 <clust2sect+0x20>
 8009fec:	2300      	movs	r3, #0
 8009fee:	e008      	b.n	800a002 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	895b      	ldrh	r3, [r3, #10]
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	fb03 f202 	mul.w	r2, r3, r2
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a000:	4413      	add	r3, r2
}
 800a002:	4618      	mov	r0, r3
 800a004:	370c      	adds	r7, #12
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr

0800a00e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b086      	sub	sp, #24
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
 800a016:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b01      	cmp	r3, #1
 800a022:	d904      	bls.n	800a02e <get_fat+0x20>
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	683a      	ldr	r2, [r7, #0]
 800a02a:	429a      	cmp	r2, r3
 800a02c:	d302      	bcc.n	800a034 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a02e:	2301      	movs	r3, #1
 800a030:	617b      	str	r3, [r7, #20]
 800a032:	e0ba      	b.n	800a1aa <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a034:	f04f 33ff 	mov.w	r3, #4294967295
 800a038:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	781b      	ldrb	r3, [r3, #0]
 800a03e:	2b03      	cmp	r3, #3
 800a040:	f000 8082 	beq.w	800a148 <get_fat+0x13a>
 800a044:	2b03      	cmp	r3, #3
 800a046:	f300 80a6 	bgt.w	800a196 <get_fat+0x188>
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d002      	beq.n	800a054 <get_fat+0x46>
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d055      	beq.n	800a0fe <get_fat+0xf0>
 800a052:	e0a0      	b.n	800a196 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	60fb      	str	r3, [r7, #12]
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	085b      	lsrs	r3, r3, #1
 800a05c:	68fa      	ldr	r2, [r7, #12]
 800a05e:	4413      	add	r3, r2
 800a060:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a066:	693b      	ldr	r3, [r7, #16]
 800a068:	899b      	ldrh	r3, [r3, #12]
 800a06a:	4619      	mov	r1, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a072:	4413      	add	r3, r2
 800a074:	4619      	mov	r1, r3
 800a076:	6938      	ldr	r0, [r7, #16]
 800a078:	f7ff ff0c 	bl	8009e94 <move_window>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f040 808c 	bne.w	800a19c <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	1c5a      	adds	r2, r3, #1
 800a088:	60fa      	str	r2, [r7, #12]
 800a08a:	693a      	ldr	r2, [r7, #16]
 800a08c:	8992      	ldrh	r2, [r2, #12]
 800a08e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a092:	fb01 f202 	mul.w	r2, r1, r2
 800a096:	1a9b      	subs	r3, r3, r2
 800a098:	693a      	ldr	r2, [r7, #16]
 800a09a:	4413      	add	r3, r2
 800a09c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a0a0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a0a2:	693b      	ldr	r3, [r7, #16]
 800a0a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	899b      	ldrh	r3, [r3, #12]
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	fbb3 f3f1 	udiv	r3, r3, r1
 800a0b2:	4413      	add	r3, r2
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	6938      	ldr	r0, [r7, #16]
 800a0b8:	f7ff feec 	bl	8009e94 <move_window>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d16e      	bne.n	800a1a0 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a0c2:	693b      	ldr	r3, [r7, #16]
 800a0c4:	899b      	ldrh	r3, [r3, #12]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0ce:	fb01 f202 	mul.w	r2, r1, r2
 800a0d2:	1a9b      	subs	r3, r3, r2
 800a0d4:	693a      	ldr	r2, [r7, #16]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	4313      	orrs	r3, r2
 800a0e2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d002      	beq.n	800a0f4 <get_fat+0xe6>
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	091b      	lsrs	r3, r3, #4
 800a0f2:	e002      	b.n	800a0fa <get_fat+0xec>
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a0fa:	617b      	str	r3, [r7, #20]
			break;
 800a0fc:	e055      	b.n	800a1aa <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	899b      	ldrh	r3, [r3, #12]
 800a106:	085b      	lsrs	r3, r3, #1
 800a108:	b29b      	uxth	r3, r3
 800a10a:	4619      	mov	r1, r3
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a112:	4413      	add	r3, r2
 800a114:	4619      	mov	r1, r3
 800a116:	6938      	ldr	r0, [r7, #16]
 800a118:	f7ff febc 	bl	8009e94 <move_window>
 800a11c:	4603      	mov	r3, r0
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d140      	bne.n	800a1a4 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	005b      	lsls	r3, r3, #1
 800a12c:	693a      	ldr	r2, [r7, #16]
 800a12e:	8992      	ldrh	r2, [r2, #12]
 800a130:	fbb3 f0f2 	udiv	r0, r3, r2
 800a134:	fb00 f202 	mul.w	r2, r0, r2
 800a138:	1a9b      	subs	r3, r3, r2
 800a13a:	440b      	add	r3, r1
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff fbf9 	bl	8009934 <ld_word>
 800a142:	4603      	mov	r3, r0
 800a144:	617b      	str	r3, [r7, #20]
			break;
 800a146:	e030      	b.n	800a1aa <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	899b      	ldrh	r3, [r3, #12]
 800a150:	089b      	lsrs	r3, r3, #2
 800a152:	b29b      	uxth	r3, r3
 800a154:	4619      	mov	r1, r3
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	fbb3 f3f1 	udiv	r3, r3, r1
 800a15c:	4413      	add	r3, r2
 800a15e:	4619      	mov	r1, r3
 800a160:	6938      	ldr	r0, [r7, #16]
 800a162:	f7ff fe97 	bl	8009e94 <move_window>
 800a166:	4603      	mov	r3, r0
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d11d      	bne.n	800a1a8 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	693a      	ldr	r2, [r7, #16]
 800a178:	8992      	ldrh	r2, [r2, #12]
 800a17a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a17e:	fb00 f202 	mul.w	r2, r0, r2
 800a182:	1a9b      	subs	r3, r3, r2
 800a184:	440b      	add	r3, r1
 800a186:	4618      	mov	r0, r3
 800a188:	f7ff fbec 	bl	8009964 <ld_dword>
 800a18c:	4603      	mov	r3, r0
 800a18e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a192:	617b      	str	r3, [r7, #20]
			break;
 800a194:	e009      	b.n	800a1aa <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a196:	2301      	movs	r3, #1
 800a198:	617b      	str	r3, [r7, #20]
 800a19a:	e006      	b.n	800a1aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a19c:	bf00      	nop
 800a19e:	e004      	b.n	800a1aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a1a0:	bf00      	nop
 800a1a2:	e002      	b.n	800a1aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a1a4:	bf00      	nop
 800a1a6:	e000      	b.n	800a1aa <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a1a8:	bf00      	nop
		}
	}

	return val;
 800a1aa:	697b      	ldr	r3, [r7, #20]
}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	3718      	adds	r7, #24
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}

0800a1b4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a1b4:	b590      	push	{r4, r7, lr}
 800a1b6:	b089      	sub	sp, #36	@ 0x24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a1c0:	2302      	movs	r3, #2
 800a1c2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	f240 8109 	bls.w	800a3de <put_fat+0x22a>
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	69db      	ldr	r3, [r3, #28]
 800a1d0:	68ba      	ldr	r2, [r7, #8]
 800a1d2:	429a      	cmp	r2, r3
 800a1d4:	f080 8103 	bcs.w	800a3de <put_fat+0x22a>
		switch (fs->fs_type) {
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	2b03      	cmp	r3, #3
 800a1de:	f000 80b6 	beq.w	800a34e <put_fat+0x19a>
 800a1e2:	2b03      	cmp	r3, #3
 800a1e4:	f300 80fb 	bgt.w	800a3de <put_fat+0x22a>
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d003      	beq.n	800a1f4 <put_fat+0x40>
 800a1ec:	2b02      	cmp	r3, #2
 800a1ee:	f000 8083 	beq.w	800a2f8 <put_fat+0x144>
 800a1f2:	e0f4      	b.n	800a3de <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	61bb      	str	r3, [r7, #24]
 800a1f8:	69bb      	ldr	r3, [r7, #24]
 800a1fa:	085b      	lsrs	r3, r3, #1
 800a1fc:	69ba      	ldr	r2, [r7, #24]
 800a1fe:	4413      	add	r3, r2
 800a200:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	899b      	ldrh	r3, [r3, #12]
 800a20a:	4619      	mov	r1, r3
 800a20c:	69bb      	ldr	r3, [r7, #24]
 800a20e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a212:	4413      	add	r3, r2
 800a214:	4619      	mov	r1, r3
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fe3c 	bl	8009e94 <move_window>
 800a21c:	4603      	mov	r3, r0
 800a21e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a220:	7ffb      	ldrb	r3, [r7, #31]
 800a222:	2b00      	cmp	r3, #0
 800a224:	f040 80d4 	bne.w	800a3d0 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	1c5a      	adds	r2, r3, #1
 800a232:	61ba      	str	r2, [r7, #24]
 800a234:	68fa      	ldr	r2, [r7, #12]
 800a236:	8992      	ldrh	r2, [r2, #12]
 800a238:	fbb3 f0f2 	udiv	r0, r3, r2
 800a23c:	fb00 f202 	mul.w	r2, r0, r2
 800a240:	1a9b      	subs	r3, r3, r2
 800a242:	440b      	add	r3, r1
 800a244:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	f003 0301 	and.w	r3, r3, #1
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d00d      	beq.n	800a26c <put_fat+0xb8>
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	b25b      	sxtb	r3, r3
 800a256:	f003 030f 	and.w	r3, r3, #15
 800a25a:	b25a      	sxtb	r2, r3
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	011b      	lsls	r3, r3, #4
 800a262:	b25b      	sxtb	r3, r3
 800a264:	4313      	orrs	r3, r2
 800a266:	b25b      	sxtb	r3, r3
 800a268:	b2db      	uxtb	r3, r3
 800a26a:	e001      	b.n	800a270 <put_fat+0xbc>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	697a      	ldr	r2, [r7, #20]
 800a272:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2201      	movs	r2, #1
 800a278:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	899b      	ldrh	r3, [r3, #12]
 800a282:	4619      	mov	r1, r3
 800a284:	69bb      	ldr	r3, [r7, #24]
 800a286:	fbb3 f3f1 	udiv	r3, r3, r1
 800a28a:	4413      	add	r3, r2
 800a28c:	4619      	mov	r1, r3
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f7ff fe00 	bl	8009e94 <move_window>
 800a294:	4603      	mov	r3, r0
 800a296:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a298:	7ffb      	ldrb	r3, [r7, #31]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	f040 809a 	bne.w	800a3d4 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	899b      	ldrh	r3, [r3, #12]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2b2:	fb00 f202 	mul.w	r2, r0, r2
 800a2b6:	1a9b      	subs	r3, r3, r2
 800a2b8:	440b      	add	r3, r1
 800a2ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	f003 0301 	and.w	r3, r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d003      	beq.n	800a2ce <put_fat+0x11a>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	091b      	lsrs	r3, r3, #4
 800a2ca:	b2db      	uxtb	r3, r3
 800a2cc:	e00e      	b.n	800a2ec <put_fat+0x138>
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	b25b      	sxtb	r3, r3
 800a2d4:	f023 030f 	bic.w	r3, r3, #15
 800a2d8:	b25a      	sxtb	r2, r3
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	0a1b      	lsrs	r3, r3, #8
 800a2de:	b25b      	sxtb	r3, r3
 800a2e0:	f003 030f 	and.w	r3, r3, #15
 800a2e4:	b25b      	sxtb	r3, r3
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	b25b      	sxtb	r3, r3
 800a2ea:	b2db      	uxtb	r3, r3
 800a2ec:	697a      	ldr	r2, [r7, #20]
 800a2ee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	70da      	strb	r2, [r3, #3]
			break;
 800a2f6:	e072      	b.n	800a3de <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	899b      	ldrh	r3, [r3, #12]
 800a300:	085b      	lsrs	r3, r3, #1
 800a302:	b29b      	uxth	r3, r3
 800a304:	4619      	mov	r1, r3
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	fbb3 f3f1 	udiv	r3, r3, r1
 800a30c:	4413      	add	r3, r2
 800a30e:	4619      	mov	r1, r3
 800a310:	68f8      	ldr	r0, [r7, #12]
 800a312:	f7ff fdbf 	bl	8009e94 <move_window>
 800a316:	4603      	mov	r3, r0
 800a318:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a31a:	7ffb      	ldrb	r3, [r7, #31]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d15b      	bne.n	800a3d8 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	005b      	lsls	r3, r3, #1
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	8992      	ldrh	r2, [r2, #12]
 800a32e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a332:	fb00 f202 	mul.w	r2, r0, r2
 800a336:	1a9b      	subs	r3, r3, r2
 800a338:	440b      	add	r3, r1
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	b292      	uxth	r2, r2
 800a33e:	4611      	mov	r1, r2
 800a340:	4618      	mov	r0, r3
 800a342:	f7ff fb32 	bl	80099aa <st_word>
			fs->wflag = 1;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2201      	movs	r2, #1
 800a34a:	70da      	strb	r2, [r3, #3]
			break;
 800a34c:	e047      	b.n	800a3de <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	899b      	ldrh	r3, [r3, #12]
 800a356:	089b      	lsrs	r3, r3, #2
 800a358:	b29b      	uxth	r3, r3
 800a35a:	4619      	mov	r1, r3
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a362:	4413      	add	r3, r2
 800a364:	4619      	mov	r1, r3
 800a366:	68f8      	ldr	r0, [r7, #12]
 800a368:	f7ff fd94 	bl	8009e94 <move_window>
 800a36c:	4603      	mov	r3, r0
 800a36e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a370:	7ffb      	ldrb	r3, [r7, #31]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d132      	bne.n	800a3dc <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	68fa      	ldr	r2, [r7, #12]
 800a388:	8992      	ldrh	r2, [r2, #12]
 800a38a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a38e:	fb00 f202 	mul.w	r2, r0, r2
 800a392:	1a9b      	subs	r3, r3, r2
 800a394:	440b      	add	r3, r1
 800a396:	4618      	mov	r0, r3
 800a398:	f7ff fae4 	bl	8009964 <ld_dword>
 800a39c:	4603      	mov	r3, r0
 800a39e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a3a2:	4323      	orrs	r3, r4
 800a3a4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	68fa      	ldr	r2, [r7, #12]
 800a3b2:	8992      	ldrh	r2, [r2, #12]
 800a3b4:	fbb3 f0f2 	udiv	r0, r3, r2
 800a3b8:	fb00 f202 	mul.w	r2, r0, r2
 800a3bc:	1a9b      	subs	r3, r3, r2
 800a3be:	440b      	add	r3, r1
 800a3c0:	6879      	ldr	r1, [r7, #4]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7ff fb0c 	bl	80099e0 <st_dword>
			fs->wflag = 1;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	70da      	strb	r2, [r3, #3]
			break;
 800a3ce:	e006      	b.n	800a3de <put_fat+0x22a>
			if (res != FR_OK) break;
 800a3d0:	bf00      	nop
 800a3d2:	e004      	b.n	800a3de <put_fat+0x22a>
			if (res != FR_OK) break;
 800a3d4:	bf00      	nop
 800a3d6:	e002      	b.n	800a3de <put_fat+0x22a>
			if (res != FR_OK) break;
 800a3d8:	bf00      	nop
 800a3da:	e000      	b.n	800a3de <put_fat+0x22a>
			if (res != FR_OK) break;
 800a3dc:	bf00      	nop
		}
	}
	return res;
 800a3de:	7ffb      	ldrb	r3, [r7, #31]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3724      	adds	r7, #36	@ 0x24
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	bd90      	pop	{r4, r7, pc}

0800a3e8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b088      	sub	sp, #32
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	60f8      	str	r0, [r7, #12]
 800a3f0:	60b9      	str	r1, [r7, #8]
 800a3f2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	2b01      	cmp	r3, #1
 800a402:	d904      	bls.n	800a40e <remove_chain+0x26>
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	69db      	ldr	r3, [r3, #28]
 800a408:	68ba      	ldr	r2, [r7, #8]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d301      	bcc.n	800a412 <remove_chain+0x2a>
 800a40e:	2302      	movs	r3, #2
 800a410:	e04b      	b.n	800a4aa <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00c      	beq.n	800a432 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a418:	f04f 32ff 	mov.w	r2, #4294967295
 800a41c:	6879      	ldr	r1, [r7, #4]
 800a41e:	69b8      	ldr	r0, [r7, #24]
 800a420:	f7ff fec8 	bl	800a1b4 <put_fat>
 800a424:	4603      	mov	r3, r0
 800a426:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a428:	7ffb      	ldrb	r3, [r7, #31]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <remove_chain+0x4a>
 800a42e:	7ffb      	ldrb	r3, [r7, #31]
 800a430:	e03b      	b.n	800a4aa <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a432:	68b9      	ldr	r1, [r7, #8]
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f7ff fdea 	bl	800a00e <get_fat>
 800a43a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a43c:	697b      	ldr	r3, [r7, #20]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d031      	beq.n	800a4a6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d101      	bne.n	800a44c <remove_chain+0x64>
 800a448:	2302      	movs	r3, #2
 800a44a:	e02e      	b.n	800a4aa <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a452:	d101      	bne.n	800a458 <remove_chain+0x70>
 800a454:	2301      	movs	r3, #1
 800a456:	e028      	b.n	800a4aa <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a458:	2200      	movs	r2, #0
 800a45a:	68b9      	ldr	r1, [r7, #8]
 800a45c:	69b8      	ldr	r0, [r7, #24]
 800a45e:	f7ff fea9 	bl	800a1b4 <put_fat>
 800a462:	4603      	mov	r3, r0
 800a464:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a466:	7ffb      	ldrb	r3, [r7, #31]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d001      	beq.n	800a470 <remove_chain+0x88>
 800a46c:	7ffb      	ldrb	r3, [r7, #31]
 800a46e:	e01c      	b.n	800a4aa <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	699a      	ldr	r2, [r3, #24]
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	69db      	ldr	r3, [r3, #28]
 800a478:	3b02      	subs	r3, #2
 800a47a:	429a      	cmp	r2, r3
 800a47c:	d20b      	bcs.n	800a496 <remove_chain+0xae>
			fs->free_clst++;
 800a47e:	69bb      	ldr	r3, [r7, #24]
 800a480:	699b      	ldr	r3, [r3, #24]
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800a488:	69bb      	ldr	r3, [r7, #24]
 800a48a:	791b      	ldrb	r3, [r3, #4]
 800a48c:	f043 0301 	orr.w	r3, r3, #1
 800a490:	b2da      	uxtb	r2, r3
 800a492:	69bb      	ldr	r3, [r7, #24]
 800a494:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a49a:	69bb      	ldr	r3, [r7, #24]
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d3c6      	bcc.n	800a432 <remove_chain+0x4a>
 800a4a4:	e000      	b.n	800a4a8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a4a6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a4a8:	2300      	movs	r3, #0
}
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	3720      	adds	r7, #32
 800a4ae:	46bd      	mov	sp, r7
 800a4b0:	bd80      	pop	{r7, pc}

0800a4b2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a4b2:	b580      	push	{r7, lr}
 800a4b4:	b088      	sub	sp, #32
 800a4b6:	af00      	add	r7, sp, #0
 800a4b8:	6078      	str	r0, [r7, #4]
 800a4ba:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d10d      	bne.n	800a4e4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	695b      	ldr	r3, [r3, #20]
 800a4cc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a4ce:	69bb      	ldr	r3, [r7, #24]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d004      	beq.n	800a4de <create_chain+0x2c>
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	69db      	ldr	r3, [r3, #28]
 800a4d8:	69ba      	ldr	r2, [r7, #24]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d31b      	bcc.n	800a516 <create_chain+0x64>
 800a4de:	2301      	movs	r3, #1
 800a4e0:	61bb      	str	r3, [r7, #24]
 800a4e2:	e018      	b.n	800a516 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a4e4:	6839      	ldr	r1, [r7, #0]
 800a4e6:	6878      	ldr	r0, [r7, #4]
 800a4e8:	f7ff fd91 	bl	800a00e <get_fat>
 800a4ec:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d801      	bhi.n	800a4f8 <create_chain+0x46>
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	e070      	b.n	800a5da <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4fe:	d101      	bne.n	800a504 <create_chain+0x52>
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	e06a      	b.n	800a5da <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a504:	693b      	ldr	r3, [r7, #16]
 800a506:	69db      	ldr	r3, [r3, #28]
 800a508:	68fa      	ldr	r2, [r7, #12]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d201      	bcs.n	800a512 <create_chain+0x60>
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	e063      	b.n	800a5da <create_chain+0x128>
		scl = clst;
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a516:	69bb      	ldr	r3, [r7, #24]
 800a518:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a51a:	69fb      	ldr	r3, [r7, #28]
 800a51c:	3301      	adds	r3, #1
 800a51e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	69db      	ldr	r3, [r3, #28]
 800a524:	69fa      	ldr	r2, [r7, #28]
 800a526:	429a      	cmp	r2, r3
 800a528:	d307      	bcc.n	800a53a <create_chain+0x88>
				ncl = 2;
 800a52a:	2302      	movs	r3, #2
 800a52c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a52e:	69fa      	ldr	r2, [r7, #28]
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	429a      	cmp	r2, r3
 800a534:	d901      	bls.n	800a53a <create_chain+0x88>
 800a536:	2300      	movs	r3, #0
 800a538:	e04f      	b.n	800a5da <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a53a:	69f9      	ldr	r1, [r7, #28]
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f7ff fd66 	bl	800a00e <get_fat>
 800a542:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00e      	beq.n	800a568 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d003      	beq.n	800a558 <create_chain+0xa6>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a556:	d101      	bne.n	800a55c <create_chain+0xaa>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	e03e      	b.n	800a5da <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a55c:	69fa      	ldr	r2, [r7, #28]
 800a55e:	69bb      	ldr	r3, [r7, #24]
 800a560:	429a      	cmp	r2, r3
 800a562:	d1da      	bne.n	800a51a <create_chain+0x68>
 800a564:	2300      	movs	r3, #0
 800a566:	e038      	b.n	800a5da <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a568:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a56a:	f04f 32ff 	mov.w	r2, #4294967295
 800a56e:	69f9      	ldr	r1, [r7, #28]
 800a570:	6938      	ldr	r0, [r7, #16]
 800a572:	f7ff fe1f 	bl	800a1b4 <put_fat>
 800a576:	4603      	mov	r3, r0
 800a578:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a57a:	7dfb      	ldrb	r3, [r7, #23]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d109      	bne.n	800a594 <create_chain+0xe2>
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d006      	beq.n	800a594 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a586:	69fa      	ldr	r2, [r7, #28]
 800a588:	6839      	ldr	r1, [r7, #0]
 800a58a:	6938      	ldr	r0, [r7, #16]
 800a58c:	f7ff fe12 	bl	800a1b4 <put_fat>
 800a590:	4603      	mov	r3, r0
 800a592:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a594:	7dfb      	ldrb	r3, [r7, #23]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d116      	bne.n	800a5c8 <create_chain+0x116>
		fs->last_clst = ncl;
 800a59a:	693b      	ldr	r3, [r7, #16]
 800a59c:	69fa      	ldr	r2, [r7, #28]
 800a59e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	699a      	ldr	r2, [r3, #24]
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	69db      	ldr	r3, [r3, #28]
 800a5a8:	3b02      	subs	r3, #2
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d804      	bhi.n	800a5b8 <create_chain+0x106>
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	699b      	ldr	r3, [r3, #24]
 800a5b2:	1e5a      	subs	r2, r3, #1
 800a5b4:	693b      	ldr	r3, [r7, #16]
 800a5b6:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	791b      	ldrb	r3, [r3, #4]
 800a5bc:	f043 0301 	orr.w	r3, r3, #1
 800a5c0:	b2da      	uxtb	r2, r3
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	711a      	strb	r2, [r3, #4]
 800a5c6:	e007      	b.n	800a5d8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a5c8:	7dfb      	ldrb	r3, [r7, #23]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d102      	bne.n	800a5d4 <create_chain+0x122>
 800a5ce:	f04f 33ff 	mov.w	r3, #4294967295
 800a5d2:	e000      	b.n	800a5d6 <create_chain+0x124>
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a5d8:	69fb      	ldr	r3, [r7, #28]
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3720      	adds	r7, #32
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}

0800a5e2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b087      	sub	sp, #28
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	6078      	str	r0, [r7, #4]
 800a5ea:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5f6:	3304      	adds	r3, #4
 800a5f8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	899b      	ldrh	r3, [r3, #12]
 800a5fe:	461a      	mov	r2, r3
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	fbb3 f3f2 	udiv	r3, r3, r2
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	8952      	ldrh	r2, [r2, #10]
 800a60a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a60e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	1d1a      	adds	r2, r3, #4
 800a614:	613a      	str	r2, [r7, #16]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d101      	bne.n	800a624 <clmt_clust+0x42>
 800a620:	2300      	movs	r3, #0
 800a622:	e010      	b.n	800a646 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a624:	697a      	ldr	r2, [r7, #20]
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d307      	bcc.n	800a63c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a62c:	697a      	ldr	r2, [r7, #20]
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	1ad3      	subs	r3, r2, r3
 800a632:	617b      	str	r3, [r7, #20]
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	3304      	adds	r3, #4
 800a638:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a63a:	e7e9      	b.n	800a610 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a63c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	4413      	add	r3, r2
}
 800a646:	4618      	mov	r0, r3
 800a648:	371c      	adds	r7, #28
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr

0800a652 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b086      	sub	sp, #24
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
 800a65a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a668:	d204      	bcs.n	800a674 <dir_sdi+0x22>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	f003 031f 	and.w	r3, r3, #31
 800a670:	2b00      	cmp	r3, #0
 800a672:	d001      	beq.n	800a678 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a674:	2302      	movs	r3, #2
 800a676:	e071      	b.n	800a75c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d106      	bne.n	800a698 <dir_sdi+0x46>
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d902      	bls.n	800a698 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a692:	693b      	ldr	r3, [r7, #16]
 800a694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a696:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a698:	697b      	ldr	r3, [r7, #20]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d10c      	bne.n	800a6b8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	095b      	lsrs	r3, r3, #5
 800a6a2:	693a      	ldr	r2, [r7, #16]
 800a6a4:	8912      	ldrh	r2, [r2, #8]
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d301      	bcc.n	800a6ae <dir_sdi+0x5c>
 800a6aa:	2302      	movs	r3, #2
 800a6ac:	e056      	b.n	800a75c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	61da      	str	r2, [r3, #28]
 800a6b6:	e02d      	b.n	800a714 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	895b      	ldrh	r3, [r3, #10]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	899b      	ldrh	r3, [r3, #12]
 800a6c2:	fb02 f303 	mul.w	r3, r2, r3
 800a6c6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a6c8:	e019      	b.n	800a6fe <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6979      	ldr	r1, [r7, #20]
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f7ff fc9d 	bl	800a00e <get_fat>
 800a6d4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6dc:	d101      	bne.n	800a6e2 <dir_sdi+0x90>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e03c      	b.n	800a75c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d904      	bls.n	800a6f2 <dir_sdi+0xa0>
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	69db      	ldr	r3, [r3, #28]
 800a6ec:	697a      	ldr	r2, [r7, #20]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d301      	bcc.n	800a6f6 <dir_sdi+0xa4>
 800a6f2:	2302      	movs	r3, #2
 800a6f4:	e032      	b.n	800a75c <dir_sdi+0x10a>
			ofs -= csz;
 800a6f6:	683a      	ldr	r2, [r7, #0]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	1ad3      	subs	r3, r2, r3
 800a6fc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a6fe:	683a      	ldr	r2, [r7, #0]
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	429a      	cmp	r2, r3
 800a704:	d2e1      	bcs.n	800a6ca <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a706:	6979      	ldr	r1, [r7, #20]
 800a708:	6938      	ldr	r0, [r7, #16]
 800a70a:	f7ff fc61 	bl	8009fd0 <clust2sect>
 800a70e:	4602      	mov	r2, r0
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	697a      	ldr	r2, [r7, #20]
 800a718:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	69db      	ldr	r3, [r3, #28]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <dir_sdi+0xd4>
 800a722:	2302      	movs	r3, #2
 800a724:	e01a      	b.n	800a75c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	69da      	ldr	r2, [r3, #28]
 800a72a:	693b      	ldr	r3, [r7, #16]
 800a72c:	899b      	ldrh	r3, [r3, #12]
 800a72e:	4619      	mov	r1, r3
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	fbb3 f3f1 	udiv	r3, r3, r1
 800a736:	441a      	add	r2, r3
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	899b      	ldrh	r3, [r3, #12]
 800a746:	461a      	mov	r2, r3
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a74e:	fb00 f202 	mul.w	r2, r0, r2
 800a752:	1a9b      	subs	r3, r3, r2
 800a754:	18ca      	adds	r2, r1, r3
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3718      	adds	r7, #24
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b086      	sub	sp, #24
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	695b      	ldr	r3, [r3, #20]
 800a778:	3320      	adds	r3, #32
 800a77a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d003      	beq.n	800a78c <dir_next+0x28>
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a78a:	d301      	bcc.n	800a790 <dir_next+0x2c>
 800a78c:	2304      	movs	r3, #4
 800a78e:	e0bb      	b.n	800a908 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	899b      	ldrh	r3, [r3, #12]
 800a794:	461a      	mov	r2, r3
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	fbb3 f1f2 	udiv	r1, r3, r2
 800a79c:	fb01 f202 	mul.w	r2, r1, r2
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f040 809d 	bne.w	800a8e2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	69db      	ldr	r3, [r3, #28]
 800a7ac:	1c5a      	adds	r2, r3, #1
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	699b      	ldr	r3, [r3, #24]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d10b      	bne.n	800a7d2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	095b      	lsrs	r3, r3, #5
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	8912      	ldrh	r2, [r2, #8]
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	f0c0 808d 	bcc.w	800a8e2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	61da      	str	r2, [r3, #28]
 800a7ce:	2304      	movs	r3, #4
 800a7d0:	e09a      	b.n	800a908 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	899b      	ldrh	r3, [r3, #12]
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	fbb3 f3f2 	udiv	r3, r3, r2
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	8952      	ldrh	r2, [r2, #10]
 800a7e2:	3a01      	subs	r2, #1
 800a7e4:	4013      	ands	r3, r2
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d17b      	bne.n	800a8e2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	699b      	ldr	r3, [r3, #24]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	4610      	mov	r0, r2
 800a7f4:	f7ff fc0b 	bl	800a00e <get_fat>
 800a7f8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d801      	bhi.n	800a804 <dir_next+0xa0>
 800a800:	2302      	movs	r3, #2
 800a802:	e081      	b.n	800a908 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a80a:	d101      	bne.n	800a810 <dir_next+0xac>
 800a80c:	2301      	movs	r3, #1
 800a80e:	e07b      	b.n	800a908 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	69db      	ldr	r3, [r3, #28]
 800a814:	697a      	ldr	r2, [r7, #20]
 800a816:	429a      	cmp	r2, r3
 800a818:	d359      	bcc.n	800a8ce <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d104      	bne.n	800a82a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2200      	movs	r2, #0
 800a824:	61da      	str	r2, [r3, #28]
 800a826:	2304      	movs	r3, #4
 800a828:	e06e      	b.n	800a908 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	699b      	ldr	r3, [r3, #24]
 800a830:	4619      	mov	r1, r3
 800a832:	4610      	mov	r0, r2
 800a834:	f7ff fe3d 	bl	800a4b2 <create_chain>
 800a838:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <dir_next+0xe0>
 800a840:	2307      	movs	r3, #7
 800a842:	e061      	b.n	800a908 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	2b01      	cmp	r3, #1
 800a848:	d101      	bne.n	800a84e <dir_next+0xea>
 800a84a:	2302      	movs	r3, #2
 800a84c:	e05c      	b.n	800a908 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a854:	d101      	bne.n	800a85a <dir_next+0xf6>
 800a856:	2301      	movs	r3, #1
 800a858:	e056      	b.n	800a908 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a85a:	68f8      	ldr	r0, [r7, #12]
 800a85c:	f7ff fad6 	bl	8009e0c <sync_window>
 800a860:	4603      	mov	r3, r0
 800a862:	2b00      	cmp	r3, #0
 800a864:	d001      	beq.n	800a86a <dir_next+0x106>
 800a866:	2301      	movs	r3, #1
 800a868:	e04e      	b.n	800a908 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	899b      	ldrh	r3, [r3, #12]
 800a874:	461a      	mov	r2, r3
 800a876:	2100      	movs	r1, #0
 800a878:	f7ff f8ff 	bl	8009a7a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a87c:	2300      	movs	r3, #0
 800a87e:	613b      	str	r3, [r7, #16]
 800a880:	6979      	ldr	r1, [r7, #20]
 800a882:	68f8      	ldr	r0, [r7, #12]
 800a884:	f7ff fba4 	bl	8009fd0 <clust2sect>
 800a888:	4602      	mov	r2, r0
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	635a      	str	r2, [r3, #52]	@ 0x34
 800a88e:	e012      	b.n	800a8b6 <dir_next+0x152>
						fs->wflag = 1;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	2201      	movs	r2, #1
 800a894:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a896:	68f8      	ldr	r0, [r7, #12]
 800a898:	f7ff fab8 	bl	8009e0c <sync_window>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d001      	beq.n	800a8a6 <dir_next+0x142>
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	e030      	b.n	800a908 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	613b      	str	r3, [r7, #16]
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8b0:	1c5a      	adds	r2, r3, #1
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	635a      	str	r2, [r3, #52]	@ 0x34
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	895b      	ldrh	r3, [r3, #10]
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d3e6      	bcc.n	800a890 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8c6:	693b      	ldr	r3, [r7, #16]
 800a8c8:	1ad2      	subs	r2, r2, r3
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	697a      	ldr	r2, [r7, #20]
 800a8d2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a8d4:	6979      	ldr	r1, [r7, #20]
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	f7ff fb7a 	bl	8009fd0 <clust2sect>
 800a8dc:	4602      	mov	r2, r0
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	68ba      	ldr	r2, [r7, #8]
 800a8e6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	899b      	ldrh	r3, [r3, #12]
 800a8f2:	461a      	mov	r2, r3
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a8fa:	fb00 f202 	mul.w	r2, r0, r2
 800a8fe:	1a9b      	subs	r3, r3, r2
 800a900:	18ca      	adds	r2, r1, r3
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a906:	2300      	movs	r3, #0
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3718      	adds	r7, #24
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b086      	sub	sp, #24
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a920:	2100      	movs	r1, #0
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f7ff fe95 	bl	800a652 <dir_sdi>
 800a928:	4603      	mov	r3, r0
 800a92a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a92c:	7dfb      	ldrb	r3, [r7, #23]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d12b      	bne.n	800a98a <dir_alloc+0x7a>
		n = 0;
 800a932:	2300      	movs	r3, #0
 800a934:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	4619      	mov	r1, r3
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	f7ff faa9 	bl	8009e94 <move_window>
 800a942:	4603      	mov	r3, r0
 800a944:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a946:	7dfb      	ldrb	r3, [r7, #23]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d11d      	bne.n	800a988 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6a1b      	ldr	r3, [r3, #32]
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	2be5      	cmp	r3, #229	@ 0xe5
 800a954:	d004      	beq.n	800a960 <dir_alloc+0x50>
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	6a1b      	ldr	r3, [r3, #32]
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d107      	bne.n	800a970 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a960:	693b      	ldr	r3, [r7, #16]
 800a962:	3301      	adds	r3, #1
 800a964:	613b      	str	r3, [r7, #16]
 800a966:	693a      	ldr	r2, [r7, #16]
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d102      	bne.n	800a974 <dir_alloc+0x64>
 800a96e:	e00c      	b.n	800a98a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a970:	2300      	movs	r3, #0
 800a972:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a974:	2101      	movs	r1, #1
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7ff fef4 	bl	800a764 <dir_next>
 800a97c:	4603      	mov	r3, r0
 800a97e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a980:	7dfb      	ldrb	r3, [r7, #23]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d0d7      	beq.n	800a936 <dir_alloc+0x26>
 800a986:	e000      	b.n	800a98a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a988:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a98a:	7dfb      	ldrb	r3, [r7, #23]
 800a98c:	2b04      	cmp	r3, #4
 800a98e:	d101      	bne.n	800a994 <dir_alloc+0x84>
 800a990:	2307      	movs	r3, #7
 800a992:	75fb      	strb	r3, [r7, #23]
	return res;
 800a994:	7dfb      	ldrb	r3, [r7, #23]
}
 800a996:	4618      	mov	r0, r3
 800a998:	3718      	adds	r7, #24
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
 800a9a6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	331a      	adds	r3, #26
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7fe ffc1 	bl	8009934 <ld_word>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	2b03      	cmp	r3, #3
 800a9bc:	d109      	bne.n	800a9d2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	3314      	adds	r3, #20
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fe ffb6 	bl	8009934 <ld_word>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	041b      	lsls	r3, r3, #16
 800a9cc:	68fa      	ldr	r2, [r7, #12]
 800a9ce:	4313      	orrs	r3, r2
 800a9d0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3710      	adds	r7, #16
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	331a      	adds	r3, #26
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	b292      	uxth	r2, r2
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f7fe ffd9 	bl	80099aa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	2b03      	cmp	r3, #3
 800a9fe:	d109      	bne.n	800aa14 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	f103 0214 	add.w	r2, r3, #20
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	0c1b      	lsrs	r3, r3, #16
 800aa0a:	b29b      	uxth	r3, r3
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	4610      	mov	r0, r2
 800aa10:	f7fe ffcb 	bl	80099aa <st_word>
	}
}
 800aa14:	bf00      	nop
 800aa16:	3710      	adds	r7, #16
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800aa1c:	b590      	push	{r4, r7, lr}
 800aa1e:	b087      	sub	sp, #28
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	331a      	adds	r3, #26
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fe ff82 	bl	8009934 <ld_word>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d001      	beq.n	800aa3a <cmp_lfn+0x1e>
 800aa36:	2300      	movs	r3, #0
 800aa38:	e059      	b.n	800aaee <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800aa42:	1e5a      	subs	r2, r3, #1
 800aa44:	4613      	mov	r3, r2
 800aa46:	005b      	lsls	r3, r3, #1
 800aa48:	4413      	add	r3, r2
 800aa4a:	009b      	lsls	r3, r3, #2
 800aa4c:	4413      	add	r3, r2
 800aa4e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aa50:	2301      	movs	r3, #1
 800aa52:	81fb      	strh	r3, [r7, #14]
 800aa54:	2300      	movs	r3, #0
 800aa56:	613b      	str	r3, [r7, #16]
 800aa58:	e033      	b.n	800aac2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800aa5a:	4a27      	ldr	r2, [pc, #156]	@ (800aaf8 <cmp_lfn+0xdc>)
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	4413      	add	r3, r2
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	461a      	mov	r2, r3
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	4413      	add	r3, r2
 800aa68:	4618      	mov	r0, r3
 800aa6a:	f7fe ff63 	bl	8009934 <ld_word>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800aa72:	89fb      	ldrh	r3, [r7, #14]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d01a      	beq.n	800aaae <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	2bfe      	cmp	r3, #254	@ 0xfe
 800aa7c:	d812      	bhi.n	800aaa4 <cmp_lfn+0x88>
 800aa7e:	89bb      	ldrh	r3, [r7, #12]
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7fe fe2f 	bl	80096e4 <ff_wtoupper>
 800aa86:	4603      	mov	r3, r0
 800aa88:	461c      	mov	r4, r3
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	1c5a      	adds	r2, r3, #1
 800aa8e:	617a      	str	r2, [r7, #20]
 800aa90:	005b      	lsls	r3, r3, #1
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	4413      	add	r3, r2
 800aa96:	881b      	ldrh	r3, [r3, #0]
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f7fe fe23 	bl	80096e4 <ff_wtoupper>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	429c      	cmp	r4, r3
 800aaa2:	d001      	beq.n	800aaa8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	e022      	b.n	800aaee <cmp_lfn+0xd2>
			}
			wc = uc;
 800aaa8:	89bb      	ldrh	r3, [r7, #12]
 800aaaa:	81fb      	strh	r3, [r7, #14]
 800aaac:	e006      	b.n	800aabc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800aaae:	89bb      	ldrh	r3, [r7, #12]
 800aab0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d001      	beq.n	800aabc <cmp_lfn+0xa0>
 800aab8:	2300      	movs	r3, #0
 800aaba:	e018      	b.n	800aaee <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	3301      	adds	r3, #1
 800aac0:	613b      	str	r3, [r7, #16]
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	2b0c      	cmp	r3, #12
 800aac6:	d9c8      	bls.n	800aa5a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00b      	beq.n	800aaec <cmp_lfn+0xd0>
 800aad4:	89fb      	ldrh	r3, [r7, #14]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d008      	beq.n	800aaec <cmp_lfn+0xd0>
 800aada:	697b      	ldr	r3, [r7, #20]
 800aadc:	005b      	lsls	r3, r3, #1
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	4413      	add	r3, r2
 800aae2:	881b      	ldrh	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <cmp_lfn+0xd0>
 800aae8:	2300      	movs	r3, #0
 800aaea:	e000      	b.n	800aaee <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800aaec:	2301      	movs	r3, #1
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	371c      	adds	r7, #28
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd90      	pop	{r4, r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	080114a0 	.word	0x080114a0

0800aafc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b088      	sub	sp, #32
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	60b9      	str	r1, [r7, #8]
 800ab06:	4611      	mov	r1, r2
 800ab08:	461a      	mov	r2, r3
 800ab0a:	460b      	mov	r3, r1
 800ab0c:	71fb      	strb	r3, [r7, #7]
 800ab0e:	4613      	mov	r3, r2
 800ab10:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	330d      	adds	r3, #13
 800ab16:	79ba      	ldrb	r2, [r7, #6]
 800ab18:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	330b      	adds	r3, #11
 800ab1e:	220f      	movs	r2, #15
 800ab20:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	330c      	adds	r3, #12
 800ab26:	2200      	movs	r2, #0
 800ab28:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ab2a:	68bb      	ldr	r3, [r7, #8]
 800ab2c:	331a      	adds	r3, #26
 800ab2e:	2100      	movs	r1, #0
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7fe ff3a 	bl	80099aa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ab36:	79fb      	ldrb	r3, [r7, #7]
 800ab38:	1e5a      	subs	r2, r3, #1
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	005b      	lsls	r3, r3, #1
 800ab3e:	4413      	add	r3, r2
 800ab40:	009b      	lsls	r3, r3, #2
 800ab42:	4413      	add	r3, r2
 800ab44:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ab46:	2300      	movs	r3, #0
 800ab48:	82fb      	strh	r3, [r7, #22]
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ab4e:	8afb      	ldrh	r3, [r7, #22]
 800ab50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d007      	beq.n	800ab68 <put_lfn+0x6c>
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	1c5a      	adds	r2, r3, #1
 800ab5c:	61fa      	str	r2, [r7, #28]
 800ab5e:	005b      	lsls	r3, r3, #1
 800ab60:	68fa      	ldr	r2, [r7, #12]
 800ab62:	4413      	add	r3, r2
 800ab64:	881b      	ldrh	r3, [r3, #0]
 800ab66:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ab68:	4a17      	ldr	r2, [pc, #92]	@ (800abc8 <put_lfn+0xcc>)
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	4413      	add	r3, r2
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	461a      	mov	r2, r3
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	4413      	add	r3, r2
 800ab76:	8afa      	ldrh	r2, [r7, #22]
 800ab78:	4611      	mov	r1, r2
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f7fe ff15 	bl	80099aa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ab80:	8afb      	ldrh	r3, [r7, #22]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d102      	bne.n	800ab8c <put_lfn+0x90>
 800ab86:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab8a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	61bb      	str	r3, [r7, #24]
 800ab92:	69bb      	ldr	r3, [r7, #24]
 800ab94:	2b0c      	cmp	r3, #12
 800ab96:	d9da      	bls.n	800ab4e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ab98:	8afb      	ldrh	r3, [r7, #22]
 800ab9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d006      	beq.n	800abb0 <put_lfn+0xb4>
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	005b      	lsls	r3, r3, #1
 800aba6:	68fa      	ldr	r2, [r7, #12]
 800aba8:	4413      	add	r3, r2
 800abaa:	881b      	ldrh	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d103      	bne.n	800abb8 <put_lfn+0xbc>
 800abb0:	79fb      	ldrb	r3, [r7, #7]
 800abb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abb6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	79fa      	ldrb	r2, [r7, #7]
 800abbc:	701a      	strb	r2, [r3, #0]
}
 800abbe:	bf00      	nop
 800abc0:	3720      	adds	r7, #32
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop
 800abc8:	080114a0 	.word	0x080114a0

0800abcc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b08c      	sub	sp, #48	@ 0x30
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	60f8      	str	r0, [r7, #12]
 800abd4:	60b9      	str	r1, [r7, #8]
 800abd6:	607a      	str	r2, [r7, #4]
 800abd8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800abda:	220b      	movs	r2, #11
 800abdc:	68b9      	ldr	r1, [r7, #8]
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f7fe ff2a 	bl	8009a38 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	2b05      	cmp	r3, #5
 800abe8:	d929      	bls.n	800ac3e <gen_numname+0x72>
		sr = seq;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800abee:	e020      	b.n	800ac32 <gen_numname+0x66>
			wc = *lfn++;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	1c9a      	adds	r2, r3, #2
 800abf4:	607a      	str	r2, [r7, #4]
 800abf6:	881b      	ldrh	r3, [r3, #0]
 800abf8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800abfa:	2300      	movs	r3, #0
 800abfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800abfe:	e015      	b.n	800ac2c <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	005a      	lsls	r2, r3, #1
 800ac04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac06:	f003 0301 	and.w	r3, r3, #1
 800ac0a:	4413      	add	r3, r2
 800ac0c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ac0e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ac10:	085b      	lsrs	r3, r3, #1
 800ac12:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ac14:	69fb      	ldr	r3, [r7, #28]
 800ac16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d003      	beq.n	800ac26 <gen_numname+0x5a>
 800ac1e:	69fa      	ldr	r2, [r7, #28]
 800ac20:	4b30      	ldr	r3, [pc, #192]	@ (800ace4 <gen_numname+0x118>)
 800ac22:	4053      	eors	r3, r2
 800ac24:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ac26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac28:	3301      	adds	r3, #1
 800ac2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ac2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2e:	2b0f      	cmp	r3, #15
 800ac30:	d9e6      	bls.n	800ac00 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	881b      	ldrh	r3, [r3, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d1da      	bne.n	800abf0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ac3a:	69fb      	ldr	r3, [r7, #28]
 800ac3c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ac3e:	2307      	movs	r3, #7
 800ac40:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	f003 030f 	and.w	r3, r3, #15
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	3330      	adds	r3, #48	@ 0x30
 800ac4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800ac52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac56:	2b39      	cmp	r3, #57	@ 0x39
 800ac58:	d904      	bls.n	800ac64 <gen_numname+0x98>
 800ac5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac5e:	3307      	adds	r3, #7
 800ac60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800ac64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac66:	1e5a      	subs	r2, r3, #1
 800ac68:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ac6a:	3330      	adds	r3, #48	@ 0x30
 800ac6c:	443b      	add	r3, r7
 800ac6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ac72:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	091b      	lsrs	r3, r3, #4
 800ac7a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d1df      	bne.n	800ac42 <gen_numname+0x76>
	ns[i] = '~';
 800ac82:	f107 0214 	add.w	r2, r7, #20
 800ac86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac88:	4413      	add	r3, r2
 800ac8a:	227e      	movs	r2, #126	@ 0x7e
 800ac8c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800ac8e:	2300      	movs	r3, #0
 800ac90:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac92:	e002      	b.n	800ac9a <gen_numname+0xce>
 800ac94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac96:	3301      	adds	r3, #1
 800ac98:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac9e:	429a      	cmp	r2, r3
 800aca0:	d205      	bcs.n	800acae <gen_numname+0xe2>
 800aca2:	68fa      	ldr	r2, [r7, #12]
 800aca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca6:	4413      	add	r3, r2
 800aca8:	781b      	ldrb	r3, [r3, #0]
 800acaa:	2b20      	cmp	r3, #32
 800acac:	d1f2      	bne.n	800ac94 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800acae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb0:	2b07      	cmp	r3, #7
 800acb2:	d807      	bhi.n	800acc4 <gen_numname+0xf8>
 800acb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb6:	1c5a      	adds	r2, r3, #1
 800acb8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800acba:	3330      	adds	r3, #48	@ 0x30
 800acbc:	443b      	add	r3, r7
 800acbe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800acc2:	e000      	b.n	800acc6 <gen_numname+0xfa>
 800acc4:	2120      	movs	r1, #32
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	1c5a      	adds	r2, r3, #1
 800acca:	627a      	str	r2, [r7, #36]	@ 0x24
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	4413      	add	r3, r2
 800acd0:	460a      	mov	r2, r1
 800acd2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800acd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd6:	2b07      	cmp	r3, #7
 800acd8:	d9e9      	bls.n	800acae <gen_numname+0xe2>
}
 800acda:	bf00      	nop
 800acdc:	bf00      	nop
 800acde:	3730      	adds	r7, #48	@ 0x30
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bd80      	pop	{r7, pc}
 800ace4:	00011021 	.word	0x00011021

0800ace8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800acf0:	2300      	movs	r3, #0
 800acf2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800acf4:	230b      	movs	r3, #11
 800acf6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800acf8:	7bfb      	ldrb	r3, [r7, #15]
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	0852      	lsrs	r2, r2, #1
 800acfe:	01db      	lsls	r3, r3, #7
 800ad00:	4313      	orrs	r3, r2
 800ad02:	b2da      	uxtb	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	1c59      	adds	r1, r3, #1
 800ad08:	6079      	str	r1, [r7, #4]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	4413      	add	r3, r2
 800ad0e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	3b01      	subs	r3, #1
 800ad14:	60bb      	str	r3, [r7, #8]
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1ed      	bne.n	800acf8 <sum_sfn+0x10>
	return sum;
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3714      	adds	r7, #20
 800ad22:	46bd      	mov	sp, r7
 800ad24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad28:	4770      	bx	lr

0800ad2a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ad2a:	b580      	push	{r7, lr}
 800ad2c:	b086      	sub	sp, #24
 800ad2e:	af00      	add	r7, sp, #0
 800ad30:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ad38:	2100      	movs	r1, #0
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f7ff fc89 	bl	800a652 <dir_sdi>
 800ad40:	4603      	mov	r3, r0
 800ad42:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ad44:	7dfb      	ldrb	r3, [r7, #23]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d001      	beq.n	800ad4e <dir_find+0x24>
 800ad4a:	7dfb      	ldrb	r3, [r7, #23]
 800ad4c:	e0a9      	b.n	800aea2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ad4e:	23ff      	movs	r3, #255	@ 0xff
 800ad50:	753b      	strb	r3, [r7, #20]
 800ad52:	7d3b      	ldrb	r3, [r7, #20]
 800ad54:	757b      	strb	r3, [r7, #21]
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	f04f 32ff 	mov.w	r2, #4294967295
 800ad5c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	69db      	ldr	r3, [r3, #28]
 800ad62:	4619      	mov	r1, r3
 800ad64:	6938      	ldr	r0, [r7, #16]
 800ad66:	f7ff f895 	bl	8009e94 <move_window>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ad6e:	7dfb      	ldrb	r3, [r7, #23]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f040 8090 	bne.w	800ae96 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6a1b      	ldr	r3, [r3, #32]
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ad7e:	7dbb      	ldrb	r3, [r7, #22]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d102      	bne.n	800ad8a <dir_find+0x60>
 800ad84:	2304      	movs	r3, #4
 800ad86:	75fb      	strb	r3, [r7, #23]
 800ad88:	e08a      	b.n	800aea0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6a1b      	ldr	r3, [r3, #32]
 800ad8e:	330b      	adds	r3, #11
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad96:	73fb      	strb	r3, [r7, #15]
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	7bfa      	ldrb	r2, [r7, #15]
 800ad9c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ad9e:	7dbb      	ldrb	r3, [r7, #22]
 800ada0:	2be5      	cmp	r3, #229	@ 0xe5
 800ada2:	d007      	beq.n	800adb4 <dir_find+0x8a>
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
 800ada6:	f003 0308 	and.w	r3, r3, #8
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d009      	beq.n	800adc2 <dir_find+0x98>
 800adae:	7bfb      	ldrb	r3, [r7, #15]
 800adb0:	2b0f      	cmp	r3, #15
 800adb2:	d006      	beq.n	800adc2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800adb4:	23ff      	movs	r3, #255	@ 0xff
 800adb6:	757b      	strb	r3, [r7, #21]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f04f 32ff 	mov.w	r2, #4294967295
 800adbe:	631a      	str	r2, [r3, #48]	@ 0x30
 800adc0:	e05e      	b.n	800ae80 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800adc2:	7bfb      	ldrb	r3, [r7, #15]
 800adc4:	2b0f      	cmp	r3, #15
 800adc6:	d136      	bne.n	800ae36 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800adce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800add2:	2b00      	cmp	r3, #0
 800add4:	d154      	bne.n	800ae80 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800add6:	7dbb      	ldrb	r3, [r7, #22]
 800add8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800addc:	2b00      	cmp	r3, #0
 800adde:	d00d      	beq.n	800adfc <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a1b      	ldr	r3, [r3, #32]
 800ade4:	7b5b      	ldrb	r3, [r3, #13]
 800ade6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ade8:	7dbb      	ldrb	r3, [r7, #22]
 800adea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800adee:	75bb      	strb	r3, [r7, #22]
 800adf0:	7dbb      	ldrb	r3, [r7, #22]
 800adf2:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	695a      	ldr	r2, [r3, #20]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800adfc:	7dba      	ldrb	r2, [r7, #22]
 800adfe:	7d7b      	ldrb	r3, [r7, #21]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d115      	bne.n	800ae30 <dir_find+0x106>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	6a1b      	ldr	r3, [r3, #32]
 800ae08:	330d      	adds	r3, #13
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	7d3a      	ldrb	r2, [r7, #20]
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d10e      	bne.n	800ae30 <dir_find+0x106>
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	691a      	ldr	r2, [r3, #16]
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6a1b      	ldr	r3, [r3, #32]
 800ae1a:	4619      	mov	r1, r3
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	f7ff fdfd 	bl	800aa1c <cmp_lfn>
 800ae22:	4603      	mov	r3, r0
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d003      	beq.n	800ae30 <dir_find+0x106>
 800ae28:	7d7b      	ldrb	r3, [r7, #21]
 800ae2a:	3b01      	subs	r3, #1
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	e000      	b.n	800ae32 <dir_find+0x108>
 800ae30:	23ff      	movs	r3, #255	@ 0xff
 800ae32:	757b      	strb	r3, [r7, #21]
 800ae34:	e024      	b.n	800ae80 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ae36:	7d7b      	ldrb	r3, [r7, #21]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d109      	bne.n	800ae50 <dir_find+0x126>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	6a1b      	ldr	r3, [r3, #32]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7ff ff51 	bl	800ace8 <sum_sfn>
 800ae46:	4603      	mov	r3, r0
 800ae48:	461a      	mov	r2, r3
 800ae4a:	7d3b      	ldrb	r3, [r7, #20]
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d024      	beq.n	800ae9a <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800ae56:	f003 0301 	and.w	r3, r3, #1
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d10a      	bne.n	800ae74 <dir_find+0x14a>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6a18      	ldr	r0, [r3, #32]
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	3324      	adds	r3, #36	@ 0x24
 800ae66:	220b      	movs	r2, #11
 800ae68:	4619      	mov	r1, r3
 800ae6a:	f7fe fe21 	bl	8009ab0 <mem_cmp>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d014      	beq.n	800ae9e <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ae74:	23ff      	movs	r3, #255	@ 0xff
 800ae76:	757b      	strb	r3, [r7, #21]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae7e:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ae80:	2100      	movs	r1, #0
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7ff fc6e 	bl	800a764 <dir_next>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ae8c:	7dfb      	ldrb	r3, [r7, #23]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	f43f af65 	beq.w	800ad5e <dir_find+0x34>
 800ae94:	e004      	b.n	800aea0 <dir_find+0x176>
		if (res != FR_OK) break;
 800ae96:	bf00      	nop
 800ae98:	e002      	b.n	800aea0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800ae9a:	bf00      	nop
 800ae9c:	e000      	b.n	800aea0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800ae9e:	bf00      	nop

	return res;
 800aea0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3718      	adds	r7, #24
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
	...

0800aeac <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b08c      	sub	sp, #48	@ 0x30
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800aec0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d001      	beq.n	800aecc <dir_register+0x20>
 800aec8:	2306      	movs	r3, #6
 800aeca:	e0e0      	b.n	800b08e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800aecc:	2300      	movs	r3, #0
 800aece:	627b      	str	r3, [r7, #36]	@ 0x24
 800aed0:	e002      	b.n	800aed8 <dir_register+0x2c>
 800aed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed4:	3301      	adds	r3, #1
 800aed6:	627b      	str	r3, [r7, #36]	@ 0x24
 800aed8:	69fb      	ldr	r3, [r7, #28]
 800aeda:	691a      	ldr	r2, [r3, #16]
 800aedc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aede:	005b      	lsls	r3, r3, #1
 800aee0:	4413      	add	r3, r2
 800aee2:	881b      	ldrh	r3, [r3, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d1f4      	bne.n	800aed2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800aeee:	f107 030c 	add.w	r3, r7, #12
 800aef2:	220c      	movs	r2, #12
 800aef4:	4618      	mov	r0, r3
 800aef6:	f7fe fd9f 	bl	8009a38 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800aefa:	7dfb      	ldrb	r3, [r7, #23]
 800aefc:	f003 0301 	and.w	r3, r3, #1
 800af00:	2b00      	cmp	r3, #0
 800af02:	d032      	beq.n	800af6a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2240      	movs	r2, #64	@ 0x40
 800af08:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800af0c:	2301      	movs	r3, #1
 800af0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af10:	e016      	b.n	800af40 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800af18:	69fb      	ldr	r3, [r7, #28]
 800af1a:	691a      	ldr	r2, [r3, #16]
 800af1c:	f107 010c 	add.w	r1, r7, #12
 800af20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af22:	f7ff fe53 	bl	800abcc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f7ff feff 	bl	800ad2a <dir_find>
 800af2c:	4603      	mov	r3, r0
 800af2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800af32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af36:	2b00      	cmp	r3, #0
 800af38:	d106      	bne.n	800af48 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800af3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3c:	3301      	adds	r3, #1
 800af3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af42:	2b63      	cmp	r3, #99	@ 0x63
 800af44:	d9e5      	bls.n	800af12 <dir_register+0x66>
 800af46:	e000      	b.n	800af4a <dir_register+0x9e>
			if (res != FR_OK) break;
 800af48:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800af4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4c:	2b64      	cmp	r3, #100	@ 0x64
 800af4e:	d101      	bne.n	800af54 <dir_register+0xa8>
 800af50:	2307      	movs	r3, #7
 800af52:	e09c      	b.n	800b08e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800af54:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af58:	2b04      	cmp	r3, #4
 800af5a:	d002      	beq.n	800af62 <dir_register+0xb6>
 800af5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af60:	e095      	b.n	800b08e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800af62:	7dfa      	ldrb	r2, [r7, #23]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800af6a:	7dfb      	ldrb	r3, [r7, #23]
 800af6c:	f003 0302 	and.w	r3, r3, #2
 800af70:	2b00      	cmp	r3, #0
 800af72:	d007      	beq.n	800af84 <dir_register+0xd8>
 800af74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af76:	330c      	adds	r3, #12
 800af78:	4a47      	ldr	r2, [pc, #284]	@ (800b098 <dir_register+0x1ec>)
 800af7a:	fba2 2303 	umull	r2, r3, r2, r3
 800af7e:	089b      	lsrs	r3, r3, #2
 800af80:	3301      	adds	r3, #1
 800af82:	e000      	b.n	800af86 <dir_register+0xda>
 800af84:	2301      	movs	r3, #1
 800af86:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800af88:	6a39      	ldr	r1, [r7, #32]
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f7ff fcc0 	bl	800a910 <dir_alloc>
 800af90:	4603      	mov	r3, r0
 800af92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800af96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d148      	bne.n	800b030 <dir_register+0x184>
 800af9e:	6a3b      	ldr	r3, [r7, #32]
 800afa0:	3b01      	subs	r3, #1
 800afa2:	623b      	str	r3, [r7, #32]
 800afa4:	6a3b      	ldr	r3, [r7, #32]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d042      	beq.n	800b030 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	695a      	ldr	r2, [r3, #20]
 800afae:	6a3b      	ldr	r3, [r7, #32]
 800afb0:	015b      	lsls	r3, r3, #5
 800afb2:	1ad3      	subs	r3, r2, r3
 800afb4:	4619      	mov	r1, r3
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f7ff fb4b 	bl	800a652 <dir_sdi>
 800afbc:	4603      	mov	r3, r0
 800afbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800afc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d132      	bne.n	800b030 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	3324      	adds	r3, #36	@ 0x24
 800afce:	4618      	mov	r0, r3
 800afd0:	f7ff fe8a 	bl	800ace8 <sum_sfn>
 800afd4:	4603      	mov	r3, r0
 800afd6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	69db      	ldr	r3, [r3, #28]
 800afdc:	4619      	mov	r1, r3
 800afde:	69f8      	ldr	r0, [r7, #28]
 800afe0:	f7fe ff58 	bl	8009e94 <move_window>
 800afe4:	4603      	mov	r3, r0
 800afe6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800afea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d11d      	bne.n	800b02e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800aff2:	69fb      	ldr	r3, [r7, #28]
 800aff4:	6918      	ldr	r0, [r3, #16]
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6a19      	ldr	r1, [r3, #32]
 800affa:	6a3b      	ldr	r3, [r7, #32]
 800affc:	b2da      	uxtb	r2, r3
 800affe:	7efb      	ldrb	r3, [r7, #27]
 800b000:	f7ff fd7c 	bl	800aafc <put_lfn>
				fs->wflag = 1;
 800b004:	69fb      	ldr	r3, [r7, #28]
 800b006:	2201      	movs	r2, #1
 800b008:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b00a:	2100      	movs	r1, #0
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f7ff fba9 	bl	800a764 <dir_next>
 800b012:	4603      	mov	r3, r0
 800b014:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800b018:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d107      	bne.n	800b030 <dir_register+0x184>
 800b020:	6a3b      	ldr	r3, [r7, #32]
 800b022:	3b01      	subs	r3, #1
 800b024:	623b      	str	r3, [r7, #32]
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1d5      	bne.n	800afd8 <dir_register+0x12c>
 800b02c:	e000      	b.n	800b030 <dir_register+0x184>
				if (res != FR_OK) break;
 800b02e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b030:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b034:	2b00      	cmp	r3, #0
 800b036:	d128      	bne.n	800b08a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	69db      	ldr	r3, [r3, #28]
 800b03c:	4619      	mov	r1, r3
 800b03e:	69f8      	ldr	r0, [r7, #28]
 800b040:	f7fe ff28 	bl	8009e94 <move_window>
 800b044:	4603      	mov	r3, r0
 800b046:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800b04a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d11b      	bne.n	800b08a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	6a1b      	ldr	r3, [r3, #32]
 800b056:	2220      	movs	r2, #32
 800b058:	2100      	movs	r1, #0
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fd0d 	bl	8009a7a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	6a18      	ldr	r0, [r3, #32]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	3324      	adds	r3, #36	@ 0x24
 800b068:	220b      	movs	r2, #11
 800b06a:	4619      	mov	r1, r3
 800b06c:	f7fe fce4 	bl	8009a38 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	330c      	adds	r3, #12
 800b07c:	f002 0218 	and.w	r2, r2, #24
 800b080:	b2d2      	uxtb	r2, r2
 800b082:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b084:	69fb      	ldr	r3, [r7, #28]
 800b086:	2201      	movs	r2, #1
 800b088:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b08a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3730      	adds	r7, #48	@ 0x30
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	4ec4ec4f 	.word	0x4ec4ec4f

0800b09c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b08a      	sub	sp, #40	@ 0x28
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	613b      	str	r3, [r7, #16]
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	60fb      	str	r3, [r7, #12]
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	617b      	str	r3, [r7, #20]
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b0bc:	69bb      	ldr	r3, [r7, #24]
 800b0be:	1c5a      	adds	r2, r3, #1
 800b0c0:	61ba      	str	r2, [r7, #24]
 800b0c2:	693a      	ldr	r2, [r7, #16]
 800b0c4:	4413      	add	r3, r2
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b0ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b0cc:	2b1f      	cmp	r3, #31
 800b0ce:	d940      	bls.n	800b152 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b0d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b0d2:	2b2f      	cmp	r3, #47	@ 0x2f
 800b0d4:	d006      	beq.n	800b0e4 <create_name+0x48>
 800b0d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b0d8:	2b5c      	cmp	r3, #92	@ 0x5c
 800b0da:	d110      	bne.n	800b0fe <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b0dc:	e002      	b.n	800b0e4 <create_name+0x48>
 800b0de:	69bb      	ldr	r3, [r7, #24]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	61bb      	str	r3, [r7, #24]
 800b0e4:	693a      	ldr	r2, [r7, #16]
 800b0e6:	69bb      	ldr	r3, [r7, #24]
 800b0e8:	4413      	add	r3, r2
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	2b2f      	cmp	r3, #47	@ 0x2f
 800b0ee:	d0f6      	beq.n	800b0de <create_name+0x42>
 800b0f0:	693a      	ldr	r2, [r7, #16]
 800b0f2:	69bb      	ldr	r3, [r7, #24]
 800b0f4:	4413      	add	r3, r2
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	2b5c      	cmp	r3, #92	@ 0x5c
 800b0fa:	d0f0      	beq.n	800b0de <create_name+0x42>
			break;
 800b0fc:	e02a      	b.n	800b154 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	2bfe      	cmp	r3, #254	@ 0xfe
 800b102:	d901      	bls.n	800b108 <create_name+0x6c>
 800b104:	2306      	movs	r3, #6
 800b106:	e17d      	b.n	800b404 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b108:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b10e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b110:	2101      	movs	r1, #1
 800b112:	4618      	mov	r0, r3
 800b114:	f7fe faaa 	bl	800966c <ff_convert>
 800b118:	4603      	mov	r3, r0
 800b11a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b11c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d101      	bne.n	800b126 <create_name+0x8a>
 800b122:	2306      	movs	r3, #6
 800b124:	e16e      	b.n	800b404 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b126:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b128:	2b7f      	cmp	r3, #127	@ 0x7f
 800b12a:	d809      	bhi.n	800b140 <create_name+0xa4>
 800b12c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b12e:	4619      	mov	r1, r3
 800b130:	488d      	ldr	r0, [pc, #564]	@ (800b368 <create_name+0x2cc>)
 800b132:	f7fe fce4 	bl	8009afe <chk_chr>
 800b136:	4603      	mov	r3, r0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d001      	beq.n	800b140 <create_name+0xa4>
 800b13c:	2306      	movs	r3, #6
 800b13e:	e161      	b.n	800b404 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b140:	697b      	ldr	r3, [r7, #20]
 800b142:	1c5a      	adds	r2, r3, #1
 800b144:	617a      	str	r2, [r7, #20]
 800b146:	005b      	lsls	r3, r3, #1
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	4413      	add	r3, r2
 800b14c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b14e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b150:	e7b4      	b.n	800b0bc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b152:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b154:	693a      	ldr	r2, [r7, #16]
 800b156:	69bb      	ldr	r3, [r7, #24]
 800b158:	441a      	add	r2, r3
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b15e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b160:	2b1f      	cmp	r3, #31
 800b162:	d801      	bhi.n	800b168 <create_name+0xcc>
 800b164:	2304      	movs	r3, #4
 800b166:	e000      	b.n	800b16a <create_name+0xce>
 800b168:	2300      	movs	r3, #0
 800b16a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b16e:	e011      	b.n	800b194 <create_name+0xf8>
		w = lfn[di - 1];
 800b170:	697a      	ldr	r2, [r7, #20]
 800b172:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b176:	4413      	add	r3, r2
 800b178:	005b      	lsls	r3, r3, #1
 800b17a:	68fa      	ldr	r2, [r7, #12]
 800b17c:	4413      	add	r3, r2
 800b17e:	881b      	ldrh	r3, [r3, #0]
 800b180:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800b182:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b184:	2b20      	cmp	r3, #32
 800b186:	d002      	beq.n	800b18e <create_name+0xf2>
 800b188:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b18a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b18c:	d106      	bne.n	800b19c <create_name+0x100>
		di--;
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	3b01      	subs	r3, #1
 800b192:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1ea      	bne.n	800b170 <create_name+0xd4>
 800b19a:	e000      	b.n	800b19e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b19c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	005b      	lsls	r3, r3, #1
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	4413      	add	r3, r2
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d101      	bne.n	800b1b4 <create_name+0x118>
 800b1b0:	2306      	movs	r3, #6
 800b1b2:	e127      	b.n	800b404 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	3324      	adds	r3, #36	@ 0x24
 800b1b8:	220b      	movs	r2, #11
 800b1ba:	2120      	movs	r1, #32
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fe fc5c 	bl	8009a7a <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	61bb      	str	r3, [r7, #24]
 800b1c6:	e002      	b.n	800b1ce <create_name+0x132>
 800b1c8:	69bb      	ldr	r3, [r7, #24]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	61bb      	str	r3, [r7, #24]
 800b1ce:	69bb      	ldr	r3, [r7, #24]
 800b1d0:	005b      	lsls	r3, r3, #1
 800b1d2:	68fa      	ldr	r2, [r7, #12]
 800b1d4:	4413      	add	r3, r2
 800b1d6:	881b      	ldrh	r3, [r3, #0]
 800b1d8:	2b20      	cmp	r3, #32
 800b1da:	d0f5      	beq.n	800b1c8 <create_name+0x12c>
 800b1dc:	69bb      	ldr	r3, [r7, #24]
 800b1de:	005b      	lsls	r3, r3, #1
 800b1e0:	68fa      	ldr	r2, [r7, #12]
 800b1e2:	4413      	add	r3, r2
 800b1e4:	881b      	ldrh	r3, [r3, #0]
 800b1e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1e8:	d0ee      	beq.n	800b1c8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b1ea:	69bb      	ldr	r3, [r7, #24]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d009      	beq.n	800b204 <create_name+0x168>
 800b1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1f4:	f043 0303 	orr.w	r3, r3, #3
 800b1f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b1fc:	e002      	b.n	800b204 <create_name+0x168>
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	3b01      	subs	r3, #1
 800b202:	617b      	str	r3, [r7, #20]
 800b204:	697b      	ldr	r3, [r7, #20]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d009      	beq.n	800b21e <create_name+0x182>
 800b20a:	697a      	ldr	r2, [r7, #20]
 800b20c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800b210:	4413      	add	r3, r2
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	68fa      	ldr	r2, [r7, #12]
 800b216:	4413      	add	r3, r2
 800b218:	881b      	ldrh	r3, [r3, #0]
 800b21a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b21c:	d1ef      	bne.n	800b1fe <create_name+0x162>

	i = b = 0; ni = 8;
 800b21e:	2300      	movs	r3, #0
 800b220:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b224:	2300      	movs	r3, #0
 800b226:	623b      	str	r3, [r7, #32]
 800b228:	2308      	movs	r3, #8
 800b22a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b22c:	69bb      	ldr	r3, [r7, #24]
 800b22e:	1c5a      	adds	r2, r3, #1
 800b230:	61ba      	str	r2, [r7, #24]
 800b232:	005b      	lsls	r3, r3, #1
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	4413      	add	r3, r2
 800b238:	881b      	ldrh	r3, [r3, #0]
 800b23a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b23c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f000 8090 	beq.w	800b364 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b244:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b246:	2b20      	cmp	r3, #32
 800b248:	d006      	beq.n	800b258 <create_name+0x1bc>
 800b24a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b24c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b24e:	d10a      	bne.n	800b266 <create_name+0x1ca>
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	697b      	ldr	r3, [r7, #20]
 800b254:	429a      	cmp	r2, r3
 800b256:	d006      	beq.n	800b266 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b25c:	f043 0303 	orr.w	r3, r3, #3
 800b260:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b264:	e07d      	b.n	800b362 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b266:	6a3a      	ldr	r2, [r7, #32]
 800b268:	69fb      	ldr	r3, [r7, #28]
 800b26a:	429a      	cmp	r2, r3
 800b26c:	d203      	bcs.n	800b276 <create_name+0x1da>
 800b26e:	69ba      	ldr	r2, [r7, #24]
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	429a      	cmp	r2, r3
 800b274:	d123      	bne.n	800b2be <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b276:	69fb      	ldr	r3, [r7, #28]
 800b278:	2b0b      	cmp	r3, #11
 800b27a:	d106      	bne.n	800b28a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b27c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b280:	f043 0303 	orr.w	r3, r3, #3
 800b284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b288:	e075      	b.n	800b376 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b28a:	69ba      	ldr	r2, [r7, #24]
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	429a      	cmp	r2, r3
 800b290:	d005      	beq.n	800b29e <create_name+0x202>
 800b292:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b296:	f043 0303 	orr.w	r3, r3, #3
 800b29a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800b29e:	69ba      	ldr	r2, [r7, #24]
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d866      	bhi.n	800b374 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	61bb      	str	r3, [r7, #24]
 800b2aa:	2308      	movs	r3, #8
 800b2ac:	623b      	str	r3, [r7, #32]
 800b2ae:	230b      	movs	r3, #11
 800b2b0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b2b2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b2b6:	009b      	lsls	r3, r3, #2
 800b2b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b2bc:	e051      	b.n	800b362 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b2be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800b2c2:	d914      	bls.n	800b2ee <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b2c4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7fe f9cf 	bl	800966c <ff_convert>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b2d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d004      	beq.n	800b2e2 <create_name+0x246>
 800b2d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2da:	3b80      	subs	r3, #128	@ 0x80
 800b2dc:	4a23      	ldr	r2, [pc, #140]	@ (800b36c <create_name+0x2d0>)
 800b2de:	5cd3      	ldrb	r3, [r2, r3]
 800b2e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b2e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2e6:	f043 0302 	orr.w	r3, r3, #2
 800b2ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b2ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d007      	beq.n	800b304 <create_name+0x268>
 800b2f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	481d      	ldr	r0, [pc, #116]	@ (800b370 <create_name+0x2d4>)
 800b2fa:	f7fe fc00 	bl	8009afe <chk_chr>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	d008      	beq.n	800b316 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b304:	235f      	movs	r3, #95	@ 0x5f
 800b306:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b308:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b30c:	f043 0303 	orr.w	r3, r3, #3
 800b310:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b314:	e01b      	b.n	800b34e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b316:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b318:	2b40      	cmp	r3, #64	@ 0x40
 800b31a:	d909      	bls.n	800b330 <create_name+0x294>
 800b31c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b31e:	2b5a      	cmp	r3, #90	@ 0x5a
 800b320:	d806      	bhi.n	800b330 <create_name+0x294>
					b |= 2;
 800b322:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b326:	f043 0302 	orr.w	r3, r3, #2
 800b32a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b32e:	e00e      	b.n	800b34e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b330:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b332:	2b60      	cmp	r3, #96	@ 0x60
 800b334:	d90b      	bls.n	800b34e <create_name+0x2b2>
 800b336:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b338:	2b7a      	cmp	r3, #122	@ 0x7a
 800b33a:	d808      	bhi.n	800b34e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b33c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b340:	f043 0301 	orr.w	r3, r3, #1
 800b344:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b348:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b34a:	3b20      	subs	r3, #32
 800b34c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b34e:	6a3b      	ldr	r3, [r7, #32]
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	623a      	str	r2, [r7, #32]
 800b354:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b356:	b2d1      	uxtb	r1, r2
 800b358:	687a      	ldr	r2, [r7, #4]
 800b35a:	4413      	add	r3, r2
 800b35c:	460a      	mov	r2, r1
 800b35e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b362:	e763      	b.n	800b22c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b364:	bf00      	nop
 800b366:	e006      	b.n	800b376 <create_name+0x2da>
 800b368:	08011010 	.word	0x08011010
 800b36c:	08011420 	.word	0x08011420
 800b370:	0801101c 	.word	0x0801101c
			if (si > di) break;			/* No extension */
 800b374:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b37c:	2be5      	cmp	r3, #229	@ 0xe5
 800b37e:	d103      	bne.n	800b388 <create_name+0x2ec>
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2205      	movs	r2, #5
 800b384:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800b388:	69fb      	ldr	r3, [r7, #28]
 800b38a:	2b08      	cmp	r3, #8
 800b38c:	d104      	bne.n	800b398 <create_name+0x2fc>
 800b38e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b392:	009b      	lsls	r3, r3, #2
 800b394:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b398:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b39c:	f003 030c 	and.w	r3, r3, #12
 800b3a0:	2b0c      	cmp	r3, #12
 800b3a2:	d005      	beq.n	800b3b0 <create_name+0x314>
 800b3a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3a8:	f003 0303 	and.w	r3, r3, #3
 800b3ac:	2b03      	cmp	r3, #3
 800b3ae:	d105      	bne.n	800b3bc <create_name+0x320>
 800b3b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3b4:	f043 0302 	orr.w	r3, r3, #2
 800b3b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b3bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3c0:	f003 0302 	and.w	r3, r3, #2
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d117      	bne.n	800b3f8 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b3c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3cc:	f003 0303 	and.w	r3, r3, #3
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d105      	bne.n	800b3e0 <create_name+0x344>
 800b3d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3d8:	f043 0310 	orr.w	r3, r3, #16
 800b3dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b3e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b3e4:	f003 030c 	and.w	r3, r3, #12
 800b3e8:	2b04      	cmp	r3, #4
 800b3ea:	d105      	bne.n	800b3f8 <create_name+0x35c>
 800b3ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b3f0:	f043 0308 	orr.w	r3, r3, #8
 800b3f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b3fe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800b402:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b404:	4618      	mov	r0, r3
 800b406:	3728      	adds	r7, #40	@ 0x28
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b086      	sub	sp, #24
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b420:	e002      	b.n	800b428 <follow_path+0x1c>
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	3301      	adds	r3, #1
 800b426:	603b      	str	r3, [r7, #0]
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	2b2f      	cmp	r3, #47	@ 0x2f
 800b42e:	d0f8      	beq.n	800b422 <follow_path+0x16>
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	2b5c      	cmp	r3, #92	@ 0x5c
 800b436:	d0f4      	beq.n	800b422 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	2200      	movs	r2, #0
 800b43c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	2b1f      	cmp	r3, #31
 800b444:	d80a      	bhi.n	800b45c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2280      	movs	r2, #128	@ 0x80
 800b44a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b44e:	2100      	movs	r1, #0
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7ff f8fe 	bl	800a652 <dir_sdi>
 800b456:	4603      	mov	r3, r0
 800b458:	75fb      	strb	r3, [r7, #23]
 800b45a:	e048      	b.n	800b4ee <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b45c:	463b      	mov	r3, r7
 800b45e:	4619      	mov	r1, r3
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f7ff fe1b 	bl	800b09c <create_name>
 800b466:	4603      	mov	r3, r0
 800b468:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b46a:	7dfb      	ldrb	r3, [r7, #23]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d139      	bne.n	800b4e4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f7ff fc5a 	bl	800ad2a <dir_find>
 800b476:	4603      	mov	r3, r0
 800b478:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b480:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b482:	7dfb      	ldrb	r3, [r7, #23]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d00a      	beq.n	800b49e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b488:	7dfb      	ldrb	r3, [r7, #23]
 800b48a:	2b04      	cmp	r3, #4
 800b48c:	d12c      	bne.n	800b4e8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b48e:	7afb      	ldrb	r3, [r7, #11]
 800b490:	f003 0304 	and.w	r3, r3, #4
 800b494:	2b00      	cmp	r3, #0
 800b496:	d127      	bne.n	800b4e8 <follow_path+0xdc>
 800b498:	2305      	movs	r3, #5
 800b49a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b49c:	e024      	b.n	800b4e8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b49e:	7afb      	ldrb	r3, [r7, #11]
 800b4a0:	f003 0304 	and.w	r3, r3, #4
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d121      	bne.n	800b4ec <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b4a8:	693b      	ldr	r3, [r7, #16]
 800b4aa:	799b      	ldrb	r3, [r3, #6]
 800b4ac:	f003 0310 	and.w	r3, r3, #16
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d102      	bne.n	800b4ba <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b4b4:	2305      	movs	r3, #5
 800b4b6:	75fb      	strb	r3, [r7, #23]
 800b4b8:	e019      	b.n	800b4ee <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	695b      	ldr	r3, [r3, #20]
 800b4c4:	68fa      	ldr	r2, [r7, #12]
 800b4c6:	8992      	ldrh	r2, [r2, #12]
 800b4c8:	fbb3 f0f2 	udiv	r0, r3, r2
 800b4cc:	fb00 f202 	mul.w	r2, r0, r2
 800b4d0:	1a9b      	subs	r3, r3, r2
 800b4d2:	440b      	add	r3, r1
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f7ff fa61 	bl	800a99e <ld_clust>
 800b4dc:	4602      	mov	r2, r0
 800b4de:	693b      	ldr	r3, [r7, #16]
 800b4e0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b4e2:	e7bb      	b.n	800b45c <follow_path+0x50>
			if (res != FR_OK) break;
 800b4e4:	bf00      	nop
 800b4e6:	e002      	b.n	800b4ee <follow_path+0xe2>
				break;
 800b4e8:	bf00      	nop
 800b4ea:	e000      	b.n	800b4ee <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b4ec:	bf00      	nop
			}
		}
	}

	return res;
 800b4ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3718      	adds	r7, #24
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b087      	sub	sp, #28
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b500:	f04f 33ff 	mov.w	r3, #4294967295
 800b504:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d031      	beq.n	800b572 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	617b      	str	r3, [r7, #20]
 800b514:	e002      	b.n	800b51c <get_ldnumber+0x24>
 800b516:	697b      	ldr	r3, [r7, #20]
 800b518:	3301      	adds	r3, #1
 800b51a:	617b      	str	r3, [r7, #20]
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	2b1f      	cmp	r3, #31
 800b522:	d903      	bls.n	800b52c <get_ldnumber+0x34>
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	2b3a      	cmp	r3, #58	@ 0x3a
 800b52a:	d1f4      	bne.n	800b516 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b52c:	697b      	ldr	r3, [r7, #20]
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	2b3a      	cmp	r3, #58	@ 0x3a
 800b532:	d11c      	bne.n	800b56e <get_ldnumber+0x76>
			tp = *path;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	1c5a      	adds	r2, r3, #1
 800b53e:	60fa      	str	r2, [r7, #12]
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	3b30      	subs	r3, #48	@ 0x30
 800b544:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b546:	68bb      	ldr	r3, [r7, #8]
 800b548:	2b09      	cmp	r3, #9
 800b54a:	d80e      	bhi.n	800b56a <get_ldnumber+0x72>
 800b54c:	68fa      	ldr	r2, [r7, #12]
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	429a      	cmp	r2, r3
 800b552:	d10a      	bne.n	800b56a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d107      	bne.n	800b56a <get_ldnumber+0x72>
					vol = (int)i;
 800b55a:	68bb      	ldr	r3, [r7, #8]
 800b55c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	3301      	adds	r3, #1
 800b562:	617b      	str	r3, [r7, #20]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	697a      	ldr	r2, [r7, #20]
 800b568:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	e002      	b.n	800b574 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b56e:	2300      	movs	r3, #0
 800b570:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b572:	693b      	ldr	r3, [r7, #16]
}
 800b574:	4618      	mov	r0, r3
 800b576:	371c      	adds	r7, #28
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr

0800b580 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2200      	movs	r2, #0
 800b58e:	70da      	strb	r2, [r3, #3]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f04f 32ff 	mov.w	r2, #4294967295
 800b596:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b598:	6839      	ldr	r1, [r7, #0]
 800b59a:	6878      	ldr	r0, [r7, #4]
 800b59c:	f7fe fc7a 	bl	8009e94 <move_window>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d001      	beq.n	800b5aa <check_fs+0x2a>
 800b5a6:	2304      	movs	r3, #4
 800b5a8:	e038      	b.n	800b61c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	3338      	adds	r3, #56	@ 0x38
 800b5ae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7fe f9be 	bl	8009934 <ld_word>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d001      	beq.n	800b5c8 <check_fs+0x48>
 800b5c4:	2303      	movs	r3, #3
 800b5c6:	e029      	b.n	800b61c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b5ce:	2be9      	cmp	r3, #233	@ 0xe9
 800b5d0:	d009      	beq.n	800b5e6 <check_fs+0x66>
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b5d8:	2beb      	cmp	r3, #235	@ 0xeb
 800b5da:	d11e      	bne.n	800b61a <check_fs+0x9a>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800b5e2:	2b90      	cmp	r3, #144	@ 0x90
 800b5e4:	d119      	bne.n	800b61a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	3338      	adds	r3, #56	@ 0x38
 800b5ea:	3336      	adds	r3, #54	@ 0x36
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f7fe f9b9 	bl	8009964 <ld_dword>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b5f8:	4a0a      	ldr	r2, [pc, #40]	@ (800b624 <check_fs+0xa4>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d101      	bne.n	800b602 <check_fs+0x82>
 800b5fe:	2300      	movs	r3, #0
 800b600:	e00c      	b.n	800b61c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	3338      	adds	r3, #56	@ 0x38
 800b606:	3352      	adds	r3, #82	@ 0x52
 800b608:	4618      	mov	r0, r3
 800b60a:	f7fe f9ab 	bl	8009964 <ld_dword>
 800b60e:	4603      	mov	r3, r0
 800b610:	4a05      	ldr	r2, [pc, #20]	@ (800b628 <check_fs+0xa8>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d101      	bne.n	800b61a <check_fs+0x9a>
 800b616:	2300      	movs	r3, #0
 800b618:	e000      	b.n	800b61c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b61a:	2302      	movs	r3, #2
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	3708      	adds	r7, #8
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	00544146 	.word	0x00544146
 800b628:	33544146 	.word	0x33544146

0800b62c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b096      	sub	sp, #88	@ 0x58
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	4613      	mov	r3, r2
 800b638:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	2200      	movs	r2, #0
 800b63e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b640:	68f8      	ldr	r0, [r7, #12]
 800b642:	f7ff ff59 	bl	800b4f8 <get_ldnumber>
 800b646:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b648:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	da01      	bge.n	800b652 <find_volume+0x26>
 800b64e:	230b      	movs	r3, #11
 800b650:	e265      	b.n	800bb1e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b652:	4a9f      	ldr	r2, [pc, #636]	@ (800b8d0 <find_volume+0x2a4>)
 800b654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b65a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b65c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d101      	bne.n	800b666 <find_volume+0x3a>
 800b662:	230c      	movs	r3, #12
 800b664:	e25b      	b.n	800bb1e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b66a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b66c:	79fb      	ldrb	r3, [r7, #7]
 800b66e:	f023 0301 	bic.w	r3, r3, #1
 800b672:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b676:	781b      	ldrb	r3, [r3, #0]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d01a      	beq.n	800b6b2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b67c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b67e:	785b      	ldrb	r3, [r3, #1]
 800b680:	4618      	mov	r0, r3
 800b682:	f7fe f8b9 	bl	80097f8 <disk_status>
 800b686:	4603      	mov	r3, r0
 800b688:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b68c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b690:	f003 0301 	and.w	r3, r3, #1
 800b694:	2b00      	cmp	r3, #0
 800b696:	d10c      	bne.n	800b6b2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b698:	79fb      	ldrb	r3, [r7, #7]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d007      	beq.n	800b6ae <find_volume+0x82>
 800b69e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b6a2:	f003 0304 	and.w	r3, r3, #4
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d001      	beq.n	800b6ae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b6aa:	230a      	movs	r3, #10
 800b6ac:	e237      	b.n	800bb1e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	e235      	b.n	800bb1e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b6b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b6b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b6ba:	b2da      	uxtb	r2, r3
 800b6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6be:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b6c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6c2:	785b      	ldrb	r3, [r3, #1]
 800b6c4:	4618      	mov	r0, r3
 800b6c6:	f7fe f8b1 	bl	800982c <disk_initialize>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b6d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b6d4:	f003 0301 	and.w	r3, r3, #1
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b6dc:	2303      	movs	r3, #3
 800b6de:	e21e      	b.n	800bb1e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b6e0:	79fb      	ldrb	r3, [r7, #7]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d007      	beq.n	800b6f6 <find_volume+0xca>
 800b6e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b6ea:	f003 0304 	and.w	r3, r3, #4
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d001      	beq.n	800b6f6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b6f2:	230a      	movs	r3, #10
 800b6f4:	e213      	b.n	800bb1e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800b6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f8:	7858      	ldrb	r0, [r3, #1]
 800b6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6fc:	330c      	adds	r3, #12
 800b6fe:	461a      	mov	r2, r3
 800b700:	2102      	movs	r1, #2
 800b702:	f7fe f8f9 	bl	80098f8 <disk_ioctl>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d001      	beq.n	800b710 <find_volume+0xe4>
 800b70c:	2301      	movs	r3, #1
 800b70e:	e206      	b.n	800bb1e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800b710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b712:	899b      	ldrh	r3, [r3, #12]
 800b714:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b718:	d80d      	bhi.n	800b736 <find_volume+0x10a>
 800b71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71c:	899b      	ldrh	r3, [r3, #12]
 800b71e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b722:	d308      	bcc.n	800b736 <find_volume+0x10a>
 800b724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b726:	899b      	ldrh	r3, [r3, #12]
 800b728:	461a      	mov	r2, r3
 800b72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72c:	899b      	ldrh	r3, [r3, #12]
 800b72e:	3b01      	subs	r3, #1
 800b730:	4013      	ands	r3, r2
 800b732:	2b00      	cmp	r3, #0
 800b734:	d001      	beq.n	800b73a <find_volume+0x10e>
 800b736:	2301      	movs	r3, #1
 800b738:	e1f1      	b.n	800bb1e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b73a:	2300      	movs	r3, #0
 800b73c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b73e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b740:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b742:	f7ff ff1d 	bl	800b580 <check_fs>
 800b746:	4603      	mov	r3, r0
 800b748:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b74c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b750:	2b02      	cmp	r3, #2
 800b752:	d149      	bne.n	800b7e8 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b754:	2300      	movs	r3, #0
 800b756:	643b      	str	r3, [r7, #64]	@ 0x40
 800b758:	e01e      	b.n	800b798 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b75c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b762:	011b      	lsls	r3, r3, #4
 800b764:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b768:	4413      	add	r3, r2
 800b76a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b76e:	3304      	adds	r3, #4
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d006      	beq.n	800b784 <find_volume+0x158>
 800b776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b778:	3308      	adds	r3, #8
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7fe f8f2 	bl	8009964 <ld_dword>
 800b780:	4602      	mov	r2, r0
 800b782:	e000      	b.n	800b786 <find_volume+0x15a>
 800b784:	2200      	movs	r2, #0
 800b786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	3358      	adds	r3, #88	@ 0x58
 800b78c:	443b      	add	r3, r7
 800b78e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b794:	3301      	adds	r3, #1
 800b796:	643b      	str	r3, [r7, #64]	@ 0x40
 800b798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b79a:	2b03      	cmp	r3, #3
 800b79c:	d9dd      	bls.n	800b75a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b79e:	2300      	movs	r3, #0
 800b7a0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800b7a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d002      	beq.n	800b7ae <find_volume+0x182>
 800b7a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7aa:	3b01      	subs	r3, #1
 800b7ac:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b7ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	3358      	adds	r3, #88	@ 0x58
 800b7b4:	443b      	add	r3, r7
 800b7b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b7ba:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b7bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d005      	beq.n	800b7ce <find_volume+0x1a2>
 800b7c2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b7c4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b7c6:	f7ff fedb 	bl	800b580 <check_fs>
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	e000      	b.n	800b7d0 <find_volume+0x1a4>
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b7d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d905      	bls.n	800b7e8 <find_volume+0x1bc>
 800b7dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7de:	3301      	adds	r3, #1
 800b7e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7e4:	2b03      	cmp	r3, #3
 800b7e6:	d9e2      	bls.n	800b7ae <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b7e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b7ec:	2b04      	cmp	r3, #4
 800b7ee:	d101      	bne.n	800b7f4 <find_volume+0x1c8>
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	e194      	b.n	800bb1e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b7f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d901      	bls.n	800b800 <find_volume+0x1d4>
 800b7fc:	230d      	movs	r3, #13
 800b7fe:	e18e      	b.n	800bb1e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b802:	3338      	adds	r3, #56	@ 0x38
 800b804:	330b      	adds	r3, #11
 800b806:	4618      	mov	r0, r3
 800b808:	f7fe f894 	bl	8009934 <ld_word>
 800b80c:	4603      	mov	r3, r0
 800b80e:	461a      	mov	r2, r3
 800b810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b812:	899b      	ldrh	r3, [r3, #12]
 800b814:	429a      	cmp	r2, r3
 800b816:	d001      	beq.n	800b81c <find_volume+0x1f0>
 800b818:	230d      	movs	r3, #13
 800b81a:	e180      	b.n	800bb1e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b81e:	3338      	adds	r3, #56	@ 0x38
 800b820:	3316      	adds	r3, #22
 800b822:	4618      	mov	r0, r3
 800b824:	f7fe f886 	bl	8009934 <ld_word>
 800b828:	4603      	mov	r3, r0
 800b82a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b82c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d106      	bne.n	800b840 <find_volume+0x214>
 800b832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b834:	3338      	adds	r3, #56	@ 0x38
 800b836:	3324      	adds	r3, #36	@ 0x24
 800b838:	4618      	mov	r0, r3
 800b83a:	f7fe f893 	bl	8009964 <ld_dword>
 800b83e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800b840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b844:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b848:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800b84c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b84e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b852:	789b      	ldrb	r3, [r3, #2]
 800b854:	2b01      	cmp	r3, #1
 800b856:	d005      	beq.n	800b864 <find_volume+0x238>
 800b858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85a:	789b      	ldrb	r3, [r3, #2]
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d001      	beq.n	800b864 <find_volume+0x238>
 800b860:	230d      	movs	r3, #13
 800b862:	e15c      	b.n	800bb1e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b866:	789b      	ldrb	r3, [r3, #2]
 800b868:	461a      	mov	r2, r3
 800b86a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b86c:	fb02 f303 	mul.w	r3, r2, r3
 800b870:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b874:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b878:	461a      	mov	r2, r3
 800b87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b87c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b880:	895b      	ldrh	r3, [r3, #10]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d008      	beq.n	800b898 <find_volume+0x26c>
 800b886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b888:	895b      	ldrh	r3, [r3, #10]
 800b88a:	461a      	mov	r2, r3
 800b88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b88e:	895b      	ldrh	r3, [r3, #10]
 800b890:	3b01      	subs	r3, #1
 800b892:	4013      	ands	r3, r2
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <find_volume+0x270>
 800b898:	230d      	movs	r3, #13
 800b89a:	e140      	b.n	800bb1e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b89c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89e:	3338      	adds	r3, #56	@ 0x38
 800b8a0:	3311      	adds	r3, #17
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7fe f846 	bl	8009934 <ld_word>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	461a      	mov	r2, r3
 800b8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ae:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b8b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b2:	891b      	ldrh	r3, [r3, #8]
 800b8b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8b6:	8992      	ldrh	r2, [r2, #12]
 800b8b8:	0952      	lsrs	r2, r2, #5
 800b8ba:	b292      	uxth	r2, r2
 800b8bc:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8c0:	fb01 f202 	mul.w	r2, r1, r2
 800b8c4:	1a9b      	subs	r3, r3, r2
 800b8c6:	b29b      	uxth	r3, r3
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d003      	beq.n	800b8d4 <find_volume+0x2a8>
 800b8cc:	230d      	movs	r3, #13
 800b8ce:	e126      	b.n	800bb1e <find_volume+0x4f2>
 800b8d0:	20002668 	.word	0x20002668

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b8d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8d6:	3338      	adds	r3, #56	@ 0x38
 800b8d8:	3313      	adds	r3, #19
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fe f82a 	bl	8009934 <ld_word>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b8e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d106      	bne.n	800b8f8 <find_volume+0x2cc>
 800b8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ec:	3338      	adds	r3, #56	@ 0x38
 800b8ee:	3320      	adds	r3, #32
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f7fe f837 	bl	8009964 <ld_dword>
 800b8f6:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8fa:	3338      	adds	r3, #56	@ 0x38
 800b8fc:	330e      	adds	r3, #14
 800b8fe:	4618      	mov	r0, r3
 800b900:	f7fe f818 	bl	8009934 <ld_word>
 800b904:	4603      	mov	r3, r0
 800b906:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b908:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d101      	bne.n	800b912 <find_volume+0x2e6>
 800b90e:	230d      	movs	r3, #13
 800b910:	e105      	b.n	800bb1e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b912:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b916:	4413      	add	r3, r2
 800b918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b91a:	8911      	ldrh	r1, [r2, #8]
 800b91c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b91e:	8992      	ldrh	r2, [r2, #12]
 800b920:	0952      	lsrs	r2, r2, #5
 800b922:	b292      	uxth	r2, r2
 800b924:	fbb1 f2f2 	udiv	r2, r1, r2
 800b928:	b292      	uxth	r2, r2
 800b92a:	4413      	add	r3, r2
 800b92c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b92e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b932:	429a      	cmp	r2, r3
 800b934:	d201      	bcs.n	800b93a <find_volume+0x30e>
 800b936:	230d      	movs	r3, #13
 800b938:	e0f1      	b.n	800bb1e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b93a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b93c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b93e:	1ad3      	subs	r3, r2, r3
 800b940:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b942:	8952      	ldrh	r2, [r2, #10]
 800b944:	fbb3 f3f2 	udiv	r3, r3, r2
 800b948:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d101      	bne.n	800b954 <find_volume+0x328>
 800b950:	230d      	movs	r3, #13
 800b952:	e0e4      	b.n	800bb1e <find_volume+0x4f2>
		fmt = FS_FAT32;
 800b954:	2303      	movs	r3, #3
 800b956:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b960:	4293      	cmp	r3, r2
 800b962:	d802      	bhi.n	800b96a <find_volume+0x33e>
 800b964:	2302      	movs	r3, #2
 800b966:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b96c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800b970:	4293      	cmp	r3, r2
 800b972:	d802      	bhi.n	800b97a <find_volume+0x34e>
 800b974:	2301      	movs	r3, #1
 800b976:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97c:	1c9a      	adds	r2, r3, #2
 800b97e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b980:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800b982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b984:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b986:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b988:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b98a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b98c:	441a      	add	r2, r3
 800b98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b990:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800b992:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b996:	441a      	add	r2, r3
 800b998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b99a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800b99c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b9a0:	2b03      	cmp	r3, #3
 800b9a2:	d11e      	bne.n	800b9e2 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b9a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9a6:	3338      	adds	r3, #56	@ 0x38
 800b9a8:	332a      	adds	r3, #42	@ 0x2a
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7fd ffc2 	bl	8009934 <ld_word>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d001      	beq.n	800b9ba <find_volume+0x38e>
 800b9b6:	230d      	movs	r3, #13
 800b9b8:	e0b1      	b.n	800bb1e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9bc:	891b      	ldrh	r3, [r3, #8]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d001      	beq.n	800b9c6 <find_volume+0x39a>
 800b9c2:	230d      	movs	r3, #13
 800b9c4:	e0ab      	b.n	800bb1e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9c8:	3338      	adds	r3, #56	@ 0x38
 800b9ca:	332c      	adds	r3, #44	@ 0x2c
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f7fd ffc9 	bl	8009964 <ld_dword>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9d6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9da:	69db      	ldr	r3, [r3, #28]
 800b9dc:	009b      	lsls	r3, r3, #2
 800b9de:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9e0:	e01f      	b.n	800ba22 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e4:	891b      	ldrh	r3, [r3, #8]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d101      	bne.n	800b9ee <find_volume+0x3c2>
 800b9ea:	230d      	movs	r3, #13
 800b9ec:	e097      	b.n	800bb1e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b9f4:	441a      	add	r2, r3
 800b9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b9fa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b9fe:	2b02      	cmp	r3, #2
 800ba00:	d103      	bne.n	800ba0a <find_volume+0x3de>
 800ba02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba04:	69db      	ldr	r3, [r3, #28]
 800ba06:	005b      	lsls	r3, r3, #1
 800ba08:	e00a      	b.n	800ba20 <find_volume+0x3f4>
 800ba0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba0c:	69da      	ldr	r2, [r3, #28]
 800ba0e:	4613      	mov	r3, r2
 800ba10:	005b      	lsls	r3, r3, #1
 800ba12:	4413      	add	r3, r2
 800ba14:	085a      	lsrs	r2, r3, #1
 800ba16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba18:	69db      	ldr	r3, [r3, #28]
 800ba1a:	f003 0301 	and.w	r3, r3, #1
 800ba1e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ba20:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ba22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba24:	6a1a      	ldr	r2, [r3, #32]
 800ba26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba28:	899b      	ldrh	r3, [r3, #12]
 800ba2a:	4619      	mov	r1, r3
 800ba2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba2e:	440b      	add	r3, r1
 800ba30:	3b01      	subs	r3, #1
 800ba32:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ba34:	8989      	ldrh	r1, [r1, #12]
 800ba36:	fbb3 f3f1 	udiv	r3, r3, r1
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d201      	bcs.n	800ba42 <find_volume+0x416>
 800ba3e:	230d      	movs	r3, #13
 800ba40:	e06d      	b.n	800bb1e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ba42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba44:	f04f 32ff 	mov.w	r2, #4294967295
 800ba48:	619a      	str	r2, [r3, #24]
 800ba4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba4c:	699a      	ldr	r2, [r3, #24]
 800ba4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba50:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800ba52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba54:	2280      	movs	r2, #128	@ 0x80
 800ba56:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ba58:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ba5c:	2b03      	cmp	r3, #3
 800ba5e:	d149      	bne.n	800baf4 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ba60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba62:	3338      	adds	r3, #56	@ 0x38
 800ba64:	3330      	adds	r3, #48	@ 0x30
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7fd ff64 	bl	8009934 <ld_word>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d140      	bne.n	800baf4 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ba72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba74:	3301      	adds	r3, #1
 800ba76:	4619      	mov	r1, r3
 800ba78:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ba7a:	f7fe fa0b 	bl	8009e94 <move_window>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d137      	bne.n	800baf4 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800ba84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba86:	2200      	movs	r2, #0
 800ba88:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ba8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8c:	3338      	adds	r3, #56	@ 0x38
 800ba8e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7fd ff4e 	bl	8009934 <ld_word>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d127      	bne.n	800baf4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800baa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa6:	3338      	adds	r3, #56	@ 0x38
 800baa8:	4618      	mov	r0, r3
 800baaa:	f7fd ff5b 	bl	8009964 <ld_dword>
 800baae:	4603      	mov	r3, r0
 800bab0:	4a1d      	ldr	r2, [pc, #116]	@ (800bb28 <find_volume+0x4fc>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d11e      	bne.n	800baf4 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab8:	3338      	adds	r3, #56	@ 0x38
 800baba:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800babe:	4618      	mov	r0, r3
 800bac0:	f7fd ff50 	bl	8009964 <ld_dword>
 800bac4:	4603      	mov	r3, r0
 800bac6:	4a19      	ldr	r2, [pc, #100]	@ (800bb2c <find_volume+0x500>)
 800bac8:	4293      	cmp	r3, r2
 800baca:	d113      	bne.n	800baf4 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bace:	3338      	adds	r3, #56	@ 0x38
 800bad0:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800bad4:	4618      	mov	r0, r3
 800bad6:	f7fd ff45 	bl	8009964 <ld_dword>
 800bada:	4602      	mov	r2, r0
 800badc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bade:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bae2:	3338      	adds	r3, #56	@ 0x38
 800bae4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800bae8:	4618      	mov	r0, r3
 800baea:	f7fd ff3b 	bl	8009964 <ld_dword>
 800baee:	4602      	mov	r2, r0
 800baf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800baf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800bafa:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bafc:	4b0c      	ldr	r3, [pc, #48]	@ (800bb30 <find_volume+0x504>)
 800bafe:	881b      	ldrh	r3, [r3, #0]
 800bb00:	3301      	adds	r3, #1
 800bb02:	b29a      	uxth	r2, r3
 800bb04:	4b0a      	ldr	r3, [pc, #40]	@ (800bb30 <find_volume+0x504>)
 800bb06:	801a      	strh	r2, [r3, #0]
 800bb08:	4b09      	ldr	r3, [pc, #36]	@ (800bb30 <find_volume+0x504>)
 800bb0a:	881a      	ldrh	r2, [r3, #0]
 800bb0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb0e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800bb10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb12:	4a08      	ldr	r2, [pc, #32]	@ (800bb34 <find_volume+0x508>)
 800bb14:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bb16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bb18:	f7fe f954 	bl	8009dc4 <clear_lock>
#endif
	return FR_OK;
 800bb1c:	2300      	movs	r3, #0
}
 800bb1e:	4618      	mov	r0, r3
 800bb20:	3758      	adds	r7, #88	@ 0x58
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	41615252 	.word	0x41615252
 800bb2c:	61417272 	.word	0x61417272
 800bb30:	2000266c 	.word	0x2000266c
 800bb34:	20002690 	.word	0x20002690

0800bb38 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bb42:	2309      	movs	r3, #9
 800bb44:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d01c      	beq.n	800bb86 <validate+0x4e>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d018      	beq.n	800bb86 <validate+0x4e>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	781b      	ldrb	r3, [r3, #0]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d013      	beq.n	800bb86 <validate+0x4e>
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	889a      	ldrh	r2, [r3, #4]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	88db      	ldrh	r3, [r3, #6]
 800bb68:	429a      	cmp	r2, r3
 800bb6a:	d10c      	bne.n	800bb86 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	785b      	ldrb	r3, [r3, #1]
 800bb72:	4618      	mov	r0, r3
 800bb74:	f7fd fe40 	bl	80097f8 <disk_status>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	f003 0301 	and.w	r3, r3, #1
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d101      	bne.n	800bb86 <validate+0x4e>
			res = FR_OK;
 800bb82:	2300      	movs	r3, #0
 800bb84:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d102      	bne.n	800bb92 <validate+0x5a>
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	e000      	b.n	800bb94 <validate+0x5c>
 800bb92:	2300      	movs	r3, #0
 800bb94:	683a      	ldr	r2, [r7, #0]
 800bb96:	6013      	str	r3, [r2, #0]
	return res;
 800bb98:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	3710      	adds	r7, #16
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}
	...

0800bba4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b088      	sub	sp, #32
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	60f8      	str	r0, [r7, #12]
 800bbac:	60b9      	str	r1, [r7, #8]
 800bbae:	4613      	mov	r3, r2
 800bbb0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bbb6:	f107 0310 	add.w	r3, r7, #16
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7ff fc9c 	bl	800b4f8 <get_ldnumber>
 800bbc0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	da01      	bge.n	800bbcc <f_mount+0x28>
 800bbc8:	230b      	movs	r3, #11
 800bbca:	e02b      	b.n	800bc24 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bbcc:	4a17      	ldr	r2, [pc, #92]	@ (800bc2c <f_mount+0x88>)
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbd4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bbd6:	69bb      	ldr	r3, [r7, #24]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d005      	beq.n	800bbe8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bbdc:	69b8      	ldr	r0, [r7, #24]
 800bbde:	f7fe f8f1 	bl	8009dc4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d002      	beq.n	800bbf4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bbf4:	68fa      	ldr	r2, [r7, #12]
 800bbf6:	490d      	ldr	r1, [pc, #52]	@ (800bc2c <f_mount+0x88>)
 800bbf8:	69fb      	ldr	r3, [r7, #28]
 800bbfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d002      	beq.n	800bc0a <f_mount+0x66>
 800bc04:	79fb      	ldrb	r3, [r7, #7]
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d001      	beq.n	800bc0e <f_mount+0x6a>
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	e00a      	b.n	800bc24 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bc0e:	f107 010c 	add.w	r1, r7, #12
 800bc12:	f107 0308 	add.w	r3, r7, #8
 800bc16:	2200      	movs	r2, #0
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7ff fd07 	bl	800b62c <find_volume>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bc22:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3720      	adds	r7, #32
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	20002668 	.word	0x20002668

0800bc30 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b09a      	sub	sp, #104	@ 0x68
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	60f8      	str	r0, [r7, #12]
 800bc38:	60b9      	str	r1, [r7, #8]
 800bc3a:	4613      	mov	r3, r2
 800bc3c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d101      	bne.n	800bc48 <f_open+0x18>
 800bc44:	2309      	movs	r3, #9
 800bc46:	e1b7      	b.n	800bfb8 <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bc48:	79fb      	ldrb	r3, [r7, #7]
 800bc4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc4e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bc50:	79fa      	ldrb	r2, [r7, #7]
 800bc52:	f107 0114 	add.w	r1, r7, #20
 800bc56:	f107 0308 	add.w	r3, r7, #8
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f7ff fce6 	bl	800b62c <find_volume>
 800bc60:	4603      	mov	r3, r0
 800bc62:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800bc66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	f040 819b 	bne.w	800bfa6 <f_open+0x376>
		dj.obj.fs = fs;
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800bc74:	68ba      	ldr	r2, [r7, #8]
 800bc76:	f107 0318 	add.w	r3, r7, #24
 800bc7a:	4611      	mov	r1, r2
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f7ff fbc5 	bl	800b40c <follow_path>
 800bc82:	4603      	mov	r3, r0
 800bc84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bc88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d118      	bne.n	800bcc2 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bc90:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800bc94:	b25b      	sxtb	r3, r3
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	da03      	bge.n	800bca2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800bc9a:	2306      	movs	r3, #6
 800bc9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bca0:	e00f      	b.n	800bcc2 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bca2:	79fb      	ldrb	r3, [r7, #7]
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	bf8c      	ite	hi
 800bca8:	2301      	movhi	r3, #1
 800bcaa:	2300      	movls	r3, #0
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	461a      	mov	r2, r3
 800bcb0:	f107 0318 	add.w	r3, r7, #24
 800bcb4:	4611      	mov	r1, r2
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7fd ff3c 	bl	8009b34 <chk_lock>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bcc2:	79fb      	ldrb	r3, [r7, #7]
 800bcc4:	f003 031c 	and.w	r3, r3, #28
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d07f      	beq.n	800bdcc <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800bccc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d017      	beq.n	800bd04 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bcd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bcd8:	2b04      	cmp	r3, #4
 800bcda:	d10e      	bne.n	800bcfa <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bcdc:	f7fd ff86 	bl	8009bec <enq_lock>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d006      	beq.n	800bcf4 <f_open+0xc4>
 800bce6:	f107 0318 	add.w	r3, r7, #24
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7ff f8de 	bl	800aeac <dir_register>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	e000      	b.n	800bcf6 <f_open+0xc6>
 800bcf4:	2312      	movs	r3, #18
 800bcf6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bcfa:	79fb      	ldrb	r3, [r7, #7]
 800bcfc:	f043 0308 	orr.w	r3, r3, #8
 800bd00:	71fb      	strb	r3, [r7, #7]
 800bd02:	e010      	b.n	800bd26 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bd04:	7fbb      	ldrb	r3, [r7, #30]
 800bd06:	f003 0311 	and.w	r3, r3, #17
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d003      	beq.n	800bd16 <f_open+0xe6>
					res = FR_DENIED;
 800bd0e:	2307      	movs	r3, #7
 800bd10:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bd14:	e007      	b.n	800bd26 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bd16:	79fb      	ldrb	r3, [r7, #7]
 800bd18:	f003 0304 	and.w	r3, r3, #4
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d002      	beq.n	800bd26 <f_open+0xf6>
 800bd20:	2308      	movs	r3, #8
 800bd22:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800bd26:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d168      	bne.n	800be00 <f_open+0x1d0>
 800bd2e:	79fb      	ldrb	r3, [r7, #7]
 800bd30:	f003 0308 	and.w	r3, r3, #8
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d063      	beq.n	800be00 <f_open+0x1d0>
				dw = GET_FATTIME();
 800bd38:	f7fd fc3a 	bl	80095b0 <get_fattime>
 800bd3c:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800bd3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd40:	330e      	adds	r3, #14
 800bd42:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7fd fe4b 	bl	80099e0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bd4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd4c:	3316      	adds	r3, #22
 800bd4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fd fe45 	bl	80099e0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bd56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd58:	330b      	adds	r3, #11
 800bd5a:	2220      	movs	r2, #32
 800bd5c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bd62:	4611      	mov	r1, r2
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fe fe1a 	bl	800a99e <ld_clust>
 800bd6a:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bd70:	2200      	movs	r2, #0
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fe fe32 	bl	800a9dc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800bd78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7a:	331c      	adds	r3, #28
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fd fe2e 	bl	80099e0 <st_dword>
					fs->wflag = 1;
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	2201      	movs	r2, #1
 800bd88:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bd8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d037      	beq.n	800be00 <f_open+0x1d0>
						dw = fs->winsect;
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd94:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800bd96:	f107 0318 	add.w	r3, r7, #24
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f7fe fb22 	bl	800a3e8 <remove_chain>
 800bda4:	4603      	mov	r3, r0
 800bda6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800bdaa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d126      	bne.n	800be00 <f_open+0x1d0>
							res = move_window(fs, dw);
 800bdb2:	697b      	ldr	r3, [r7, #20]
 800bdb4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7fe f86c 	bl	8009e94 <move_window>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bdc6:	3a01      	subs	r2, #1
 800bdc8:	615a      	str	r2, [r3, #20]
 800bdca:	e019      	b.n	800be00 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bdcc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d115      	bne.n	800be00 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bdd4:	7fbb      	ldrb	r3, [r7, #30]
 800bdd6:	f003 0310 	and.w	r3, r3, #16
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d003      	beq.n	800bde6 <f_open+0x1b6>
					res = FR_NO_FILE;
 800bdde:	2304      	movs	r3, #4
 800bde0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bde4:	e00c      	b.n	800be00 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bde6:	79fb      	ldrb	r3, [r7, #7]
 800bde8:	f003 0302 	and.w	r3, r3, #2
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d007      	beq.n	800be00 <f_open+0x1d0>
 800bdf0:	7fbb      	ldrb	r3, [r7, #30]
 800bdf2:	f003 0301 	and.w	r3, r3, #1
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d002      	beq.n	800be00 <f_open+0x1d0>
						res = FR_DENIED;
 800bdfa:	2307      	movs	r3, #7
 800bdfc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800be00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800be04:	2b00      	cmp	r3, #0
 800be06:	d126      	bne.n	800be56 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800be08:	79fb      	ldrb	r3, [r7, #7]
 800be0a:	f003 0308 	and.w	r3, r3, #8
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d003      	beq.n	800be1a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800be12:	79fb      	ldrb	r3, [r7, #7]
 800be14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be18:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800be1a:	697b      	ldr	r3, [r7, #20]
 800be1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800be22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800be28:	79fb      	ldrb	r3, [r7, #7]
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	bf8c      	ite	hi
 800be2e:	2301      	movhi	r3, #1
 800be30:	2300      	movls	r3, #0
 800be32:	b2db      	uxtb	r3, r3
 800be34:	461a      	mov	r2, r3
 800be36:	f107 0318 	add.w	r3, r7, #24
 800be3a:	4611      	mov	r1, r2
 800be3c:	4618      	mov	r0, r3
 800be3e:	f7fd fef7 	bl	8009c30 <inc_lock>
 800be42:	4602      	mov	r2, r0
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	691b      	ldr	r3, [r3, #16]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d102      	bne.n	800be56 <f_open+0x226>
 800be50:	2302      	movs	r3, #2
 800be52:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800be56:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	f040 80a3 	bne.w	800bfa6 <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800be64:	4611      	mov	r1, r2
 800be66:	4618      	mov	r0, r3
 800be68:	f7fe fd99 	bl	800a99e <ld_clust>
 800be6c:	4602      	mov	r2, r0
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800be72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be74:	331c      	adds	r3, #28
 800be76:	4618      	mov	r0, r3
 800be78:	f7fd fd74 	bl	8009964 <ld_dword>
 800be7c:	4602      	mov	r2, r0
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	2200      	movs	r2, #0
 800be86:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800be88:	697a      	ldr	r2, [r7, #20]
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800be8e:	697b      	ldr	r3, [r7, #20]
 800be90:	88da      	ldrh	r2, [r3, #6]
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	79fa      	ldrb	r2, [r7, #7]
 800be9a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	2200      	movs	r2, #0
 800bea0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	2200      	movs	r2, #0
 800bea6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	3330      	adds	r3, #48	@ 0x30
 800beb2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800beb6:	2100      	movs	r1, #0
 800beb8:	4618      	mov	r0, r3
 800beba:	f7fd fdde 	bl	8009a7a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bebe:	79fb      	ldrb	r3, [r7, #7]
 800bec0:	f003 0320 	and.w	r3, r3, #32
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d06e      	beq.n	800bfa6 <f_open+0x376>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	68db      	ldr	r3, [r3, #12]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d06a      	beq.n	800bfa6 <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	68da      	ldr	r2, [r3, #12]
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	895b      	ldrh	r3, [r3, #10]
 800bedc:	461a      	mov	r2, r3
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	899b      	ldrh	r3, [r3, #12]
 800bee2:	fb02 f303 	mul.w	r3, r2, r3
 800bee6:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	689b      	ldr	r3, [r3, #8]
 800beec:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	68db      	ldr	r3, [r3, #12]
 800bef2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bef4:	e016      	b.n	800bf24 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800befa:	4618      	mov	r0, r3
 800befc:	f7fe f887 	bl	800a00e <get_fat>
 800bf00:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800bf02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d802      	bhi.n	800bf0e <f_open+0x2de>
 800bf08:	2302      	movs	r3, #2
 800bf0a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800bf0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf14:	d102      	bne.n	800bf1c <f_open+0x2ec>
 800bf16:	2301      	movs	r3, #1
 800bf18:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bf1c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bf1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf20:	1ad3      	subs	r3, r2, r3
 800bf22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d103      	bne.n	800bf34 <f_open+0x304>
 800bf2c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bf2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d8e0      	bhi.n	800bef6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf38:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bf3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d131      	bne.n	800bfa6 <f_open+0x376>
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	899b      	ldrh	r3, [r3, #12]
 800bf46:	461a      	mov	r2, r3
 800bf48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf4a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bf4e:	fb01 f202 	mul.w	r2, r1, r2
 800bf52:	1a9b      	subs	r3, r3, r2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d026      	beq.n	800bfa6 <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	f7fe f837 	bl	8009fd0 <clust2sect>
 800bf62:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800bf64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d103      	bne.n	800bf72 <f_open+0x342>
						res = FR_INT_ERR;
 800bf6a:	2302      	movs	r3, #2
 800bf6c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800bf70:	e019      	b.n	800bfa6 <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bf72:	697b      	ldr	r3, [r7, #20]
 800bf74:	899b      	ldrh	r3, [r3, #12]
 800bf76:	461a      	mov	r2, r3
 800bf78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf7a:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf80:	441a      	add	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	7858      	ldrb	r0, [r3, #1]
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6a1a      	ldr	r2, [r3, #32]
 800bf94:	2301      	movs	r3, #1
 800bf96:	f7fd fc6f 	bl	8009878 <disk_read>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d002      	beq.n	800bfa6 <f_open+0x376>
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bfa6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d002      	beq.n	800bfb4 <f_open+0x384>
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bfb4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800bfb8:	4618      	mov	r0, r3
 800bfba:	3768      	adds	r7, #104	@ 0x68
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b08c      	sub	sp, #48	@ 0x30
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	60f8      	str	r0, [r7, #12]
 800bfc8:	60b9      	str	r1, [r7, #8]
 800bfca:	607a      	str	r2, [r7, #4]
 800bfcc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	f107 0210 	add.w	r2, r7, #16
 800bfde:	4611      	mov	r1, r2
 800bfe0:	4618      	mov	r0, r3
 800bfe2:	f7ff fda9 	bl	800bb38 <validate>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bfec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d107      	bne.n	800c004 <f_write+0x44>
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	7d5b      	ldrb	r3, [r3, #21]
 800bff8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bffc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c000:	2b00      	cmp	r3, #0
 800c002:	d002      	beq.n	800c00a <f_write+0x4a>
 800c004:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c008:	e16a      	b.n	800c2e0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	7d1b      	ldrb	r3, [r3, #20]
 800c00e:	f003 0302 	and.w	r3, r3, #2
 800c012:	2b00      	cmp	r3, #0
 800c014:	d101      	bne.n	800c01a <f_write+0x5a>
 800c016:	2307      	movs	r3, #7
 800c018:	e162      	b.n	800c2e0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	699a      	ldr	r2, [r3, #24]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	441a      	add	r2, r3
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	699b      	ldr	r3, [r3, #24]
 800c026:	429a      	cmp	r2, r3
 800c028:	f080 814c 	bcs.w	800c2c4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	699b      	ldr	r3, [r3, #24]
 800c030:	43db      	mvns	r3, r3
 800c032:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c034:	e146      	b.n	800c2c4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	699b      	ldr	r3, [r3, #24]
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	8992      	ldrh	r2, [r2, #12]
 800c03e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c042:	fb01 f202 	mul.w	r2, r1, r2
 800c046:	1a9b      	subs	r3, r3, r2
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f040 80f1 	bne.w	800c230 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	699b      	ldr	r3, [r3, #24]
 800c052:	693a      	ldr	r2, [r7, #16]
 800c054:	8992      	ldrh	r2, [r2, #12]
 800c056:	fbb3 f3f2 	udiv	r3, r3, r2
 800c05a:	693a      	ldr	r2, [r7, #16]
 800c05c:	8952      	ldrh	r2, [r2, #10]
 800c05e:	3a01      	subs	r2, #1
 800c060:	4013      	ands	r3, r2
 800c062:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c064:	69bb      	ldr	r3, [r7, #24]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d143      	bne.n	800c0f2 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	699b      	ldr	r3, [r3, #24]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d10c      	bne.n	800c08c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	689b      	ldr	r3, [r3, #8]
 800c076:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d11a      	bne.n	800c0b4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2100      	movs	r1, #0
 800c082:	4618      	mov	r0, r3
 800c084:	f7fe fa15 	bl	800a4b2 <create_chain>
 800c088:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c08a:	e013      	b.n	800c0b4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c090:	2b00      	cmp	r3, #0
 800c092:	d007      	beq.n	800c0a4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	699b      	ldr	r3, [r3, #24]
 800c098:	4619      	mov	r1, r3
 800c09a:	68f8      	ldr	r0, [r7, #12]
 800c09c:	f7fe faa1 	bl	800a5e2 <clmt_clust>
 800c0a0:	62b8      	str	r0, [r7, #40]	@ 0x28
 800c0a2:	e007      	b.n	800c0b4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c0a4:	68fa      	ldr	r2, [r7, #12]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	69db      	ldr	r3, [r3, #28]
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	4610      	mov	r0, r2
 800c0ae:	f7fe fa00 	bl	800a4b2 <create_chain>
 800c0b2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c0b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	f000 8109 	beq.w	800c2ce <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0be:	2b01      	cmp	r3, #1
 800c0c0:	d104      	bne.n	800c0cc <f_write+0x10c>
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2202      	movs	r2, #2
 800c0c6:	755a      	strb	r2, [r3, #21]
 800c0c8:	2302      	movs	r3, #2
 800c0ca:	e109      	b.n	800c2e0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0d2:	d104      	bne.n	800c0de <f_write+0x11e>
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	755a      	strb	r2, [r3, #21]
 800c0da:	2301      	movs	r3, #1
 800c0dc:	e100      	b.n	800c2e0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0e2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	689b      	ldr	r3, [r3, #8]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d102      	bne.n	800c0f2 <f_write+0x132>
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0f0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	7d1b      	ldrb	r3, [r3, #20]
 800c0f6:	b25b      	sxtb	r3, r3
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	da18      	bge.n	800c12e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c0fc:	693b      	ldr	r3, [r7, #16]
 800c0fe:	7858      	ldrb	r0, [r3, #1]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	6a1a      	ldr	r2, [r3, #32]
 800c10a:	2301      	movs	r3, #1
 800c10c:	f7fd fbd4 	bl	80098b8 <disk_write>
 800c110:	4603      	mov	r3, r0
 800c112:	2b00      	cmp	r3, #0
 800c114:	d004      	beq.n	800c120 <f_write+0x160>
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2201      	movs	r2, #1
 800c11a:	755a      	strb	r2, [r3, #21]
 800c11c:	2301      	movs	r3, #1
 800c11e:	e0df      	b.n	800c2e0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	7d1b      	ldrb	r3, [r3, #20]
 800c124:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c128:	b2da      	uxtb	r2, r3
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c12e:	693a      	ldr	r2, [r7, #16]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	69db      	ldr	r3, [r3, #28]
 800c134:	4619      	mov	r1, r3
 800c136:	4610      	mov	r0, r2
 800c138:	f7fd ff4a 	bl	8009fd0 <clust2sect>
 800c13c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d104      	bne.n	800c14e <f_write+0x18e>
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	2202      	movs	r2, #2
 800c148:	755a      	strb	r2, [r3, #21]
 800c14a:	2302      	movs	r3, #2
 800c14c:	e0c8      	b.n	800c2e0 <f_write+0x320>
			sect += csect;
 800c14e:	697a      	ldr	r2, [r7, #20]
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	4413      	add	r3, r2
 800c154:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	899b      	ldrh	r3, [r3, #12]
 800c15a:	461a      	mov	r2, r3
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c162:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c164:	6a3b      	ldr	r3, [r7, #32]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d043      	beq.n	800c1f2 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c16a:	69ba      	ldr	r2, [r7, #24]
 800c16c:	6a3b      	ldr	r3, [r7, #32]
 800c16e:	4413      	add	r3, r2
 800c170:	693a      	ldr	r2, [r7, #16]
 800c172:	8952      	ldrh	r2, [r2, #10]
 800c174:	4293      	cmp	r3, r2
 800c176:	d905      	bls.n	800c184 <f_write+0x1c4>
					cc = fs->csize - csect;
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	895b      	ldrh	r3, [r3, #10]
 800c17c:	461a      	mov	r2, r3
 800c17e:	69bb      	ldr	r3, [r7, #24]
 800c180:	1ad3      	subs	r3, r2, r3
 800c182:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	7858      	ldrb	r0, [r3, #1]
 800c188:	6a3b      	ldr	r3, [r7, #32]
 800c18a:	697a      	ldr	r2, [r7, #20]
 800c18c:	69f9      	ldr	r1, [r7, #28]
 800c18e:	f7fd fb93 	bl	80098b8 <disk_write>
 800c192:	4603      	mov	r3, r0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d004      	beq.n	800c1a2 <f_write+0x1e2>
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2201      	movs	r2, #1
 800c19c:	755a      	strb	r2, [r3, #21]
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e09e      	b.n	800c2e0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	6a1a      	ldr	r2, [r3, #32]
 800c1a6:	697b      	ldr	r3, [r7, #20]
 800c1a8:	1ad3      	subs	r3, r2, r3
 800c1aa:	6a3a      	ldr	r2, [r7, #32]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d918      	bls.n	800c1e2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	6a1a      	ldr	r2, [r3, #32]
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	1ad3      	subs	r3, r2, r3
 800c1be:	693a      	ldr	r2, [r7, #16]
 800c1c0:	8992      	ldrh	r2, [r2, #12]
 800c1c2:	fb02 f303 	mul.w	r3, r2, r3
 800c1c6:	69fa      	ldr	r2, [r7, #28]
 800c1c8:	18d1      	adds	r1, r2, r3
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	899b      	ldrh	r3, [r3, #12]
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	f7fd fc32 	bl	8009a38 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	7d1b      	ldrb	r3, [r3, #20]
 800c1d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c1dc:	b2da      	uxtb	r2, r3
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	899b      	ldrh	r3, [r3, #12]
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	6a3b      	ldr	r3, [r7, #32]
 800c1ea:	fb02 f303 	mul.w	r3, r2, r3
 800c1ee:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800c1f0:	e04b      	b.n	800c28a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	6a1b      	ldr	r3, [r3, #32]
 800c1f6:	697a      	ldr	r2, [r7, #20]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d016      	beq.n	800c22a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	699a      	ldr	r2, [r3, #24]
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c204:	429a      	cmp	r2, r3
 800c206:	d210      	bcs.n	800c22a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	7858      	ldrb	r0, [r3, #1]
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c212:	2301      	movs	r3, #1
 800c214:	697a      	ldr	r2, [r7, #20]
 800c216:	f7fd fb2f 	bl	8009878 <disk_read>
 800c21a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d004      	beq.n	800c22a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2201      	movs	r2, #1
 800c224:	755a      	strb	r2, [r3, #21]
 800c226:	2301      	movs	r3, #1
 800c228:	e05a      	b.n	800c2e0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	697a      	ldr	r2, [r7, #20]
 800c22e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	899b      	ldrh	r3, [r3, #12]
 800c234:	4618      	mov	r0, r3
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	699b      	ldr	r3, [r3, #24]
 800c23a:	693a      	ldr	r2, [r7, #16]
 800c23c:	8992      	ldrh	r2, [r2, #12]
 800c23e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c242:	fb01 f202 	mul.w	r2, r1, r2
 800c246:	1a9b      	subs	r3, r3, r2
 800c248:	1ac3      	subs	r3, r0, r3
 800c24a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c24c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	429a      	cmp	r2, r3
 800c252:	d901      	bls.n	800c258 <f_write+0x298>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	699b      	ldr	r3, [r3, #24]
 800c262:	693a      	ldr	r2, [r7, #16]
 800c264:	8992      	ldrh	r2, [r2, #12]
 800c266:	fbb3 f0f2 	udiv	r0, r3, r2
 800c26a:	fb00 f202 	mul.w	r2, r0, r2
 800c26e:	1a9b      	subs	r3, r3, r2
 800c270:	440b      	add	r3, r1
 800c272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c274:	69f9      	ldr	r1, [r7, #28]
 800c276:	4618      	mov	r0, r3
 800c278:	f7fd fbde 	bl	8009a38 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	7d1b      	ldrb	r3, [r3, #20]
 800c280:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c284:	b2da      	uxtb	r2, r3
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c28a:	69fa      	ldr	r2, [r7, #28]
 800c28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c28e:	4413      	add	r3, r2
 800c290:	61fb      	str	r3, [r7, #28]
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	699a      	ldr	r2, [r3, #24]
 800c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c298:	441a      	add	r2, r3
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	619a      	str	r2, [r3, #24]
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	68da      	ldr	r2, [r3, #12]
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	699b      	ldr	r3, [r3, #24]
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	bf38      	it	cc
 800c2aa:	461a      	movcc	r2, r3
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	60da      	str	r2, [r3, #12]
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	681a      	ldr	r2, [r3, #0]
 800c2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b6:	441a      	add	r2, r3
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	601a      	str	r2, [r3, #0]
 800c2bc:	687a      	ldr	r2, [r7, #4]
 800c2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c0:	1ad3      	subs	r3, r2, r3
 800c2c2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	f47f aeb5 	bne.w	800c036 <f_write+0x76>
 800c2cc:	e000      	b.n	800c2d0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c2ce:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	7d1b      	ldrb	r3, [r3, #20]
 800c2d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2d8:	b2da      	uxtb	r2, r3
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c2de:	2300      	movs	r3, #0
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3730      	adds	r7, #48	@ 0x30
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}

0800c2e8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b086      	sub	sp, #24
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f107 0208 	add.w	r2, r7, #8
 800c2f6:	4611      	mov	r1, r2
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f7ff fc1d 	bl	800bb38 <validate>
 800c2fe:	4603      	mov	r3, r0
 800c300:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c302:	7dfb      	ldrb	r3, [r7, #23]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d168      	bne.n	800c3da <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	7d1b      	ldrb	r3, [r3, #20]
 800c30c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c310:	2b00      	cmp	r3, #0
 800c312:	d062      	beq.n	800c3da <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	7d1b      	ldrb	r3, [r3, #20]
 800c318:	b25b      	sxtb	r3, r3
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	da15      	bge.n	800c34a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	7858      	ldrb	r0, [r3, #1]
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6a1a      	ldr	r2, [r3, #32]
 800c32c:	2301      	movs	r3, #1
 800c32e:	f7fd fac3 	bl	80098b8 <disk_write>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <f_sync+0x54>
 800c338:	2301      	movs	r3, #1
 800c33a:	e04f      	b.n	800c3dc <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	7d1b      	ldrb	r3, [r3, #20]
 800c340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c344:	b2da      	uxtb	r2, r3
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c34a:	f7fd f931 	bl	80095b0 <get_fattime>
 800c34e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c350:	68ba      	ldr	r2, [r7, #8]
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c356:	4619      	mov	r1, r3
 800c358:	4610      	mov	r0, r2
 800c35a:	f7fd fd9b 	bl	8009e94 <move_window>
 800c35e:	4603      	mov	r3, r0
 800c360:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c362:	7dfb      	ldrb	r3, [r7, #23]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d138      	bne.n	800c3da <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c36c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	330b      	adds	r3, #11
 800c372:	781a      	ldrb	r2, [r3, #0]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	330b      	adds	r3, #11
 800c378:	f042 0220 	orr.w	r2, r2, #32
 800c37c:	b2d2      	uxtb	r2, r2
 800c37e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6818      	ldr	r0, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	689b      	ldr	r3, [r3, #8]
 800c388:	461a      	mov	r2, r3
 800c38a:	68f9      	ldr	r1, [r7, #12]
 800c38c:	f7fe fb26 	bl	800a9dc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	f103 021c 	add.w	r2, r3, #28
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	68db      	ldr	r3, [r3, #12]
 800c39a:	4619      	mov	r1, r3
 800c39c:	4610      	mov	r0, r2
 800c39e:	f7fd fb1f 	bl	80099e0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	3316      	adds	r3, #22
 800c3a6:	6939      	ldr	r1, [r7, #16]
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f7fd fb19 	bl	80099e0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	3312      	adds	r3, #18
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f7fd faf8 	bl	80099aa <st_word>
					fs->wflag = 1;
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	2201      	movs	r2, #1
 800c3be:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7fd fd94 	bl	8009ef0 <sync_fs>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	7d1b      	ldrb	r3, [r3, #20]
 800c3d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3d4:	b2da      	uxtb	r2, r3
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c3da:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3718      	adds	r7, #24
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c3e4:	b580      	push	{r7, lr}
 800c3e6:	b084      	sub	sp, #16
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c3ec:	6878      	ldr	r0, [r7, #4]
 800c3ee:	f7ff ff7b 	bl	800c2e8 <f_sync>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c3f6:	7bfb      	ldrb	r3, [r7, #15]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d118      	bne.n	800c42e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f107 0208 	add.w	r2, r7, #8
 800c402:	4611      	mov	r1, r2
 800c404:	4618      	mov	r0, r3
 800c406:	f7ff fb97 	bl	800bb38 <validate>
 800c40a:	4603      	mov	r3, r0
 800c40c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c40e:	7bfb      	ldrb	r3, [r7, #15]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10c      	bne.n	800c42e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	691b      	ldr	r3, [r3, #16]
 800c418:	4618      	mov	r0, r3
 800c41a:	f7fd fc97 	bl	8009d4c <dec_lock>
 800c41e:	4603      	mov	r3, r0
 800c420:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c422:	7bfb      	ldrb	r3, [r7, #15]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d102      	bne.n	800c42e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2200      	movs	r2, #0
 800c42c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c42e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c430:	4618      	mov	r0, r3
 800c432:	3710      	adds	r7, #16
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	460b      	mov	r3, r1
 800c442:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800c444:	78fb      	ldrb	r3, [r7, #3]
 800c446:	2b0a      	cmp	r3, #10
 800c448:	d103      	bne.n	800c452 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800c44a:	210d      	movs	r1, #13
 800c44c:	6878      	ldr	r0, [r7, #4]
 800c44e:	f7ff fff3 	bl	800c438 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	685b      	ldr	r3, [r3, #4]
 800c456:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	db25      	blt.n	800c4aa <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	1c5a      	adds	r2, r3, #1
 800c462:	60fa      	str	r2, [r7, #12]
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	4413      	add	r3, r2
 800c468:	78fa      	ldrb	r2, [r7, #3]
 800c46a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	2b3c      	cmp	r3, #60	@ 0x3c
 800c470:	dd12      	ble.n	800c498 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	6818      	ldr	r0, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f103 010c 	add.w	r1, r3, #12
 800c47c:	68fa      	ldr	r2, [r7, #12]
 800c47e:	f107 0308 	add.w	r3, r7, #8
 800c482:	f7ff fd9d 	bl	800bfc0 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800c486:	68ba      	ldr	r2, [r7, #8]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d101      	bne.n	800c492 <putc_bfd+0x5a>
 800c48e:	2300      	movs	r3, #0
 800c490:	e001      	b.n	800c496 <putc_bfd+0x5e>
 800c492:	f04f 33ff 	mov.w	r3, #4294967295
 800c496:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	68fa      	ldr	r2, [r7, #12]
 800c49c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	689b      	ldr	r3, [r3, #8]
 800c4a2:	1c5a      	adds	r2, r3, #1
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	609a      	str	r2, [r3, #8]
 800c4a8:	e000      	b.n	800c4ac <putc_bfd+0x74>
	if (i < 0) return;
 800c4aa:	bf00      	nop
}
 800c4ac:	3710      	adds	r7, #16
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b084      	sub	sp, #16
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	685b      	ldr	r3, [r3, #4]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	db16      	blt.n	800c4f0 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6818      	ldr	r0, [r3, #0]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f103 010c 	add.w	r1, r3, #12
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	685b      	ldr	r3, [r3, #4]
 800c4d0:	461a      	mov	r2, r3
 800c4d2:	f107 030c 	add.w	r3, r7, #12
 800c4d6:	f7ff fd73 	bl	800bfc0 <f_write>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d107      	bne.n	800c4f0 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	68fa      	ldr	r2, [r7, #12]
 800c4e6:	4293      	cmp	r3, r2
 800c4e8:	d102      	bne.n	800c4f0 <putc_flush+0x3e>
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	e001      	b.n	800c4f4 <putc_flush+0x42>
	return EOF;
 800c4f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3710      	adds	r7, #16
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b083      	sub	sp, #12
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	683a      	ldr	r2, [r7, #0]
 800c50a:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2200      	movs	r2, #0
 800c510:	605a      	str	r2, [r3, #4]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	685a      	ldr	r2, [r3, #4]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	609a      	str	r2, [r3, #8]
}
 800c51a:	bf00      	nop
 800c51c:	370c      	adds	r7, #12
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr

0800c526 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800c526:	b580      	push	{r7, lr}
 800c528:	b096      	sub	sp, #88	@ 0x58
 800c52a:	af00      	add	r7, sp, #0
 800c52c:	6078      	str	r0, [r7, #4]
 800c52e:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800c530:	f107 030c 	add.w	r3, r7, #12
 800c534:	6839      	ldr	r1, [r7, #0]
 800c536:	4618      	mov	r0, r3
 800c538:	f7ff ffe0 	bl	800c4fc <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800c53c:	e009      	b.n	800c552 <f_puts+0x2c>
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	1c5a      	adds	r2, r3, #1
 800c542:	607a      	str	r2, [r7, #4]
 800c544:	781a      	ldrb	r2, [r3, #0]
 800c546:	f107 030c 	add.w	r3, r7, #12
 800c54a:	4611      	mov	r1, r2
 800c54c:	4618      	mov	r0, r3
 800c54e:	f7ff ff73 	bl	800c438 <putc_bfd>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d1f1      	bne.n	800c53e <f_puts+0x18>
	return putc_flush(&pb);
 800c55a:	f107 030c 	add.w	r3, r7, #12
 800c55e:	4618      	mov	r0, r3
 800c560:	f7ff ffa7 	bl	800c4b2 <putc_flush>
 800c564:	4603      	mov	r3, r0
}
 800c566:	4618      	mov	r0, r3
 800c568:	3758      	adds	r7, #88	@ 0x58
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}
	...

0800c570 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c570:	b480      	push	{r7}
 800c572:	b087      	sub	sp, #28
 800c574:	af00      	add	r7, sp, #0
 800c576:	60f8      	str	r0, [r7, #12]
 800c578:	60b9      	str	r1, [r7, #8]
 800c57a:	4613      	mov	r3, r2
 800c57c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c57e:	2301      	movs	r3, #1
 800c580:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c582:	2300      	movs	r3, #0
 800c584:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c586:	4b1f      	ldr	r3, [pc, #124]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c588:	7a5b      	ldrb	r3, [r3, #9]
 800c58a:	b2db      	uxtb	r3, r3
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d131      	bne.n	800c5f4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c590:	4b1c      	ldr	r3, [pc, #112]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c592:	7a5b      	ldrb	r3, [r3, #9]
 800c594:	b2db      	uxtb	r3, r3
 800c596:	461a      	mov	r2, r3
 800c598:	4b1a      	ldr	r3, [pc, #104]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c59a:	2100      	movs	r1, #0
 800c59c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c59e:	4b19      	ldr	r3, [pc, #100]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5a0:	7a5b      	ldrb	r3, [r3, #9]
 800c5a2:	b2db      	uxtb	r3, r3
 800c5a4:	4a17      	ldr	r2, [pc, #92]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5a6:	009b      	lsls	r3, r3, #2
 800c5a8:	4413      	add	r3, r2
 800c5aa:	68fa      	ldr	r2, [r7, #12]
 800c5ac:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c5ae:	4b15      	ldr	r3, [pc, #84]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5b0:	7a5b      	ldrb	r3, [r3, #9]
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	4b13      	ldr	r3, [pc, #76]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5b8:	4413      	add	r3, r2
 800c5ba:	79fa      	ldrb	r2, [r7, #7]
 800c5bc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c5be:	4b11      	ldr	r3, [pc, #68]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5c0:	7a5b      	ldrb	r3, [r3, #9]
 800c5c2:	b2db      	uxtb	r3, r3
 800c5c4:	1c5a      	adds	r2, r3, #1
 800c5c6:	b2d1      	uxtb	r1, r2
 800c5c8:	4a0e      	ldr	r2, [pc, #56]	@ (800c604 <FATFS_LinkDriverEx+0x94>)
 800c5ca:	7251      	strb	r1, [r2, #9]
 800c5cc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c5ce:	7dbb      	ldrb	r3, [r7, #22]
 800c5d0:	3330      	adds	r3, #48	@ 0x30
 800c5d2:	b2da      	uxtb	r2, r3
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	3301      	adds	r3, #1
 800c5dc:	223a      	movs	r2, #58	@ 0x3a
 800c5de:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	3302      	adds	r3, #2
 800c5e4:	222f      	movs	r2, #47	@ 0x2f
 800c5e6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	3303      	adds	r3, #3
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c5f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	371c      	adds	r7, #28
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c600:	4770      	bx	lr
 800c602:	bf00      	nop
 800c604:	20002890 	.word	0x20002890

0800c608 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c612:	2200      	movs	r2, #0
 800c614:	6839      	ldr	r1, [r7, #0]
 800c616:	6878      	ldr	r0, [r7, #4]
 800c618:	f7ff ffaa 	bl	800c570 <FATFS_LinkDriverEx>
 800c61c:	4603      	mov	r3, r0
}
 800c61e:	4618      	mov	r0, r3
 800c620:	3708      	adds	r7, #8
 800c622:	46bd      	mov	sp, r7
 800c624:	bd80      	pop	{r7, pc}

0800c626 <atof>:
 800c626:	2100      	movs	r1, #0
 800c628:	f000 be08 	b.w	800d23c <strtod>

0800c62c <sulp>:
 800c62c:	b570      	push	{r4, r5, r6, lr}
 800c62e:	4604      	mov	r4, r0
 800c630:	460d      	mov	r5, r1
 800c632:	ec45 4b10 	vmov	d0, r4, r5
 800c636:	4616      	mov	r6, r2
 800c638:	f003 fca2 	bl	800ff80 <__ulp>
 800c63c:	ec51 0b10 	vmov	r0, r1, d0
 800c640:	b17e      	cbz	r6, 800c662 <sulp+0x36>
 800c642:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c646:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	dd09      	ble.n	800c662 <sulp+0x36>
 800c64e:	051b      	lsls	r3, r3, #20
 800c650:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c654:	2400      	movs	r4, #0
 800c656:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c65a:	4622      	mov	r2, r4
 800c65c:	462b      	mov	r3, r5
 800c65e:	f7f3 ffeb 	bl	8000638 <__aeabi_dmul>
 800c662:	ec41 0b10 	vmov	d0, r0, r1
 800c666:	bd70      	pop	{r4, r5, r6, pc}

0800c668 <_strtod_l>:
 800c668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c66c:	b09f      	sub	sp, #124	@ 0x7c
 800c66e:	460c      	mov	r4, r1
 800c670:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c672:	2200      	movs	r2, #0
 800c674:	921a      	str	r2, [sp, #104]	@ 0x68
 800c676:	9005      	str	r0, [sp, #20]
 800c678:	f04f 0a00 	mov.w	sl, #0
 800c67c:	f04f 0b00 	mov.w	fp, #0
 800c680:	460a      	mov	r2, r1
 800c682:	9219      	str	r2, [sp, #100]	@ 0x64
 800c684:	7811      	ldrb	r1, [r2, #0]
 800c686:	292b      	cmp	r1, #43	@ 0x2b
 800c688:	d04a      	beq.n	800c720 <_strtod_l+0xb8>
 800c68a:	d838      	bhi.n	800c6fe <_strtod_l+0x96>
 800c68c:	290d      	cmp	r1, #13
 800c68e:	d832      	bhi.n	800c6f6 <_strtod_l+0x8e>
 800c690:	2908      	cmp	r1, #8
 800c692:	d832      	bhi.n	800c6fa <_strtod_l+0x92>
 800c694:	2900      	cmp	r1, #0
 800c696:	d03b      	beq.n	800c710 <_strtod_l+0xa8>
 800c698:	2200      	movs	r2, #0
 800c69a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c69c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c69e:	782a      	ldrb	r2, [r5, #0]
 800c6a0:	2a30      	cmp	r2, #48	@ 0x30
 800c6a2:	f040 80b3 	bne.w	800c80c <_strtod_l+0x1a4>
 800c6a6:	786a      	ldrb	r2, [r5, #1]
 800c6a8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c6ac:	2a58      	cmp	r2, #88	@ 0x58
 800c6ae:	d16e      	bne.n	800c78e <_strtod_l+0x126>
 800c6b0:	9302      	str	r3, [sp, #8]
 800c6b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6b4:	9301      	str	r3, [sp, #4]
 800c6b6:	ab1a      	add	r3, sp, #104	@ 0x68
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	4a8e      	ldr	r2, [pc, #568]	@ (800c8f4 <_strtod_l+0x28c>)
 800c6bc:	9805      	ldr	r0, [sp, #20]
 800c6be:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c6c0:	a919      	add	r1, sp, #100	@ 0x64
 800c6c2:	f002 fd4f 	bl	800f164 <__gethex>
 800c6c6:	f010 060f 	ands.w	r6, r0, #15
 800c6ca:	4604      	mov	r4, r0
 800c6cc:	d005      	beq.n	800c6da <_strtod_l+0x72>
 800c6ce:	2e06      	cmp	r6, #6
 800c6d0:	d128      	bne.n	800c724 <_strtod_l+0xbc>
 800c6d2:	3501      	adds	r5, #1
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	9519      	str	r5, [sp, #100]	@ 0x64
 800c6d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6da:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	f040 858e 	bne.w	800d1fe <_strtod_l+0xb96>
 800c6e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6e4:	b1cb      	cbz	r3, 800c71a <_strtod_l+0xb2>
 800c6e6:	4652      	mov	r2, sl
 800c6e8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c6ec:	ec43 2b10 	vmov	d0, r2, r3
 800c6f0:	b01f      	add	sp, #124	@ 0x7c
 800c6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6f6:	2920      	cmp	r1, #32
 800c6f8:	d1ce      	bne.n	800c698 <_strtod_l+0x30>
 800c6fa:	3201      	adds	r2, #1
 800c6fc:	e7c1      	b.n	800c682 <_strtod_l+0x1a>
 800c6fe:	292d      	cmp	r1, #45	@ 0x2d
 800c700:	d1ca      	bne.n	800c698 <_strtod_l+0x30>
 800c702:	2101      	movs	r1, #1
 800c704:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c706:	1c51      	adds	r1, r2, #1
 800c708:	9119      	str	r1, [sp, #100]	@ 0x64
 800c70a:	7852      	ldrb	r2, [r2, #1]
 800c70c:	2a00      	cmp	r2, #0
 800c70e:	d1c5      	bne.n	800c69c <_strtod_l+0x34>
 800c710:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c712:	9419      	str	r4, [sp, #100]	@ 0x64
 800c714:	2b00      	cmp	r3, #0
 800c716:	f040 8570 	bne.w	800d1fa <_strtod_l+0xb92>
 800c71a:	4652      	mov	r2, sl
 800c71c:	465b      	mov	r3, fp
 800c71e:	e7e5      	b.n	800c6ec <_strtod_l+0x84>
 800c720:	2100      	movs	r1, #0
 800c722:	e7ef      	b.n	800c704 <_strtod_l+0x9c>
 800c724:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c726:	b13a      	cbz	r2, 800c738 <_strtod_l+0xd0>
 800c728:	2135      	movs	r1, #53	@ 0x35
 800c72a:	a81c      	add	r0, sp, #112	@ 0x70
 800c72c:	f003 fd22 	bl	8010174 <__copybits>
 800c730:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c732:	9805      	ldr	r0, [sp, #20]
 800c734:	f003 f8f0 	bl	800f918 <_Bfree>
 800c738:	3e01      	subs	r6, #1
 800c73a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c73c:	2e04      	cmp	r6, #4
 800c73e:	d806      	bhi.n	800c74e <_strtod_l+0xe6>
 800c740:	e8df f006 	tbb	[pc, r6]
 800c744:	201d0314 	.word	0x201d0314
 800c748:	14          	.byte	0x14
 800c749:	00          	.byte	0x00
 800c74a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c74e:	05e1      	lsls	r1, r4, #23
 800c750:	bf48      	it	mi
 800c752:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c756:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c75a:	0d1b      	lsrs	r3, r3, #20
 800c75c:	051b      	lsls	r3, r3, #20
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d1bb      	bne.n	800c6da <_strtod_l+0x72>
 800c762:	f001 fdb3 	bl	800e2cc <__errno>
 800c766:	2322      	movs	r3, #34	@ 0x22
 800c768:	6003      	str	r3, [r0, #0]
 800c76a:	e7b6      	b.n	800c6da <_strtod_l+0x72>
 800c76c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c770:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c774:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c778:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c77c:	e7e7      	b.n	800c74e <_strtod_l+0xe6>
 800c77e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c8fc <_strtod_l+0x294>
 800c782:	e7e4      	b.n	800c74e <_strtod_l+0xe6>
 800c784:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c788:	f04f 3aff 	mov.w	sl, #4294967295
 800c78c:	e7df      	b.n	800c74e <_strtod_l+0xe6>
 800c78e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c790:	1c5a      	adds	r2, r3, #1
 800c792:	9219      	str	r2, [sp, #100]	@ 0x64
 800c794:	785b      	ldrb	r3, [r3, #1]
 800c796:	2b30      	cmp	r3, #48	@ 0x30
 800c798:	d0f9      	beq.n	800c78e <_strtod_l+0x126>
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d09d      	beq.n	800c6da <_strtod_l+0x72>
 800c79e:	2301      	movs	r3, #1
 800c7a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	9308      	str	r3, [sp, #32]
 800c7aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7ac:	461f      	mov	r7, r3
 800c7ae:	220a      	movs	r2, #10
 800c7b0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c7b2:	7805      	ldrb	r5, [r0, #0]
 800c7b4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c7b8:	b2d9      	uxtb	r1, r3
 800c7ba:	2909      	cmp	r1, #9
 800c7bc:	d928      	bls.n	800c810 <_strtod_l+0x1a8>
 800c7be:	494e      	ldr	r1, [pc, #312]	@ (800c8f8 <_strtod_l+0x290>)
 800c7c0:	2201      	movs	r2, #1
 800c7c2:	f001 fd26 	bl	800e212 <strncmp>
 800c7c6:	2800      	cmp	r0, #0
 800c7c8:	d032      	beq.n	800c830 <_strtod_l+0x1c8>
 800c7ca:	2000      	movs	r0, #0
 800c7cc:	462a      	mov	r2, r5
 800c7ce:	4681      	mov	r9, r0
 800c7d0:	463d      	mov	r5, r7
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2a65      	cmp	r2, #101	@ 0x65
 800c7d6:	d001      	beq.n	800c7dc <_strtod_l+0x174>
 800c7d8:	2a45      	cmp	r2, #69	@ 0x45
 800c7da:	d114      	bne.n	800c806 <_strtod_l+0x19e>
 800c7dc:	b91d      	cbnz	r5, 800c7e6 <_strtod_l+0x17e>
 800c7de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7e0:	4302      	orrs	r2, r0
 800c7e2:	d095      	beq.n	800c710 <_strtod_l+0xa8>
 800c7e4:	2500      	movs	r5, #0
 800c7e6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c7e8:	1c62      	adds	r2, r4, #1
 800c7ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7ec:	7862      	ldrb	r2, [r4, #1]
 800c7ee:	2a2b      	cmp	r2, #43	@ 0x2b
 800c7f0:	d077      	beq.n	800c8e2 <_strtod_l+0x27a>
 800c7f2:	2a2d      	cmp	r2, #45	@ 0x2d
 800c7f4:	d07b      	beq.n	800c8ee <_strtod_l+0x286>
 800c7f6:	f04f 0c00 	mov.w	ip, #0
 800c7fa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c7fe:	2909      	cmp	r1, #9
 800c800:	f240 8082 	bls.w	800c908 <_strtod_l+0x2a0>
 800c804:	9419      	str	r4, [sp, #100]	@ 0x64
 800c806:	f04f 0800 	mov.w	r8, #0
 800c80a:	e0a2      	b.n	800c952 <_strtod_l+0x2ea>
 800c80c:	2300      	movs	r3, #0
 800c80e:	e7c7      	b.n	800c7a0 <_strtod_l+0x138>
 800c810:	2f08      	cmp	r7, #8
 800c812:	bfd5      	itete	le
 800c814:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c816:	9908      	ldrgt	r1, [sp, #32]
 800c818:	fb02 3301 	mlale	r3, r2, r1, r3
 800c81c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c820:	f100 0001 	add.w	r0, r0, #1
 800c824:	bfd4      	ite	le
 800c826:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c828:	9308      	strgt	r3, [sp, #32]
 800c82a:	3701      	adds	r7, #1
 800c82c:	9019      	str	r0, [sp, #100]	@ 0x64
 800c82e:	e7bf      	b.n	800c7b0 <_strtod_l+0x148>
 800c830:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c832:	1c5a      	adds	r2, r3, #1
 800c834:	9219      	str	r2, [sp, #100]	@ 0x64
 800c836:	785a      	ldrb	r2, [r3, #1]
 800c838:	b37f      	cbz	r7, 800c89a <_strtod_l+0x232>
 800c83a:	4681      	mov	r9, r0
 800c83c:	463d      	mov	r5, r7
 800c83e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c842:	2b09      	cmp	r3, #9
 800c844:	d912      	bls.n	800c86c <_strtod_l+0x204>
 800c846:	2301      	movs	r3, #1
 800c848:	e7c4      	b.n	800c7d4 <_strtod_l+0x16c>
 800c84a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c84c:	1c5a      	adds	r2, r3, #1
 800c84e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c850:	785a      	ldrb	r2, [r3, #1]
 800c852:	3001      	adds	r0, #1
 800c854:	2a30      	cmp	r2, #48	@ 0x30
 800c856:	d0f8      	beq.n	800c84a <_strtod_l+0x1e2>
 800c858:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c85c:	2b08      	cmp	r3, #8
 800c85e:	f200 84d3 	bhi.w	800d208 <_strtod_l+0xba0>
 800c862:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c864:	930c      	str	r3, [sp, #48]	@ 0x30
 800c866:	4681      	mov	r9, r0
 800c868:	2000      	movs	r0, #0
 800c86a:	4605      	mov	r5, r0
 800c86c:	3a30      	subs	r2, #48	@ 0x30
 800c86e:	f100 0301 	add.w	r3, r0, #1
 800c872:	d02a      	beq.n	800c8ca <_strtod_l+0x262>
 800c874:	4499      	add	r9, r3
 800c876:	eb00 0c05 	add.w	ip, r0, r5
 800c87a:	462b      	mov	r3, r5
 800c87c:	210a      	movs	r1, #10
 800c87e:	4563      	cmp	r3, ip
 800c880:	d10d      	bne.n	800c89e <_strtod_l+0x236>
 800c882:	1c69      	adds	r1, r5, #1
 800c884:	4401      	add	r1, r0
 800c886:	4428      	add	r0, r5
 800c888:	2808      	cmp	r0, #8
 800c88a:	dc16      	bgt.n	800c8ba <_strtod_l+0x252>
 800c88c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c88e:	230a      	movs	r3, #10
 800c890:	fb03 2300 	mla	r3, r3, r0, r2
 800c894:	930a      	str	r3, [sp, #40]	@ 0x28
 800c896:	2300      	movs	r3, #0
 800c898:	e018      	b.n	800c8cc <_strtod_l+0x264>
 800c89a:	4638      	mov	r0, r7
 800c89c:	e7da      	b.n	800c854 <_strtod_l+0x1ec>
 800c89e:	2b08      	cmp	r3, #8
 800c8a0:	f103 0301 	add.w	r3, r3, #1
 800c8a4:	dc03      	bgt.n	800c8ae <_strtod_l+0x246>
 800c8a6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c8a8:	434e      	muls	r6, r1
 800c8aa:	960a      	str	r6, [sp, #40]	@ 0x28
 800c8ac:	e7e7      	b.n	800c87e <_strtod_l+0x216>
 800c8ae:	2b10      	cmp	r3, #16
 800c8b0:	bfde      	ittt	le
 800c8b2:	9e08      	ldrle	r6, [sp, #32]
 800c8b4:	434e      	mulle	r6, r1
 800c8b6:	9608      	strle	r6, [sp, #32]
 800c8b8:	e7e1      	b.n	800c87e <_strtod_l+0x216>
 800c8ba:	280f      	cmp	r0, #15
 800c8bc:	dceb      	bgt.n	800c896 <_strtod_l+0x22e>
 800c8be:	9808      	ldr	r0, [sp, #32]
 800c8c0:	230a      	movs	r3, #10
 800c8c2:	fb03 2300 	mla	r3, r3, r0, r2
 800c8c6:	9308      	str	r3, [sp, #32]
 800c8c8:	e7e5      	b.n	800c896 <_strtod_l+0x22e>
 800c8ca:	4629      	mov	r1, r5
 800c8cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8ce:	1c50      	adds	r0, r2, #1
 800c8d0:	9019      	str	r0, [sp, #100]	@ 0x64
 800c8d2:	7852      	ldrb	r2, [r2, #1]
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	460d      	mov	r5, r1
 800c8d8:	e7b1      	b.n	800c83e <_strtod_l+0x1d6>
 800c8da:	f04f 0900 	mov.w	r9, #0
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e77d      	b.n	800c7de <_strtod_l+0x176>
 800c8e2:	f04f 0c00 	mov.w	ip, #0
 800c8e6:	1ca2      	adds	r2, r4, #2
 800c8e8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8ea:	78a2      	ldrb	r2, [r4, #2]
 800c8ec:	e785      	b.n	800c7fa <_strtod_l+0x192>
 800c8ee:	f04f 0c01 	mov.w	ip, #1
 800c8f2:	e7f8      	b.n	800c8e6 <_strtod_l+0x27e>
 800c8f4:	080114c4 	.word	0x080114c4
 800c8f8:	080114ad 	.word	0x080114ad
 800c8fc:	7ff00000 	.word	0x7ff00000
 800c900:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c902:	1c51      	adds	r1, r2, #1
 800c904:	9119      	str	r1, [sp, #100]	@ 0x64
 800c906:	7852      	ldrb	r2, [r2, #1]
 800c908:	2a30      	cmp	r2, #48	@ 0x30
 800c90a:	d0f9      	beq.n	800c900 <_strtod_l+0x298>
 800c90c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c910:	2908      	cmp	r1, #8
 800c912:	f63f af78 	bhi.w	800c806 <_strtod_l+0x19e>
 800c916:	3a30      	subs	r2, #48	@ 0x30
 800c918:	920e      	str	r2, [sp, #56]	@ 0x38
 800c91a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c91c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c91e:	f04f 080a 	mov.w	r8, #10
 800c922:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c924:	1c56      	adds	r6, r2, #1
 800c926:	9619      	str	r6, [sp, #100]	@ 0x64
 800c928:	7852      	ldrb	r2, [r2, #1]
 800c92a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c92e:	f1be 0f09 	cmp.w	lr, #9
 800c932:	d939      	bls.n	800c9a8 <_strtod_l+0x340>
 800c934:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c936:	1a76      	subs	r6, r6, r1
 800c938:	2e08      	cmp	r6, #8
 800c93a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c93e:	dc03      	bgt.n	800c948 <_strtod_l+0x2e0>
 800c940:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c942:	4588      	cmp	r8, r1
 800c944:	bfa8      	it	ge
 800c946:	4688      	movge	r8, r1
 800c948:	f1bc 0f00 	cmp.w	ip, #0
 800c94c:	d001      	beq.n	800c952 <_strtod_l+0x2ea>
 800c94e:	f1c8 0800 	rsb	r8, r8, #0
 800c952:	2d00      	cmp	r5, #0
 800c954:	d14e      	bne.n	800c9f4 <_strtod_l+0x38c>
 800c956:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c958:	4308      	orrs	r0, r1
 800c95a:	f47f aebe 	bne.w	800c6da <_strtod_l+0x72>
 800c95e:	2b00      	cmp	r3, #0
 800c960:	f47f aed6 	bne.w	800c710 <_strtod_l+0xa8>
 800c964:	2a69      	cmp	r2, #105	@ 0x69
 800c966:	d028      	beq.n	800c9ba <_strtod_l+0x352>
 800c968:	dc25      	bgt.n	800c9b6 <_strtod_l+0x34e>
 800c96a:	2a49      	cmp	r2, #73	@ 0x49
 800c96c:	d025      	beq.n	800c9ba <_strtod_l+0x352>
 800c96e:	2a4e      	cmp	r2, #78	@ 0x4e
 800c970:	f47f aece 	bne.w	800c710 <_strtod_l+0xa8>
 800c974:	499b      	ldr	r1, [pc, #620]	@ (800cbe4 <_strtod_l+0x57c>)
 800c976:	a819      	add	r0, sp, #100	@ 0x64
 800c978:	f002 fe16 	bl	800f5a8 <__match>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	f43f aec7 	beq.w	800c710 <_strtod_l+0xa8>
 800c982:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c984:	781b      	ldrb	r3, [r3, #0]
 800c986:	2b28      	cmp	r3, #40	@ 0x28
 800c988:	d12e      	bne.n	800c9e8 <_strtod_l+0x380>
 800c98a:	4997      	ldr	r1, [pc, #604]	@ (800cbe8 <_strtod_l+0x580>)
 800c98c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c98e:	a819      	add	r0, sp, #100	@ 0x64
 800c990:	f002 fe1e 	bl	800f5d0 <__hexnan>
 800c994:	2805      	cmp	r0, #5
 800c996:	d127      	bne.n	800c9e8 <_strtod_l+0x380>
 800c998:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c99a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c99e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c9a2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c9a6:	e698      	b.n	800c6da <_strtod_l+0x72>
 800c9a8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c9aa:	fb08 2101 	mla	r1, r8, r1, r2
 800c9ae:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c9b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800c9b4:	e7b5      	b.n	800c922 <_strtod_l+0x2ba>
 800c9b6:	2a6e      	cmp	r2, #110	@ 0x6e
 800c9b8:	e7da      	b.n	800c970 <_strtod_l+0x308>
 800c9ba:	498c      	ldr	r1, [pc, #560]	@ (800cbec <_strtod_l+0x584>)
 800c9bc:	a819      	add	r0, sp, #100	@ 0x64
 800c9be:	f002 fdf3 	bl	800f5a8 <__match>
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	f43f aea4 	beq.w	800c710 <_strtod_l+0xa8>
 800c9c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9ca:	4989      	ldr	r1, [pc, #548]	@ (800cbf0 <_strtod_l+0x588>)
 800c9cc:	3b01      	subs	r3, #1
 800c9ce:	a819      	add	r0, sp, #100	@ 0x64
 800c9d0:	9319      	str	r3, [sp, #100]	@ 0x64
 800c9d2:	f002 fde9 	bl	800f5a8 <__match>
 800c9d6:	b910      	cbnz	r0, 800c9de <_strtod_l+0x376>
 800c9d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9da:	3301      	adds	r3, #1
 800c9dc:	9319      	str	r3, [sp, #100]	@ 0x64
 800c9de:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800cc00 <_strtod_l+0x598>
 800c9e2:	f04f 0a00 	mov.w	sl, #0
 800c9e6:	e678      	b.n	800c6da <_strtod_l+0x72>
 800c9e8:	4882      	ldr	r0, [pc, #520]	@ (800cbf4 <_strtod_l+0x58c>)
 800c9ea:	f001 fcad 	bl	800e348 <nan>
 800c9ee:	ec5b ab10 	vmov	sl, fp, d0
 800c9f2:	e672      	b.n	800c6da <_strtod_l+0x72>
 800c9f4:	eba8 0309 	sub.w	r3, r8, r9
 800c9f8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c9fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9fc:	2f00      	cmp	r7, #0
 800c9fe:	bf08      	it	eq
 800ca00:	462f      	moveq	r7, r5
 800ca02:	2d10      	cmp	r5, #16
 800ca04:	462c      	mov	r4, r5
 800ca06:	bfa8      	it	ge
 800ca08:	2410      	movge	r4, #16
 800ca0a:	f7f3 fd9b 	bl	8000544 <__aeabi_ui2d>
 800ca0e:	2d09      	cmp	r5, #9
 800ca10:	4682      	mov	sl, r0
 800ca12:	468b      	mov	fp, r1
 800ca14:	dc13      	bgt.n	800ca3e <_strtod_l+0x3d6>
 800ca16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	f43f ae5e 	beq.w	800c6da <_strtod_l+0x72>
 800ca1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca20:	dd78      	ble.n	800cb14 <_strtod_l+0x4ac>
 800ca22:	2b16      	cmp	r3, #22
 800ca24:	dc5f      	bgt.n	800cae6 <_strtod_l+0x47e>
 800ca26:	4974      	ldr	r1, [pc, #464]	@ (800cbf8 <_strtod_l+0x590>)
 800ca28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca30:	4652      	mov	r2, sl
 800ca32:	465b      	mov	r3, fp
 800ca34:	f7f3 fe00 	bl	8000638 <__aeabi_dmul>
 800ca38:	4682      	mov	sl, r0
 800ca3a:	468b      	mov	fp, r1
 800ca3c:	e64d      	b.n	800c6da <_strtod_l+0x72>
 800ca3e:	4b6e      	ldr	r3, [pc, #440]	@ (800cbf8 <_strtod_l+0x590>)
 800ca40:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca44:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ca48:	f7f3 fdf6 	bl	8000638 <__aeabi_dmul>
 800ca4c:	4682      	mov	sl, r0
 800ca4e:	9808      	ldr	r0, [sp, #32]
 800ca50:	468b      	mov	fp, r1
 800ca52:	f7f3 fd77 	bl	8000544 <__aeabi_ui2d>
 800ca56:	4602      	mov	r2, r0
 800ca58:	460b      	mov	r3, r1
 800ca5a:	4650      	mov	r0, sl
 800ca5c:	4659      	mov	r1, fp
 800ca5e:	f7f3 fc35 	bl	80002cc <__adddf3>
 800ca62:	2d0f      	cmp	r5, #15
 800ca64:	4682      	mov	sl, r0
 800ca66:	468b      	mov	fp, r1
 800ca68:	ddd5      	ble.n	800ca16 <_strtod_l+0x3ae>
 800ca6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca6c:	1b2c      	subs	r4, r5, r4
 800ca6e:	441c      	add	r4, r3
 800ca70:	2c00      	cmp	r4, #0
 800ca72:	f340 8096 	ble.w	800cba2 <_strtod_l+0x53a>
 800ca76:	f014 030f 	ands.w	r3, r4, #15
 800ca7a:	d00a      	beq.n	800ca92 <_strtod_l+0x42a>
 800ca7c:	495e      	ldr	r1, [pc, #376]	@ (800cbf8 <_strtod_l+0x590>)
 800ca7e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca82:	4652      	mov	r2, sl
 800ca84:	465b      	mov	r3, fp
 800ca86:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca8a:	f7f3 fdd5 	bl	8000638 <__aeabi_dmul>
 800ca8e:	4682      	mov	sl, r0
 800ca90:	468b      	mov	fp, r1
 800ca92:	f034 040f 	bics.w	r4, r4, #15
 800ca96:	d073      	beq.n	800cb80 <_strtod_l+0x518>
 800ca98:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ca9c:	dd48      	ble.n	800cb30 <_strtod_l+0x4c8>
 800ca9e:	2400      	movs	r4, #0
 800caa0:	46a0      	mov	r8, r4
 800caa2:	940a      	str	r4, [sp, #40]	@ 0x28
 800caa4:	46a1      	mov	r9, r4
 800caa6:	9a05      	ldr	r2, [sp, #20]
 800caa8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cc00 <_strtod_l+0x598>
 800caac:	2322      	movs	r3, #34	@ 0x22
 800caae:	6013      	str	r3, [r2, #0]
 800cab0:	f04f 0a00 	mov.w	sl, #0
 800cab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	f43f ae0f 	beq.w	800c6da <_strtod_l+0x72>
 800cabc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cabe:	9805      	ldr	r0, [sp, #20]
 800cac0:	f002 ff2a 	bl	800f918 <_Bfree>
 800cac4:	9805      	ldr	r0, [sp, #20]
 800cac6:	4649      	mov	r1, r9
 800cac8:	f002 ff26 	bl	800f918 <_Bfree>
 800cacc:	9805      	ldr	r0, [sp, #20]
 800cace:	4641      	mov	r1, r8
 800cad0:	f002 ff22 	bl	800f918 <_Bfree>
 800cad4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cad6:	9805      	ldr	r0, [sp, #20]
 800cad8:	f002 ff1e 	bl	800f918 <_Bfree>
 800cadc:	9805      	ldr	r0, [sp, #20]
 800cade:	4621      	mov	r1, r4
 800cae0:	f002 ff1a 	bl	800f918 <_Bfree>
 800cae4:	e5f9      	b.n	800c6da <_strtod_l+0x72>
 800cae6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cae8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800caec:	4293      	cmp	r3, r2
 800caee:	dbbc      	blt.n	800ca6a <_strtod_l+0x402>
 800caf0:	4c41      	ldr	r4, [pc, #260]	@ (800cbf8 <_strtod_l+0x590>)
 800caf2:	f1c5 050f 	rsb	r5, r5, #15
 800caf6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cafa:	4652      	mov	r2, sl
 800cafc:	465b      	mov	r3, fp
 800cafe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb02:	f7f3 fd99 	bl	8000638 <__aeabi_dmul>
 800cb06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb08:	1b5d      	subs	r5, r3, r5
 800cb0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cb0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cb12:	e78f      	b.n	800ca34 <_strtod_l+0x3cc>
 800cb14:	3316      	adds	r3, #22
 800cb16:	dba8      	blt.n	800ca6a <_strtod_l+0x402>
 800cb18:	4b37      	ldr	r3, [pc, #220]	@ (800cbf8 <_strtod_l+0x590>)
 800cb1a:	eba9 0808 	sub.w	r8, r9, r8
 800cb1e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cb22:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cb26:	4650      	mov	r0, sl
 800cb28:	4659      	mov	r1, fp
 800cb2a:	f7f3 feaf 	bl	800088c <__aeabi_ddiv>
 800cb2e:	e783      	b.n	800ca38 <_strtod_l+0x3d0>
 800cb30:	4b32      	ldr	r3, [pc, #200]	@ (800cbfc <_strtod_l+0x594>)
 800cb32:	9308      	str	r3, [sp, #32]
 800cb34:	2300      	movs	r3, #0
 800cb36:	1124      	asrs	r4, r4, #4
 800cb38:	4650      	mov	r0, sl
 800cb3a:	4659      	mov	r1, fp
 800cb3c:	461e      	mov	r6, r3
 800cb3e:	2c01      	cmp	r4, #1
 800cb40:	dc21      	bgt.n	800cb86 <_strtod_l+0x51e>
 800cb42:	b10b      	cbz	r3, 800cb48 <_strtod_l+0x4e0>
 800cb44:	4682      	mov	sl, r0
 800cb46:	468b      	mov	fp, r1
 800cb48:	492c      	ldr	r1, [pc, #176]	@ (800cbfc <_strtod_l+0x594>)
 800cb4a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cb4e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cb52:	4652      	mov	r2, sl
 800cb54:	465b      	mov	r3, fp
 800cb56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb5a:	f7f3 fd6d 	bl	8000638 <__aeabi_dmul>
 800cb5e:	4b28      	ldr	r3, [pc, #160]	@ (800cc00 <_strtod_l+0x598>)
 800cb60:	460a      	mov	r2, r1
 800cb62:	400b      	ands	r3, r1
 800cb64:	4927      	ldr	r1, [pc, #156]	@ (800cc04 <_strtod_l+0x59c>)
 800cb66:	428b      	cmp	r3, r1
 800cb68:	4682      	mov	sl, r0
 800cb6a:	d898      	bhi.n	800ca9e <_strtod_l+0x436>
 800cb6c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cb70:	428b      	cmp	r3, r1
 800cb72:	bf86      	itte	hi
 800cb74:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800cc08 <_strtod_l+0x5a0>
 800cb78:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb7c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cb80:	2300      	movs	r3, #0
 800cb82:	9308      	str	r3, [sp, #32]
 800cb84:	e07a      	b.n	800cc7c <_strtod_l+0x614>
 800cb86:	07e2      	lsls	r2, r4, #31
 800cb88:	d505      	bpl.n	800cb96 <_strtod_l+0x52e>
 800cb8a:	9b08      	ldr	r3, [sp, #32]
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	f7f3 fd52 	bl	8000638 <__aeabi_dmul>
 800cb94:	2301      	movs	r3, #1
 800cb96:	9a08      	ldr	r2, [sp, #32]
 800cb98:	3208      	adds	r2, #8
 800cb9a:	3601      	adds	r6, #1
 800cb9c:	1064      	asrs	r4, r4, #1
 800cb9e:	9208      	str	r2, [sp, #32]
 800cba0:	e7cd      	b.n	800cb3e <_strtod_l+0x4d6>
 800cba2:	d0ed      	beq.n	800cb80 <_strtod_l+0x518>
 800cba4:	4264      	negs	r4, r4
 800cba6:	f014 020f 	ands.w	r2, r4, #15
 800cbaa:	d00a      	beq.n	800cbc2 <_strtod_l+0x55a>
 800cbac:	4b12      	ldr	r3, [pc, #72]	@ (800cbf8 <_strtod_l+0x590>)
 800cbae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbb2:	4650      	mov	r0, sl
 800cbb4:	4659      	mov	r1, fp
 800cbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbba:	f7f3 fe67 	bl	800088c <__aeabi_ddiv>
 800cbbe:	4682      	mov	sl, r0
 800cbc0:	468b      	mov	fp, r1
 800cbc2:	1124      	asrs	r4, r4, #4
 800cbc4:	d0dc      	beq.n	800cb80 <_strtod_l+0x518>
 800cbc6:	2c1f      	cmp	r4, #31
 800cbc8:	dd20      	ble.n	800cc0c <_strtod_l+0x5a4>
 800cbca:	2400      	movs	r4, #0
 800cbcc:	46a0      	mov	r8, r4
 800cbce:	940a      	str	r4, [sp, #40]	@ 0x28
 800cbd0:	46a1      	mov	r9, r4
 800cbd2:	9a05      	ldr	r2, [sp, #20]
 800cbd4:	2322      	movs	r3, #34	@ 0x22
 800cbd6:	f04f 0a00 	mov.w	sl, #0
 800cbda:	f04f 0b00 	mov.w	fp, #0
 800cbde:	6013      	str	r3, [r2, #0]
 800cbe0:	e768      	b.n	800cab4 <_strtod_l+0x44c>
 800cbe2:	bf00      	nop
 800cbe4:	0801150d 	.word	0x0801150d
 800cbe8:	080114b0 	.word	0x080114b0
 800cbec:	08011505 	.word	0x08011505
 800cbf0:	08011544 	.word	0x08011544
 800cbf4:	080118d5 	.word	0x080118d5
 800cbf8:	080116c0 	.word	0x080116c0
 800cbfc:	08011698 	.word	0x08011698
 800cc00:	7ff00000 	.word	0x7ff00000
 800cc04:	7ca00000 	.word	0x7ca00000
 800cc08:	7fefffff 	.word	0x7fefffff
 800cc0c:	f014 0310 	ands.w	r3, r4, #16
 800cc10:	bf18      	it	ne
 800cc12:	236a      	movne	r3, #106	@ 0x6a
 800cc14:	4ea9      	ldr	r6, [pc, #676]	@ (800cebc <_strtod_l+0x854>)
 800cc16:	9308      	str	r3, [sp, #32]
 800cc18:	4650      	mov	r0, sl
 800cc1a:	4659      	mov	r1, fp
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	07e2      	lsls	r2, r4, #31
 800cc20:	d504      	bpl.n	800cc2c <_strtod_l+0x5c4>
 800cc22:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cc26:	f7f3 fd07 	bl	8000638 <__aeabi_dmul>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	1064      	asrs	r4, r4, #1
 800cc2e:	f106 0608 	add.w	r6, r6, #8
 800cc32:	d1f4      	bne.n	800cc1e <_strtod_l+0x5b6>
 800cc34:	b10b      	cbz	r3, 800cc3a <_strtod_l+0x5d2>
 800cc36:	4682      	mov	sl, r0
 800cc38:	468b      	mov	fp, r1
 800cc3a:	9b08      	ldr	r3, [sp, #32]
 800cc3c:	b1b3      	cbz	r3, 800cc6c <_strtod_l+0x604>
 800cc3e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cc42:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	4659      	mov	r1, fp
 800cc4a:	dd0f      	ble.n	800cc6c <_strtod_l+0x604>
 800cc4c:	2b1f      	cmp	r3, #31
 800cc4e:	dd55      	ble.n	800ccfc <_strtod_l+0x694>
 800cc50:	2b34      	cmp	r3, #52	@ 0x34
 800cc52:	bfde      	ittt	le
 800cc54:	f04f 33ff 	movle.w	r3, #4294967295
 800cc58:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cc5c:	4093      	lslle	r3, r2
 800cc5e:	f04f 0a00 	mov.w	sl, #0
 800cc62:	bfcc      	ite	gt
 800cc64:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cc68:	ea03 0b01 	andle.w	fp, r3, r1
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	2300      	movs	r3, #0
 800cc70:	4650      	mov	r0, sl
 800cc72:	4659      	mov	r1, fp
 800cc74:	f7f3 ff48 	bl	8000b08 <__aeabi_dcmpeq>
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	d1a6      	bne.n	800cbca <_strtod_l+0x562>
 800cc7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc7e:	9300      	str	r3, [sp, #0]
 800cc80:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cc82:	9805      	ldr	r0, [sp, #20]
 800cc84:	462b      	mov	r3, r5
 800cc86:	463a      	mov	r2, r7
 800cc88:	f002 feae 	bl	800f9e8 <__s2b>
 800cc8c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc8e:	2800      	cmp	r0, #0
 800cc90:	f43f af05 	beq.w	800ca9e <_strtod_l+0x436>
 800cc94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc96:	2a00      	cmp	r2, #0
 800cc98:	eba9 0308 	sub.w	r3, r9, r8
 800cc9c:	bfa8      	it	ge
 800cc9e:	2300      	movge	r3, #0
 800cca0:	9312      	str	r3, [sp, #72]	@ 0x48
 800cca2:	2400      	movs	r4, #0
 800cca4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cca8:	9316      	str	r3, [sp, #88]	@ 0x58
 800ccaa:	46a0      	mov	r8, r4
 800ccac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccae:	9805      	ldr	r0, [sp, #20]
 800ccb0:	6859      	ldr	r1, [r3, #4]
 800ccb2:	f002 fdf1 	bl	800f898 <_Balloc>
 800ccb6:	4681      	mov	r9, r0
 800ccb8:	2800      	cmp	r0, #0
 800ccba:	f43f aef4 	beq.w	800caa6 <_strtod_l+0x43e>
 800ccbe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccc0:	691a      	ldr	r2, [r3, #16]
 800ccc2:	3202      	adds	r2, #2
 800ccc4:	f103 010c 	add.w	r1, r3, #12
 800ccc8:	0092      	lsls	r2, r2, #2
 800ccca:	300c      	adds	r0, #12
 800cccc:	f001 fb2b 	bl	800e326 <memcpy>
 800ccd0:	ec4b ab10 	vmov	d0, sl, fp
 800ccd4:	9805      	ldr	r0, [sp, #20]
 800ccd6:	aa1c      	add	r2, sp, #112	@ 0x70
 800ccd8:	a91b      	add	r1, sp, #108	@ 0x6c
 800ccda:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ccde:	f003 f9bf 	bl	8010060 <__d2b>
 800cce2:	901a      	str	r0, [sp, #104]	@ 0x68
 800cce4:	2800      	cmp	r0, #0
 800cce6:	f43f aede 	beq.w	800caa6 <_strtod_l+0x43e>
 800ccea:	9805      	ldr	r0, [sp, #20]
 800ccec:	2101      	movs	r1, #1
 800ccee:	f002 ff11 	bl	800fb14 <__i2b>
 800ccf2:	4680      	mov	r8, r0
 800ccf4:	b948      	cbnz	r0, 800cd0a <_strtod_l+0x6a2>
 800ccf6:	f04f 0800 	mov.w	r8, #0
 800ccfa:	e6d4      	b.n	800caa6 <_strtod_l+0x43e>
 800ccfc:	f04f 32ff 	mov.w	r2, #4294967295
 800cd00:	fa02 f303 	lsl.w	r3, r2, r3
 800cd04:	ea03 0a0a 	and.w	sl, r3, sl
 800cd08:	e7b0      	b.n	800cc6c <_strtod_l+0x604>
 800cd0a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cd0c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cd0e:	2d00      	cmp	r5, #0
 800cd10:	bfab      	itete	ge
 800cd12:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cd14:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cd16:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cd18:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cd1a:	bfac      	ite	ge
 800cd1c:	18ef      	addge	r7, r5, r3
 800cd1e:	1b5e      	sublt	r6, r3, r5
 800cd20:	9b08      	ldr	r3, [sp, #32]
 800cd22:	1aed      	subs	r5, r5, r3
 800cd24:	4415      	add	r5, r2
 800cd26:	4b66      	ldr	r3, [pc, #408]	@ (800cec0 <_strtod_l+0x858>)
 800cd28:	3d01      	subs	r5, #1
 800cd2a:	429d      	cmp	r5, r3
 800cd2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cd30:	da50      	bge.n	800cdd4 <_strtod_l+0x76c>
 800cd32:	1b5b      	subs	r3, r3, r5
 800cd34:	2b1f      	cmp	r3, #31
 800cd36:	eba2 0203 	sub.w	r2, r2, r3
 800cd3a:	f04f 0101 	mov.w	r1, #1
 800cd3e:	dc3d      	bgt.n	800cdbc <_strtod_l+0x754>
 800cd40:	fa01 f303 	lsl.w	r3, r1, r3
 800cd44:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd46:	2300      	movs	r3, #0
 800cd48:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd4a:	18bd      	adds	r5, r7, r2
 800cd4c:	9b08      	ldr	r3, [sp, #32]
 800cd4e:	42af      	cmp	r7, r5
 800cd50:	4416      	add	r6, r2
 800cd52:	441e      	add	r6, r3
 800cd54:	463b      	mov	r3, r7
 800cd56:	bfa8      	it	ge
 800cd58:	462b      	movge	r3, r5
 800cd5a:	42b3      	cmp	r3, r6
 800cd5c:	bfa8      	it	ge
 800cd5e:	4633      	movge	r3, r6
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	bfc2      	ittt	gt
 800cd64:	1aed      	subgt	r5, r5, r3
 800cd66:	1af6      	subgt	r6, r6, r3
 800cd68:	1aff      	subgt	r7, r7, r3
 800cd6a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	dd16      	ble.n	800cd9e <_strtod_l+0x736>
 800cd70:	4641      	mov	r1, r8
 800cd72:	9805      	ldr	r0, [sp, #20]
 800cd74:	461a      	mov	r2, r3
 800cd76:	f002 ff8d 	bl	800fc94 <__pow5mult>
 800cd7a:	4680      	mov	r8, r0
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	d0ba      	beq.n	800ccf6 <_strtod_l+0x68e>
 800cd80:	4601      	mov	r1, r0
 800cd82:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cd84:	9805      	ldr	r0, [sp, #20]
 800cd86:	f002 fedb 	bl	800fb40 <__multiply>
 800cd8a:	900e      	str	r0, [sp, #56]	@ 0x38
 800cd8c:	2800      	cmp	r0, #0
 800cd8e:	f43f ae8a 	beq.w	800caa6 <_strtod_l+0x43e>
 800cd92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd94:	9805      	ldr	r0, [sp, #20]
 800cd96:	f002 fdbf 	bl	800f918 <_Bfree>
 800cd9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd9e:	2d00      	cmp	r5, #0
 800cda0:	dc1d      	bgt.n	800cdde <_strtod_l+0x776>
 800cda2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	dd23      	ble.n	800cdf0 <_strtod_l+0x788>
 800cda8:	4649      	mov	r1, r9
 800cdaa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cdac:	9805      	ldr	r0, [sp, #20]
 800cdae:	f002 ff71 	bl	800fc94 <__pow5mult>
 800cdb2:	4681      	mov	r9, r0
 800cdb4:	b9e0      	cbnz	r0, 800cdf0 <_strtod_l+0x788>
 800cdb6:	f04f 0900 	mov.w	r9, #0
 800cdba:	e674      	b.n	800caa6 <_strtod_l+0x43e>
 800cdbc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cdc0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cdc4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cdc8:	35e2      	adds	r5, #226	@ 0xe2
 800cdca:	fa01 f305 	lsl.w	r3, r1, r5
 800cdce:	9310      	str	r3, [sp, #64]	@ 0x40
 800cdd0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cdd2:	e7ba      	b.n	800cd4a <_strtod_l+0x6e2>
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	9310      	str	r3, [sp, #64]	@ 0x40
 800cdd8:	2301      	movs	r3, #1
 800cdda:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cddc:	e7b5      	b.n	800cd4a <_strtod_l+0x6e2>
 800cdde:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cde0:	9805      	ldr	r0, [sp, #20]
 800cde2:	462a      	mov	r2, r5
 800cde4:	f002 ffb0 	bl	800fd48 <__lshift>
 800cde8:	901a      	str	r0, [sp, #104]	@ 0x68
 800cdea:	2800      	cmp	r0, #0
 800cdec:	d1d9      	bne.n	800cda2 <_strtod_l+0x73a>
 800cdee:	e65a      	b.n	800caa6 <_strtod_l+0x43e>
 800cdf0:	2e00      	cmp	r6, #0
 800cdf2:	dd07      	ble.n	800ce04 <_strtod_l+0x79c>
 800cdf4:	4649      	mov	r1, r9
 800cdf6:	9805      	ldr	r0, [sp, #20]
 800cdf8:	4632      	mov	r2, r6
 800cdfa:	f002 ffa5 	bl	800fd48 <__lshift>
 800cdfe:	4681      	mov	r9, r0
 800ce00:	2800      	cmp	r0, #0
 800ce02:	d0d8      	beq.n	800cdb6 <_strtod_l+0x74e>
 800ce04:	2f00      	cmp	r7, #0
 800ce06:	dd08      	ble.n	800ce1a <_strtod_l+0x7b2>
 800ce08:	4641      	mov	r1, r8
 800ce0a:	9805      	ldr	r0, [sp, #20]
 800ce0c:	463a      	mov	r2, r7
 800ce0e:	f002 ff9b 	bl	800fd48 <__lshift>
 800ce12:	4680      	mov	r8, r0
 800ce14:	2800      	cmp	r0, #0
 800ce16:	f43f ae46 	beq.w	800caa6 <_strtod_l+0x43e>
 800ce1a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ce1c:	9805      	ldr	r0, [sp, #20]
 800ce1e:	464a      	mov	r2, r9
 800ce20:	f003 f81a 	bl	800fe58 <__mdiff>
 800ce24:	4604      	mov	r4, r0
 800ce26:	2800      	cmp	r0, #0
 800ce28:	f43f ae3d 	beq.w	800caa6 <_strtod_l+0x43e>
 800ce2c:	68c3      	ldr	r3, [r0, #12]
 800ce2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ce30:	2300      	movs	r3, #0
 800ce32:	60c3      	str	r3, [r0, #12]
 800ce34:	4641      	mov	r1, r8
 800ce36:	f002 fff3 	bl	800fe20 <__mcmp>
 800ce3a:	2800      	cmp	r0, #0
 800ce3c:	da46      	bge.n	800cecc <_strtod_l+0x864>
 800ce3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce40:	ea53 030a 	orrs.w	r3, r3, sl
 800ce44:	d16c      	bne.n	800cf20 <_strtod_l+0x8b8>
 800ce46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d168      	bne.n	800cf20 <_strtod_l+0x8b8>
 800ce4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce52:	0d1b      	lsrs	r3, r3, #20
 800ce54:	051b      	lsls	r3, r3, #20
 800ce56:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce5a:	d961      	bls.n	800cf20 <_strtod_l+0x8b8>
 800ce5c:	6963      	ldr	r3, [r4, #20]
 800ce5e:	b913      	cbnz	r3, 800ce66 <_strtod_l+0x7fe>
 800ce60:	6923      	ldr	r3, [r4, #16]
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	dd5c      	ble.n	800cf20 <_strtod_l+0x8b8>
 800ce66:	4621      	mov	r1, r4
 800ce68:	2201      	movs	r2, #1
 800ce6a:	9805      	ldr	r0, [sp, #20]
 800ce6c:	f002 ff6c 	bl	800fd48 <__lshift>
 800ce70:	4641      	mov	r1, r8
 800ce72:	4604      	mov	r4, r0
 800ce74:	f002 ffd4 	bl	800fe20 <__mcmp>
 800ce78:	2800      	cmp	r0, #0
 800ce7a:	dd51      	ble.n	800cf20 <_strtod_l+0x8b8>
 800ce7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce80:	9a08      	ldr	r2, [sp, #32]
 800ce82:	0d1b      	lsrs	r3, r3, #20
 800ce84:	051b      	lsls	r3, r3, #20
 800ce86:	2a00      	cmp	r2, #0
 800ce88:	d06b      	beq.n	800cf62 <_strtod_l+0x8fa>
 800ce8a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce8e:	d868      	bhi.n	800cf62 <_strtod_l+0x8fa>
 800ce90:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ce94:	f67f ae9d 	bls.w	800cbd2 <_strtod_l+0x56a>
 800ce98:	4b0a      	ldr	r3, [pc, #40]	@ (800cec4 <_strtod_l+0x85c>)
 800ce9a:	4650      	mov	r0, sl
 800ce9c:	4659      	mov	r1, fp
 800ce9e:	2200      	movs	r2, #0
 800cea0:	f7f3 fbca 	bl	8000638 <__aeabi_dmul>
 800cea4:	4b08      	ldr	r3, [pc, #32]	@ (800cec8 <_strtod_l+0x860>)
 800cea6:	400b      	ands	r3, r1
 800cea8:	4682      	mov	sl, r0
 800ceaa:	468b      	mov	fp, r1
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f47f ae05 	bne.w	800cabc <_strtod_l+0x454>
 800ceb2:	9a05      	ldr	r2, [sp, #20]
 800ceb4:	2322      	movs	r3, #34	@ 0x22
 800ceb6:	6013      	str	r3, [r2, #0]
 800ceb8:	e600      	b.n	800cabc <_strtod_l+0x454>
 800ceba:	bf00      	nop
 800cebc:	080114d8 	.word	0x080114d8
 800cec0:	fffffc02 	.word	0xfffffc02
 800cec4:	39500000 	.word	0x39500000
 800cec8:	7ff00000 	.word	0x7ff00000
 800cecc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ced0:	d165      	bne.n	800cf9e <_strtod_l+0x936>
 800ced2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ced4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ced8:	b35a      	cbz	r2, 800cf32 <_strtod_l+0x8ca>
 800ceda:	4a9f      	ldr	r2, [pc, #636]	@ (800d158 <_strtod_l+0xaf0>)
 800cedc:	4293      	cmp	r3, r2
 800cede:	d12b      	bne.n	800cf38 <_strtod_l+0x8d0>
 800cee0:	9b08      	ldr	r3, [sp, #32]
 800cee2:	4651      	mov	r1, sl
 800cee4:	b303      	cbz	r3, 800cf28 <_strtod_l+0x8c0>
 800cee6:	4b9d      	ldr	r3, [pc, #628]	@ (800d15c <_strtod_l+0xaf4>)
 800cee8:	465a      	mov	r2, fp
 800ceea:	4013      	ands	r3, r2
 800ceec:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cef0:	f04f 32ff 	mov.w	r2, #4294967295
 800cef4:	d81b      	bhi.n	800cf2e <_strtod_l+0x8c6>
 800cef6:	0d1b      	lsrs	r3, r3, #20
 800cef8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cefc:	fa02 f303 	lsl.w	r3, r2, r3
 800cf00:	4299      	cmp	r1, r3
 800cf02:	d119      	bne.n	800cf38 <_strtod_l+0x8d0>
 800cf04:	4b96      	ldr	r3, [pc, #600]	@ (800d160 <_strtod_l+0xaf8>)
 800cf06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d102      	bne.n	800cf12 <_strtod_l+0x8aa>
 800cf0c:	3101      	adds	r1, #1
 800cf0e:	f43f adca 	beq.w	800caa6 <_strtod_l+0x43e>
 800cf12:	4b92      	ldr	r3, [pc, #584]	@ (800d15c <_strtod_l+0xaf4>)
 800cf14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf16:	401a      	ands	r2, r3
 800cf18:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cf1c:	f04f 0a00 	mov.w	sl, #0
 800cf20:	9b08      	ldr	r3, [sp, #32]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d1b8      	bne.n	800ce98 <_strtod_l+0x830>
 800cf26:	e5c9      	b.n	800cabc <_strtod_l+0x454>
 800cf28:	f04f 33ff 	mov.w	r3, #4294967295
 800cf2c:	e7e8      	b.n	800cf00 <_strtod_l+0x898>
 800cf2e:	4613      	mov	r3, r2
 800cf30:	e7e6      	b.n	800cf00 <_strtod_l+0x898>
 800cf32:	ea53 030a 	orrs.w	r3, r3, sl
 800cf36:	d0a1      	beq.n	800ce7c <_strtod_l+0x814>
 800cf38:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf3a:	b1db      	cbz	r3, 800cf74 <_strtod_l+0x90c>
 800cf3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cf3e:	4213      	tst	r3, r2
 800cf40:	d0ee      	beq.n	800cf20 <_strtod_l+0x8b8>
 800cf42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf44:	9a08      	ldr	r2, [sp, #32]
 800cf46:	4650      	mov	r0, sl
 800cf48:	4659      	mov	r1, fp
 800cf4a:	b1bb      	cbz	r3, 800cf7c <_strtod_l+0x914>
 800cf4c:	f7ff fb6e 	bl	800c62c <sulp>
 800cf50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf54:	ec53 2b10 	vmov	r2, r3, d0
 800cf58:	f7f3 f9b8 	bl	80002cc <__adddf3>
 800cf5c:	4682      	mov	sl, r0
 800cf5e:	468b      	mov	fp, r1
 800cf60:	e7de      	b.n	800cf20 <_strtod_l+0x8b8>
 800cf62:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cf66:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cf6a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cf6e:	f04f 3aff 	mov.w	sl, #4294967295
 800cf72:	e7d5      	b.n	800cf20 <_strtod_l+0x8b8>
 800cf74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf76:	ea13 0f0a 	tst.w	r3, sl
 800cf7a:	e7e1      	b.n	800cf40 <_strtod_l+0x8d8>
 800cf7c:	f7ff fb56 	bl	800c62c <sulp>
 800cf80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf84:	ec53 2b10 	vmov	r2, r3, d0
 800cf88:	f7f3 f99e 	bl	80002c8 <__aeabi_dsub>
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	2300      	movs	r3, #0
 800cf90:	4682      	mov	sl, r0
 800cf92:	468b      	mov	fp, r1
 800cf94:	f7f3 fdb8 	bl	8000b08 <__aeabi_dcmpeq>
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	d0c1      	beq.n	800cf20 <_strtod_l+0x8b8>
 800cf9c:	e619      	b.n	800cbd2 <_strtod_l+0x56a>
 800cf9e:	4641      	mov	r1, r8
 800cfa0:	4620      	mov	r0, r4
 800cfa2:	f003 f8b5 	bl	8010110 <__ratio>
 800cfa6:	ec57 6b10 	vmov	r6, r7, d0
 800cfaa:	2200      	movs	r2, #0
 800cfac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cfb0:	4630      	mov	r0, r6
 800cfb2:	4639      	mov	r1, r7
 800cfb4:	f7f3 fdbc 	bl	8000b30 <__aeabi_dcmple>
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	d06f      	beq.n	800d09c <_strtod_l+0xa34>
 800cfbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d17a      	bne.n	800d0b8 <_strtod_l+0xa50>
 800cfc2:	f1ba 0f00 	cmp.w	sl, #0
 800cfc6:	d158      	bne.n	800d07a <_strtod_l+0xa12>
 800cfc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d15a      	bne.n	800d088 <_strtod_l+0xa20>
 800cfd2:	4b64      	ldr	r3, [pc, #400]	@ (800d164 <_strtod_l+0xafc>)
 800cfd4:	2200      	movs	r2, #0
 800cfd6:	4630      	mov	r0, r6
 800cfd8:	4639      	mov	r1, r7
 800cfda:	f7f3 fd9f 	bl	8000b1c <__aeabi_dcmplt>
 800cfde:	2800      	cmp	r0, #0
 800cfe0:	d159      	bne.n	800d096 <_strtod_l+0xa2e>
 800cfe2:	4630      	mov	r0, r6
 800cfe4:	4639      	mov	r1, r7
 800cfe6:	4b60      	ldr	r3, [pc, #384]	@ (800d168 <_strtod_l+0xb00>)
 800cfe8:	2200      	movs	r2, #0
 800cfea:	f7f3 fb25 	bl	8000638 <__aeabi_dmul>
 800cfee:	4606      	mov	r6, r0
 800cff0:	460f      	mov	r7, r1
 800cff2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cff6:	9606      	str	r6, [sp, #24]
 800cff8:	9307      	str	r3, [sp, #28]
 800cffa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cffe:	4d57      	ldr	r5, [pc, #348]	@ (800d15c <_strtod_l+0xaf4>)
 800d000:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d004:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d006:	401d      	ands	r5, r3
 800d008:	4b58      	ldr	r3, [pc, #352]	@ (800d16c <_strtod_l+0xb04>)
 800d00a:	429d      	cmp	r5, r3
 800d00c:	f040 80b2 	bne.w	800d174 <_strtod_l+0xb0c>
 800d010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d012:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d016:	ec4b ab10 	vmov	d0, sl, fp
 800d01a:	f002 ffb1 	bl	800ff80 <__ulp>
 800d01e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d022:	ec51 0b10 	vmov	r0, r1, d0
 800d026:	f7f3 fb07 	bl	8000638 <__aeabi_dmul>
 800d02a:	4652      	mov	r2, sl
 800d02c:	465b      	mov	r3, fp
 800d02e:	f7f3 f94d 	bl	80002cc <__adddf3>
 800d032:	460b      	mov	r3, r1
 800d034:	4949      	ldr	r1, [pc, #292]	@ (800d15c <_strtod_l+0xaf4>)
 800d036:	4a4e      	ldr	r2, [pc, #312]	@ (800d170 <_strtod_l+0xb08>)
 800d038:	4019      	ands	r1, r3
 800d03a:	4291      	cmp	r1, r2
 800d03c:	4682      	mov	sl, r0
 800d03e:	d942      	bls.n	800d0c6 <_strtod_l+0xa5e>
 800d040:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d042:	4b47      	ldr	r3, [pc, #284]	@ (800d160 <_strtod_l+0xaf8>)
 800d044:	429a      	cmp	r2, r3
 800d046:	d103      	bne.n	800d050 <_strtod_l+0x9e8>
 800d048:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d04a:	3301      	adds	r3, #1
 800d04c:	f43f ad2b 	beq.w	800caa6 <_strtod_l+0x43e>
 800d050:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d160 <_strtod_l+0xaf8>
 800d054:	f04f 3aff 	mov.w	sl, #4294967295
 800d058:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d05a:	9805      	ldr	r0, [sp, #20]
 800d05c:	f002 fc5c 	bl	800f918 <_Bfree>
 800d060:	9805      	ldr	r0, [sp, #20]
 800d062:	4649      	mov	r1, r9
 800d064:	f002 fc58 	bl	800f918 <_Bfree>
 800d068:	9805      	ldr	r0, [sp, #20]
 800d06a:	4641      	mov	r1, r8
 800d06c:	f002 fc54 	bl	800f918 <_Bfree>
 800d070:	9805      	ldr	r0, [sp, #20]
 800d072:	4621      	mov	r1, r4
 800d074:	f002 fc50 	bl	800f918 <_Bfree>
 800d078:	e618      	b.n	800ccac <_strtod_l+0x644>
 800d07a:	f1ba 0f01 	cmp.w	sl, #1
 800d07e:	d103      	bne.n	800d088 <_strtod_l+0xa20>
 800d080:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d082:	2b00      	cmp	r3, #0
 800d084:	f43f ada5 	beq.w	800cbd2 <_strtod_l+0x56a>
 800d088:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d138 <_strtod_l+0xad0>
 800d08c:	4f35      	ldr	r7, [pc, #212]	@ (800d164 <_strtod_l+0xafc>)
 800d08e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d092:	2600      	movs	r6, #0
 800d094:	e7b1      	b.n	800cffa <_strtod_l+0x992>
 800d096:	4f34      	ldr	r7, [pc, #208]	@ (800d168 <_strtod_l+0xb00>)
 800d098:	2600      	movs	r6, #0
 800d09a:	e7aa      	b.n	800cff2 <_strtod_l+0x98a>
 800d09c:	4b32      	ldr	r3, [pc, #200]	@ (800d168 <_strtod_l+0xb00>)
 800d09e:	4630      	mov	r0, r6
 800d0a0:	4639      	mov	r1, r7
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	f7f3 fac8 	bl	8000638 <__aeabi_dmul>
 800d0a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0aa:	4606      	mov	r6, r0
 800d0ac:	460f      	mov	r7, r1
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d09f      	beq.n	800cff2 <_strtod_l+0x98a>
 800d0b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d0b6:	e7a0      	b.n	800cffa <_strtod_l+0x992>
 800d0b8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d140 <_strtod_l+0xad8>
 800d0bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d0c0:	ec57 6b17 	vmov	r6, r7, d7
 800d0c4:	e799      	b.n	800cffa <_strtod_l+0x992>
 800d0c6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d0ca:	9b08      	ldr	r3, [sp, #32]
 800d0cc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d1c1      	bne.n	800d058 <_strtod_l+0x9f0>
 800d0d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0d8:	0d1b      	lsrs	r3, r3, #20
 800d0da:	051b      	lsls	r3, r3, #20
 800d0dc:	429d      	cmp	r5, r3
 800d0de:	d1bb      	bne.n	800d058 <_strtod_l+0x9f0>
 800d0e0:	4630      	mov	r0, r6
 800d0e2:	4639      	mov	r1, r7
 800d0e4:	f7f3 fe08 	bl	8000cf8 <__aeabi_d2lz>
 800d0e8:	f7f3 fa78 	bl	80005dc <__aeabi_l2d>
 800d0ec:	4602      	mov	r2, r0
 800d0ee:	460b      	mov	r3, r1
 800d0f0:	4630      	mov	r0, r6
 800d0f2:	4639      	mov	r1, r7
 800d0f4:	f7f3 f8e8 	bl	80002c8 <__aeabi_dsub>
 800d0f8:	460b      	mov	r3, r1
 800d0fa:	4602      	mov	r2, r0
 800d0fc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d100:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d104:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d106:	ea46 060a 	orr.w	r6, r6, sl
 800d10a:	431e      	orrs	r6, r3
 800d10c:	d06f      	beq.n	800d1ee <_strtod_l+0xb86>
 800d10e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d148 <_strtod_l+0xae0>)
 800d110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d114:	f7f3 fd02 	bl	8000b1c <__aeabi_dcmplt>
 800d118:	2800      	cmp	r0, #0
 800d11a:	f47f accf 	bne.w	800cabc <_strtod_l+0x454>
 800d11e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d150 <_strtod_l+0xae8>)
 800d120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d124:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d128:	f7f3 fd16 	bl	8000b58 <__aeabi_dcmpgt>
 800d12c:	2800      	cmp	r0, #0
 800d12e:	d093      	beq.n	800d058 <_strtod_l+0x9f0>
 800d130:	e4c4      	b.n	800cabc <_strtod_l+0x454>
 800d132:	bf00      	nop
 800d134:	f3af 8000 	nop.w
 800d138:	00000000 	.word	0x00000000
 800d13c:	bff00000 	.word	0xbff00000
 800d140:	00000000 	.word	0x00000000
 800d144:	3ff00000 	.word	0x3ff00000
 800d148:	94a03595 	.word	0x94a03595
 800d14c:	3fdfffff 	.word	0x3fdfffff
 800d150:	35afe535 	.word	0x35afe535
 800d154:	3fe00000 	.word	0x3fe00000
 800d158:	000fffff 	.word	0x000fffff
 800d15c:	7ff00000 	.word	0x7ff00000
 800d160:	7fefffff 	.word	0x7fefffff
 800d164:	3ff00000 	.word	0x3ff00000
 800d168:	3fe00000 	.word	0x3fe00000
 800d16c:	7fe00000 	.word	0x7fe00000
 800d170:	7c9fffff 	.word	0x7c9fffff
 800d174:	9b08      	ldr	r3, [sp, #32]
 800d176:	b323      	cbz	r3, 800d1c2 <_strtod_l+0xb5a>
 800d178:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d17c:	d821      	bhi.n	800d1c2 <_strtod_l+0xb5a>
 800d17e:	a328      	add	r3, pc, #160	@ (adr r3, 800d220 <_strtod_l+0xbb8>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	4630      	mov	r0, r6
 800d186:	4639      	mov	r1, r7
 800d188:	f7f3 fcd2 	bl	8000b30 <__aeabi_dcmple>
 800d18c:	b1a0      	cbz	r0, 800d1b8 <_strtod_l+0xb50>
 800d18e:	4639      	mov	r1, r7
 800d190:	4630      	mov	r0, r6
 800d192:	f7f3 fd29 	bl	8000be8 <__aeabi_d2uiz>
 800d196:	2801      	cmp	r0, #1
 800d198:	bf38      	it	cc
 800d19a:	2001      	movcc	r0, #1
 800d19c:	f7f3 f9d2 	bl	8000544 <__aeabi_ui2d>
 800d1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1a2:	4606      	mov	r6, r0
 800d1a4:	460f      	mov	r7, r1
 800d1a6:	b9fb      	cbnz	r3, 800d1e8 <_strtod_l+0xb80>
 800d1a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d1ac:	9014      	str	r0, [sp, #80]	@ 0x50
 800d1ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800d1b0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d1b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d1b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d1ba:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d1be:	1b5b      	subs	r3, r3, r5
 800d1c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d1c2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d1c6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d1ca:	f002 fed9 	bl	800ff80 <__ulp>
 800d1ce:	4650      	mov	r0, sl
 800d1d0:	ec53 2b10 	vmov	r2, r3, d0
 800d1d4:	4659      	mov	r1, fp
 800d1d6:	f7f3 fa2f 	bl	8000638 <__aeabi_dmul>
 800d1da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d1de:	f7f3 f875 	bl	80002cc <__adddf3>
 800d1e2:	4682      	mov	sl, r0
 800d1e4:	468b      	mov	fp, r1
 800d1e6:	e770      	b.n	800d0ca <_strtod_l+0xa62>
 800d1e8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d1ec:	e7e0      	b.n	800d1b0 <_strtod_l+0xb48>
 800d1ee:	a30e      	add	r3, pc, #56	@ (adr r3, 800d228 <_strtod_l+0xbc0>)
 800d1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f4:	f7f3 fc92 	bl	8000b1c <__aeabi_dcmplt>
 800d1f8:	e798      	b.n	800d12c <_strtod_l+0xac4>
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1fe:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d200:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d202:	6013      	str	r3, [r2, #0]
 800d204:	f7ff ba6d 	b.w	800c6e2 <_strtod_l+0x7a>
 800d208:	2a65      	cmp	r2, #101	@ 0x65
 800d20a:	f43f ab66 	beq.w	800c8da <_strtod_l+0x272>
 800d20e:	2a45      	cmp	r2, #69	@ 0x45
 800d210:	f43f ab63 	beq.w	800c8da <_strtod_l+0x272>
 800d214:	2301      	movs	r3, #1
 800d216:	f7ff bb9e 	b.w	800c956 <_strtod_l+0x2ee>
 800d21a:	bf00      	nop
 800d21c:	f3af 8000 	nop.w
 800d220:	ffc00000 	.word	0xffc00000
 800d224:	41dfffff 	.word	0x41dfffff
 800d228:	94a03595 	.word	0x94a03595
 800d22c:	3fcfffff 	.word	0x3fcfffff

0800d230 <_strtod_r>:
 800d230:	4b01      	ldr	r3, [pc, #4]	@ (800d238 <_strtod_r+0x8>)
 800d232:	f7ff ba19 	b.w	800c668 <_strtod_l>
 800d236:	bf00      	nop
 800d238:	200000c4 	.word	0x200000c4

0800d23c <strtod>:
 800d23c:	460a      	mov	r2, r1
 800d23e:	4601      	mov	r1, r0
 800d240:	4802      	ldr	r0, [pc, #8]	@ (800d24c <strtod+0x10>)
 800d242:	4b03      	ldr	r3, [pc, #12]	@ (800d250 <strtod+0x14>)
 800d244:	6800      	ldr	r0, [r0, #0]
 800d246:	f7ff ba0f 	b.w	800c668 <_strtod_l>
 800d24a:	bf00      	nop
 800d24c:	20000230 	.word	0x20000230
 800d250:	200000c4 	.word	0x200000c4

0800d254 <__cvt>:
 800d254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d258:	ec57 6b10 	vmov	r6, r7, d0
 800d25c:	2f00      	cmp	r7, #0
 800d25e:	460c      	mov	r4, r1
 800d260:	4619      	mov	r1, r3
 800d262:	463b      	mov	r3, r7
 800d264:	bfbb      	ittet	lt
 800d266:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d26a:	461f      	movlt	r7, r3
 800d26c:	2300      	movge	r3, #0
 800d26e:	232d      	movlt	r3, #45	@ 0x2d
 800d270:	700b      	strb	r3, [r1, #0]
 800d272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d274:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d278:	4691      	mov	r9, r2
 800d27a:	f023 0820 	bic.w	r8, r3, #32
 800d27e:	bfbc      	itt	lt
 800d280:	4632      	movlt	r2, r6
 800d282:	4616      	movlt	r6, r2
 800d284:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d288:	d005      	beq.n	800d296 <__cvt+0x42>
 800d28a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d28e:	d100      	bne.n	800d292 <__cvt+0x3e>
 800d290:	3401      	adds	r4, #1
 800d292:	2102      	movs	r1, #2
 800d294:	e000      	b.n	800d298 <__cvt+0x44>
 800d296:	2103      	movs	r1, #3
 800d298:	ab03      	add	r3, sp, #12
 800d29a:	9301      	str	r3, [sp, #4]
 800d29c:	ab02      	add	r3, sp, #8
 800d29e:	9300      	str	r3, [sp, #0]
 800d2a0:	ec47 6b10 	vmov	d0, r6, r7
 800d2a4:	4653      	mov	r3, sl
 800d2a6:	4622      	mov	r2, r4
 800d2a8:	f001 f8e6 	bl	800e478 <_dtoa_r>
 800d2ac:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d2b0:	4605      	mov	r5, r0
 800d2b2:	d119      	bne.n	800d2e8 <__cvt+0x94>
 800d2b4:	f019 0f01 	tst.w	r9, #1
 800d2b8:	d00e      	beq.n	800d2d8 <__cvt+0x84>
 800d2ba:	eb00 0904 	add.w	r9, r0, r4
 800d2be:	2200      	movs	r2, #0
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	4630      	mov	r0, r6
 800d2c4:	4639      	mov	r1, r7
 800d2c6:	f7f3 fc1f 	bl	8000b08 <__aeabi_dcmpeq>
 800d2ca:	b108      	cbz	r0, 800d2d0 <__cvt+0x7c>
 800d2cc:	f8cd 900c 	str.w	r9, [sp, #12]
 800d2d0:	2230      	movs	r2, #48	@ 0x30
 800d2d2:	9b03      	ldr	r3, [sp, #12]
 800d2d4:	454b      	cmp	r3, r9
 800d2d6:	d31e      	bcc.n	800d316 <__cvt+0xc2>
 800d2d8:	9b03      	ldr	r3, [sp, #12]
 800d2da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2dc:	1b5b      	subs	r3, r3, r5
 800d2de:	4628      	mov	r0, r5
 800d2e0:	6013      	str	r3, [r2, #0]
 800d2e2:	b004      	add	sp, #16
 800d2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d2ec:	eb00 0904 	add.w	r9, r0, r4
 800d2f0:	d1e5      	bne.n	800d2be <__cvt+0x6a>
 800d2f2:	7803      	ldrb	r3, [r0, #0]
 800d2f4:	2b30      	cmp	r3, #48	@ 0x30
 800d2f6:	d10a      	bne.n	800d30e <__cvt+0xba>
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	4630      	mov	r0, r6
 800d2fe:	4639      	mov	r1, r7
 800d300:	f7f3 fc02 	bl	8000b08 <__aeabi_dcmpeq>
 800d304:	b918      	cbnz	r0, 800d30e <__cvt+0xba>
 800d306:	f1c4 0401 	rsb	r4, r4, #1
 800d30a:	f8ca 4000 	str.w	r4, [sl]
 800d30e:	f8da 3000 	ldr.w	r3, [sl]
 800d312:	4499      	add	r9, r3
 800d314:	e7d3      	b.n	800d2be <__cvt+0x6a>
 800d316:	1c59      	adds	r1, r3, #1
 800d318:	9103      	str	r1, [sp, #12]
 800d31a:	701a      	strb	r2, [r3, #0]
 800d31c:	e7d9      	b.n	800d2d2 <__cvt+0x7e>

0800d31e <__exponent>:
 800d31e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d320:	2900      	cmp	r1, #0
 800d322:	bfba      	itte	lt
 800d324:	4249      	neglt	r1, r1
 800d326:	232d      	movlt	r3, #45	@ 0x2d
 800d328:	232b      	movge	r3, #43	@ 0x2b
 800d32a:	2909      	cmp	r1, #9
 800d32c:	7002      	strb	r2, [r0, #0]
 800d32e:	7043      	strb	r3, [r0, #1]
 800d330:	dd29      	ble.n	800d386 <__exponent+0x68>
 800d332:	f10d 0307 	add.w	r3, sp, #7
 800d336:	461d      	mov	r5, r3
 800d338:	270a      	movs	r7, #10
 800d33a:	461a      	mov	r2, r3
 800d33c:	fbb1 f6f7 	udiv	r6, r1, r7
 800d340:	fb07 1416 	mls	r4, r7, r6, r1
 800d344:	3430      	adds	r4, #48	@ 0x30
 800d346:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d34a:	460c      	mov	r4, r1
 800d34c:	2c63      	cmp	r4, #99	@ 0x63
 800d34e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d352:	4631      	mov	r1, r6
 800d354:	dcf1      	bgt.n	800d33a <__exponent+0x1c>
 800d356:	3130      	adds	r1, #48	@ 0x30
 800d358:	1e94      	subs	r4, r2, #2
 800d35a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d35e:	1c41      	adds	r1, r0, #1
 800d360:	4623      	mov	r3, r4
 800d362:	42ab      	cmp	r3, r5
 800d364:	d30a      	bcc.n	800d37c <__exponent+0x5e>
 800d366:	f10d 0309 	add.w	r3, sp, #9
 800d36a:	1a9b      	subs	r3, r3, r2
 800d36c:	42ac      	cmp	r4, r5
 800d36e:	bf88      	it	hi
 800d370:	2300      	movhi	r3, #0
 800d372:	3302      	adds	r3, #2
 800d374:	4403      	add	r3, r0
 800d376:	1a18      	subs	r0, r3, r0
 800d378:	b003      	add	sp, #12
 800d37a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d37c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d380:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d384:	e7ed      	b.n	800d362 <__exponent+0x44>
 800d386:	2330      	movs	r3, #48	@ 0x30
 800d388:	3130      	adds	r1, #48	@ 0x30
 800d38a:	7083      	strb	r3, [r0, #2]
 800d38c:	70c1      	strb	r1, [r0, #3]
 800d38e:	1d03      	adds	r3, r0, #4
 800d390:	e7f1      	b.n	800d376 <__exponent+0x58>
	...

0800d394 <_printf_float>:
 800d394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d398:	b08d      	sub	sp, #52	@ 0x34
 800d39a:	460c      	mov	r4, r1
 800d39c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d3a0:	4616      	mov	r6, r2
 800d3a2:	461f      	mov	r7, r3
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	f000 ff47 	bl	800e238 <_localeconv_r>
 800d3aa:	6803      	ldr	r3, [r0, #0]
 800d3ac:	9304      	str	r3, [sp, #16]
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	f7f2 ff7e 	bl	80002b0 <strlen>
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d3b8:	f8d8 3000 	ldr.w	r3, [r8]
 800d3bc:	9005      	str	r0, [sp, #20]
 800d3be:	3307      	adds	r3, #7
 800d3c0:	f023 0307 	bic.w	r3, r3, #7
 800d3c4:	f103 0208 	add.w	r2, r3, #8
 800d3c8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d3cc:	f8d4 b000 	ldr.w	fp, [r4]
 800d3d0:	f8c8 2000 	str.w	r2, [r8]
 800d3d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d3d8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d3dc:	9307      	str	r3, [sp, #28]
 800d3de:	f8cd 8018 	str.w	r8, [sp, #24]
 800d3e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d3e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d3ea:	4b9c      	ldr	r3, [pc, #624]	@ (800d65c <_printf_float+0x2c8>)
 800d3ec:	f04f 32ff 	mov.w	r2, #4294967295
 800d3f0:	f7f3 fbbc 	bl	8000b6c <__aeabi_dcmpun>
 800d3f4:	bb70      	cbnz	r0, 800d454 <_printf_float+0xc0>
 800d3f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d3fa:	4b98      	ldr	r3, [pc, #608]	@ (800d65c <_printf_float+0x2c8>)
 800d3fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d400:	f7f3 fb96 	bl	8000b30 <__aeabi_dcmple>
 800d404:	bb30      	cbnz	r0, 800d454 <_printf_float+0xc0>
 800d406:	2200      	movs	r2, #0
 800d408:	2300      	movs	r3, #0
 800d40a:	4640      	mov	r0, r8
 800d40c:	4649      	mov	r1, r9
 800d40e:	f7f3 fb85 	bl	8000b1c <__aeabi_dcmplt>
 800d412:	b110      	cbz	r0, 800d41a <_printf_float+0x86>
 800d414:	232d      	movs	r3, #45	@ 0x2d
 800d416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d41a:	4a91      	ldr	r2, [pc, #580]	@ (800d660 <_printf_float+0x2cc>)
 800d41c:	4b91      	ldr	r3, [pc, #580]	@ (800d664 <_printf_float+0x2d0>)
 800d41e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d422:	bf94      	ite	ls
 800d424:	4690      	movls	r8, r2
 800d426:	4698      	movhi	r8, r3
 800d428:	2303      	movs	r3, #3
 800d42a:	6123      	str	r3, [r4, #16]
 800d42c:	f02b 0304 	bic.w	r3, fp, #4
 800d430:	6023      	str	r3, [r4, #0]
 800d432:	f04f 0900 	mov.w	r9, #0
 800d436:	9700      	str	r7, [sp, #0]
 800d438:	4633      	mov	r3, r6
 800d43a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d43c:	4621      	mov	r1, r4
 800d43e:	4628      	mov	r0, r5
 800d440:	f000 f9d2 	bl	800d7e8 <_printf_common>
 800d444:	3001      	adds	r0, #1
 800d446:	f040 808d 	bne.w	800d564 <_printf_float+0x1d0>
 800d44a:	f04f 30ff 	mov.w	r0, #4294967295
 800d44e:	b00d      	add	sp, #52	@ 0x34
 800d450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d454:	4642      	mov	r2, r8
 800d456:	464b      	mov	r3, r9
 800d458:	4640      	mov	r0, r8
 800d45a:	4649      	mov	r1, r9
 800d45c:	f7f3 fb86 	bl	8000b6c <__aeabi_dcmpun>
 800d460:	b140      	cbz	r0, 800d474 <_printf_float+0xe0>
 800d462:	464b      	mov	r3, r9
 800d464:	2b00      	cmp	r3, #0
 800d466:	bfbc      	itt	lt
 800d468:	232d      	movlt	r3, #45	@ 0x2d
 800d46a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d46e:	4a7e      	ldr	r2, [pc, #504]	@ (800d668 <_printf_float+0x2d4>)
 800d470:	4b7e      	ldr	r3, [pc, #504]	@ (800d66c <_printf_float+0x2d8>)
 800d472:	e7d4      	b.n	800d41e <_printf_float+0x8a>
 800d474:	6863      	ldr	r3, [r4, #4]
 800d476:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d47a:	9206      	str	r2, [sp, #24]
 800d47c:	1c5a      	adds	r2, r3, #1
 800d47e:	d13b      	bne.n	800d4f8 <_printf_float+0x164>
 800d480:	2306      	movs	r3, #6
 800d482:	6063      	str	r3, [r4, #4]
 800d484:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d488:	2300      	movs	r3, #0
 800d48a:	6022      	str	r2, [r4, #0]
 800d48c:	9303      	str	r3, [sp, #12]
 800d48e:	ab0a      	add	r3, sp, #40	@ 0x28
 800d490:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d494:	ab09      	add	r3, sp, #36	@ 0x24
 800d496:	9300      	str	r3, [sp, #0]
 800d498:	6861      	ldr	r1, [r4, #4]
 800d49a:	ec49 8b10 	vmov	d0, r8, r9
 800d49e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	f7ff fed6 	bl	800d254 <__cvt>
 800d4a8:	9b06      	ldr	r3, [sp, #24]
 800d4aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d4ac:	2b47      	cmp	r3, #71	@ 0x47
 800d4ae:	4680      	mov	r8, r0
 800d4b0:	d129      	bne.n	800d506 <_printf_float+0x172>
 800d4b2:	1cc8      	adds	r0, r1, #3
 800d4b4:	db02      	blt.n	800d4bc <_printf_float+0x128>
 800d4b6:	6863      	ldr	r3, [r4, #4]
 800d4b8:	4299      	cmp	r1, r3
 800d4ba:	dd41      	ble.n	800d540 <_printf_float+0x1ac>
 800d4bc:	f1aa 0a02 	sub.w	sl, sl, #2
 800d4c0:	fa5f fa8a 	uxtb.w	sl, sl
 800d4c4:	3901      	subs	r1, #1
 800d4c6:	4652      	mov	r2, sl
 800d4c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d4cc:	9109      	str	r1, [sp, #36]	@ 0x24
 800d4ce:	f7ff ff26 	bl	800d31e <__exponent>
 800d4d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4d4:	1813      	adds	r3, r2, r0
 800d4d6:	2a01      	cmp	r2, #1
 800d4d8:	4681      	mov	r9, r0
 800d4da:	6123      	str	r3, [r4, #16]
 800d4dc:	dc02      	bgt.n	800d4e4 <_printf_float+0x150>
 800d4de:	6822      	ldr	r2, [r4, #0]
 800d4e0:	07d2      	lsls	r2, r2, #31
 800d4e2:	d501      	bpl.n	800d4e8 <_printf_float+0x154>
 800d4e4:	3301      	adds	r3, #1
 800d4e6:	6123      	str	r3, [r4, #16]
 800d4e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d0a2      	beq.n	800d436 <_printf_float+0xa2>
 800d4f0:	232d      	movs	r3, #45	@ 0x2d
 800d4f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d4f6:	e79e      	b.n	800d436 <_printf_float+0xa2>
 800d4f8:	9a06      	ldr	r2, [sp, #24]
 800d4fa:	2a47      	cmp	r2, #71	@ 0x47
 800d4fc:	d1c2      	bne.n	800d484 <_printf_float+0xf0>
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1c0      	bne.n	800d484 <_printf_float+0xf0>
 800d502:	2301      	movs	r3, #1
 800d504:	e7bd      	b.n	800d482 <_printf_float+0xee>
 800d506:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d50a:	d9db      	bls.n	800d4c4 <_printf_float+0x130>
 800d50c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d510:	d118      	bne.n	800d544 <_printf_float+0x1b0>
 800d512:	2900      	cmp	r1, #0
 800d514:	6863      	ldr	r3, [r4, #4]
 800d516:	dd0b      	ble.n	800d530 <_printf_float+0x19c>
 800d518:	6121      	str	r1, [r4, #16]
 800d51a:	b913      	cbnz	r3, 800d522 <_printf_float+0x18e>
 800d51c:	6822      	ldr	r2, [r4, #0]
 800d51e:	07d0      	lsls	r0, r2, #31
 800d520:	d502      	bpl.n	800d528 <_printf_float+0x194>
 800d522:	3301      	adds	r3, #1
 800d524:	440b      	add	r3, r1
 800d526:	6123      	str	r3, [r4, #16]
 800d528:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d52a:	f04f 0900 	mov.w	r9, #0
 800d52e:	e7db      	b.n	800d4e8 <_printf_float+0x154>
 800d530:	b913      	cbnz	r3, 800d538 <_printf_float+0x1a4>
 800d532:	6822      	ldr	r2, [r4, #0]
 800d534:	07d2      	lsls	r2, r2, #31
 800d536:	d501      	bpl.n	800d53c <_printf_float+0x1a8>
 800d538:	3302      	adds	r3, #2
 800d53a:	e7f4      	b.n	800d526 <_printf_float+0x192>
 800d53c:	2301      	movs	r3, #1
 800d53e:	e7f2      	b.n	800d526 <_printf_float+0x192>
 800d540:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d544:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d546:	4299      	cmp	r1, r3
 800d548:	db05      	blt.n	800d556 <_printf_float+0x1c2>
 800d54a:	6823      	ldr	r3, [r4, #0]
 800d54c:	6121      	str	r1, [r4, #16]
 800d54e:	07d8      	lsls	r0, r3, #31
 800d550:	d5ea      	bpl.n	800d528 <_printf_float+0x194>
 800d552:	1c4b      	adds	r3, r1, #1
 800d554:	e7e7      	b.n	800d526 <_printf_float+0x192>
 800d556:	2900      	cmp	r1, #0
 800d558:	bfd4      	ite	le
 800d55a:	f1c1 0202 	rsble	r2, r1, #2
 800d55e:	2201      	movgt	r2, #1
 800d560:	4413      	add	r3, r2
 800d562:	e7e0      	b.n	800d526 <_printf_float+0x192>
 800d564:	6823      	ldr	r3, [r4, #0]
 800d566:	055a      	lsls	r2, r3, #21
 800d568:	d407      	bmi.n	800d57a <_printf_float+0x1e6>
 800d56a:	6923      	ldr	r3, [r4, #16]
 800d56c:	4642      	mov	r2, r8
 800d56e:	4631      	mov	r1, r6
 800d570:	4628      	mov	r0, r5
 800d572:	47b8      	blx	r7
 800d574:	3001      	adds	r0, #1
 800d576:	d12b      	bne.n	800d5d0 <_printf_float+0x23c>
 800d578:	e767      	b.n	800d44a <_printf_float+0xb6>
 800d57a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d57e:	f240 80dd 	bls.w	800d73c <_printf_float+0x3a8>
 800d582:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d586:	2200      	movs	r2, #0
 800d588:	2300      	movs	r3, #0
 800d58a:	f7f3 fabd 	bl	8000b08 <__aeabi_dcmpeq>
 800d58e:	2800      	cmp	r0, #0
 800d590:	d033      	beq.n	800d5fa <_printf_float+0x266>
 800d592:	4a37      	ldr	r2, [pc, #220]	@ (800d670 <_printf_float+0x2dc>)
 800d594:	2301      	movs	r3, #1
 800d596:	4631      	mov	r1, r6
 800d598:	4628      	mov	r0, r5
 800d59a:	47b8      	blx	r7
 800d59c:	3001      	adds	r0, #1
 800d59e:	f43f af54 	beq.w	800d44a <_printf_float+0xb6>
 800d5a2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d5a6:	4543      	cmp	r3, r8
 800d5a8:	db02      	blt.n	800d5b0 <_printf_float+0x21c>
 800d5aa:	6823      	ldr	r3, [r4, #0]
 800d5ac:	07d8      	lsls	r0, r3, #31
 800d5ae:	d50f      	bpl.n	800d5d0 <_printf_float+0x23c>
 800d5b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d5b4:	4631      	mov	r1, r6
 800d5b6:	4628      	mov	r0, r5
 800d5b8:	47b8      	blx	r7
 800d5ba:	3001      	adds	r0, #1
 800d5bc:	f43f af45 	beq.w	800d44a <_printf_float+0xb6>
 800d5c0:	f04f 0900 	mov.w	r9, #0
 800d5c4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d5c8:	f104 0a1a 	add.w	sl, r4, #26
 800d5cc:	45c8      	cmp	r8, r9
 800d5ce:	dc09      	bgt.n	800d5e4 <_printf_float+0x250>
 800d5d0:	6823      	ldr	r3, [r4, #0]
 800d5d2:	079b      	lsls	r3, r3, #30
 800d5d4:	f100 8103 	bmi.w	800d7de <_printf_float+0x44a>
 800d5d8:	68e0      	ldr	r0, [r4, #12]
 800d5da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5dc:	4298      	cmp	r0, r3
 800d5de:	bfb8      	it	lt
 800d5e0:	4618      	movlt	r0, r3
 800d5e2:	e734      	b.n	800d44e <_printf_float+0xba>
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	4652      	mov	r2, sl
 800d5e8:	4631      	mov	r1, r6
 800d5ea:	4628      	mov	r0, r5
 800d5ec:	47b8      	blx	r7
 800d5ee:	3001      	adds	r0, #1
 800d5f0:	f43f af2b 	beq.w	800d44a <_printf_float+0xb6>
 800d5f4:	f109 0901 	add.w	r9, r9, #1
 800d5f8:	e7e8      	b.n	800d5cc <_printf_float+0x238>
 800d5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	dc39      	bgt.n	800d674 <_printf_float+0x2e0>
 800d600:	4a1b      	ldr	r2, [pc, #108]	@ (800d670 <_printf_float+0x2dc>)
 800d602:	2301      	movs	r3, #1
 800d604:	4631      	mov	r1, r6
 800d606:	4628      	mov	r0, r5
 800d608:	47b8      	blx	r7
 800d60a:	3001      	adds	r0, #1
 800d60c:	f43f af1d 	beq.w	800d44a <_printf_float+0xb6>
 800d610:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d614:	ea59 0303 	orrs.w	r3, r9, r3
 800d618:	d102      	bne.n	800d620 <_printf_float+0x28c>
 800d61a:	6823      	ldr	r3, [r4, #0]
 800d61c:	07d9      	lsls	r1, r3, #31
 800d61e:	d5d7      	bpl.n	800d5d0 <_printf_float+0x23c>
 800d620:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d624:	4631      	mov	r1, r6
 800d626:	4628      	mov	r0, r5
 800d628:	47b8      	blx	r7
 800d62a:	3001      	adds	r0, #1
 800d62c:	f43f af0d 	beq.w	800d44a <_printf_float+0xb6>
 800d630:	f04f 0a00 	mov.w	sl, #0
 800d634:	f104 0b1a 	add.w	fp, r4, #26
 800d638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d63a:	425b      	negs	r3, r3
 800d63c:	4553      	cmp	r3, sl
 800d63e:	dc01      	bgt.n	800d644 <_printf_float+0x2b0>
 800d640:	464b      	mov	r3, r9
 800d642:	e793      	b.n	800d56c <_printf_float+0x1d8>
 800d644:	2301      	movs	r3, #1
 800d646:	465a      	mov	r2, fp
 800d648:	4631      	mov	r1, r6
 800d64a:	4628      	mov	r0, r5
 800d64c:	47b8      	blx	r7
 800d64e:	3001      	adds	r0, #1
 800d650:	f43f aefb 	beq.w	800d44a <_printf_float+0xb6>
 800d654:	f10a 0a01 	add.w	sl, sl, #1
 800d658:	e7ee      	b.n	800d638 <_printf_float+0x2a4>
 800d65a:	bf00      	nop
 800d65c:	7fefffff 	.word	0x7fefffff
 800d660:	08011500 	.word	0x08011500
 800d664:	08011504 	.word	0x08011504
 800d668:	08011508 	.word	0x08011508
 800d66c:	0801150c 	.word	0x0801150c
 800d670:	08011510 	.word	0x08011510
 800d674:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d676:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d67a:	4553      	cmp	r3, sl
 800d67c:	bfa8      	it	ge
 800d67e:	4653      	movge	r3, sl
 800d680:	2b00      	cmp	r3, #0
 800d682:	4699      	mov	r9, r3
 800d684:	dc36      	bgt.n	800d6f4 <_printf_float+0x360>
 800d686:	f04f 0b00 	mov.w	fp, #0
 800d68a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d68e:	f104 021a 	add.w	r2, r4, #26
 800d692:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d694:	9306      	str	r3, [sp, #24]
 800d696:	eba3 0309 	sub.w	r3, r3, r9
 800d69a:	455b      	cmp	r3, fp
 800d69c:	dc31      	bgt.n	800d702 <_printf_float+0x36e>
 800d69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6a0:	459a      	cmp	sl, r3
 800d6a2:	dc3a      	bgt.n	800d71a <_printf_float+0x386>
 800d6a4:	6823      	ldr	r3, [r4, #0]
 800d6a6:	07da      	lsls	r2, r3, #31
 800d6a8:	d437      	bmi.n	800d71a <_printf_float+0x386>
 800d6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6ac:	ebaa 0903 	sub.w	r9, sl, r3
 800d6b0:	9b06      	ldr	r3, [sp, #24]
 800d6b2:	ebaa 0303 	sub.w	r3, sl, r3
 800d6b6:	4599      	cmp	r9, r3
 800d6b8:	bfa8      	it	ge
 800d6ba:	4699      	movge	r9, r3
 800d6bc:	f1b9 0f00 	cmp.w	r9, #0
 800d6c0:	dc33      	bgt.n	800d72a <_printf_float+0x396>
 800d6c2:	f04f 0800 	mov.w	r8, #0
 800d6c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d6ca:	f104 0b1a 	add.w	fp, r4, #26
 800d6ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6d0:	ebaa 0303 	sub.w	r3, sl, r3
 800d6d4:	eba3 0309 	sub.w	r3, r3, r9
 800d6d8:	4543      	cmp	r3, r8
 800d6da:	f77f af79 	ble.w	800d5d0 <_printf_float+0x23c>
 800d6de:	2301      	movs	r3, #1
 800d6e0:	465a      	mov	r2, fp
 800d6e2:	4631      	mov	r1, r6
 800d6e4:	4628      	mov	r0, r5
 800d6e6:	47b8      	blx	r7
 800d6e8:	3001      	adds	r0, #1
 800d6ea:	f43f aeae 	beq.w	800d44a <_printf_float+0xb6>
 800d6ee:	f108 0801 	add.w	r8, r8, #1
 800d6f2:	e7ec      	b.n	800d6ce <_printf_float+0x33a>
 800d6f4:	4642      	mov	r2, r8
 800d6f6:	4631      	mov	r1, r6
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	47b8      	blx	r7
 800d6fc:	3001      	adds	r0, #1
 800d6fe:	d1c2      	bne.n	800d686 <_printf_float+0x2f2>
 800d700:	e6a3      	b.n	800d44a <_printf_float+0xb6>
 800d702:	2301      	movs	r3, #1
 800d704:	4631      	mov	r1, r6
 800d706:	4628      	mov	r0, r5
 800d708:	9206      	str	r2, [sp, #24]
 800d70a:	47b8      	blx	r7
 800d70c:	3001      	adds	r0, #1
 800d70e:	f43f ae9c 	beq.w	800d44a <_printf_float+0xb6>
 800d712:	9a06      	ldr	r2, [sp, #24]
 800d714:	f10b 0b01 	add.w	fp, fp, #1
 800d718:	e7bb      	b.n	800d692 <_printf_float+0x2fe>
 800d71a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d71e:	4631      	mov	r1, r6
 800d720:	4628      	mov	r0, r5
 800d722:	47b8      	blx	r7
 800d724:	3001      	adds	r0, #1
 800d726:	d1c0      	bne.n	800d6aa <_printf_float+0x316>
 800d728:	e68f      	b.n	800d44a <_printf_float+0xb6>
 800d72a:	9a06      	ldr	r2, [sp, #24]
 800d72c:	464b      	mov	r3, r9
 800d72e:	4442      	add	r2, r8
 800d730:	4631      	mov	r1, r6
 800d732:	4628      	mov	r0, r5
 800d734:	47b8      	blx	r7
 800d736:	3001      	adds	r0, #1
 800d738:	d1c3      	bne.n	800d6c2 <_printf_float+0x32e>
 800d73a:	e686      	b.n	800d44a <_printf_float+0xb6>
 800d73c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d740:	f1ba 0f01 	cmp.w	sl, #1
 800d744:	dc01      	bgt.n	800d74a <_printf_float+0x3b6>
 800d746:	07db      	lsls	r3, r3, #31
 800d748:	d536      	bpl.n	800d7b8 <_printf_float+0x424>
 800d74a:	2301      	movs	r3, #1
 800d74c:	4642      	mov	r2, r8
 800d74e:	4631      	mov	r1, r6
 800d750:	4628      	mov	r0, r5
 800d752:	47b8      	blx	r7
 800d754:	3001      	adds	r0, #1
 800d756:	f43f ae78 	beq.w	800d44a <_printf_float+0xb6>
 800d75a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d75e:	4631      	mov	r1, r6
 800d760:	4628      	mov	r0, r5
 800d762:	47b8      	blx	r7
 800d764:	3001      	adds	r0, #1
 800d766:	f43f ae70 	beq.w	800d44a <_printf_float+0xb6>
 800d76a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d76e:	2200      	movs	r2, #0
 800d770:	2300      	movs	r3, #0
 800d772:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d776:	f7f3 f9c7 	bl	8000b08 <__aeabi_dcmpeq>
 800d77a:	b9c0      	cbnz	r0, 800d7ae <_printf_float+0x41a>
 800d77c:	4653      	mov	r3, sl
 800d77e:	f108 0201 	add.w	r2, r8, #1
 800d782:	4631      	mov	r1, r6
 800d784:	4628      	mov	r0, r5
 800d786:	47b8      	blx	r7
 800d788:	3001      	adds	r0, #1
 800d78a:	d10c      	bne.n	800d7a6 <_printf_float+0x412>
 800d78c:	e65d      	b.n	800d44a <_printf_float+0xb6>
 800d78e:	2301      	movs	r3, #1
 800d790:	465a      	mov	r2, fp
 800d792:	4631      	mov	r1, r6
 800d794:	4628      	mov	r0, r5
 800d796:	47b8      	blx	r7
 800d798:	3001      	adds	r0, #1
 800d79a:	f43f ae56 	beq.w	800d44a <_printf_float+0xb6>
 800d79e:	f108 0801 	add.w	r8, r8, #1
 800d7a2:	45d0      	cmp	r8, sl
 800d7a4:	dbf3      	blt.n	800d78e <_printf_float+0x3fa>
 800d7a6:	464b      	mov	r3, r9
 800d7a8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d7ac:	e6df      	b.n	800d56e <_printf_float+0x1da>
 800d7ae:	f04f 0800 	mov.w	r8, #0
 800d7b2:	f104 0b1a 	add.w	fp, r4, #26
 800d7b6:	e7f4      	b.n	800d7a2 <_printf_float+0x40e>
 800d7b8:	2301      	movs	r3, #1
 800d7ba:	4642      	mov	r2, r8
 800d7bc:	e7e1      	b.n	800d782 <_printf_float+0x3ee>
 800d7be:	2301      	movs	r3, #1
 800d7c0:	464a      	mov	r2, r9
 800d7c2:	4631      	mov	r1, r6
 800d7c4:	4628      	mov	r0, r5
 800d7c6:	47b8      	blx	r7
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	f43f ae3e 	beq.w	800d44a <_printf_float+0xb6>
 800d7ce:	f108 0801 	add.w	r8, r8, #1
 800d7d2:	68e3      	ldr	r3, [r4, #12]
 800d7d4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d7d6:	1a5b      	subs	r3, r3, r1
 800d7d8:	4543      	cmp	r3, r8
 800d7da:	dcf0      	bgt.n	800d7be <_printf_float+0x42a>
 800d7dc:	e6fc      	b.n	800d5d8 <_printf_float+0x244>
 800d7de:	f04f 0800 	mov.w	r8, #0
 800d7e2:	f104 0919 	add.w	r9, r4, #25
 800d7e6:	e7f4      	b.n	800d7d2 <_printf_float+0x43e>

0800d7e8 <_printf_common>:
 800d7e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7ec:	4616      	mov	r6, r2
 800d7ee:	4698      	mov	r8, r3
 800d7f0:	688a      	ldr	r2, [r1, #8]
 800d7f2:	690b      	ldr	r3, [r1, #16]
 800d7f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d7f8:	4293      	cmp	r3, r2
 800d7fa:	bfb8      	it	lt
 800d7fc:	4613      	movlt	r3, r2
 800d7fe:	6033      	str	r3, [r6, #0]
 800d800:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d804:	4607      	mov	r7, r0
 800d806:	460c      	mov	r4, r1
 800d808:	b10a      	cbz	r2, 800d80e <_printf_common+0x26>
 800d80a:	3301      	adds	r3, #1
 800d80c:	6033      	str	r3, [r6, #0]
 800d80e:	6823      	ldr	r3, [r4, #0]
 800d810:	0699      	lsls	r1, r3, #26
 800d812:	bf42      	ittt	mi
 800d814:	6833      	ldrmi	r3, [r6, #0]
 800d816:	3302      	addmi	r3, #2
 800d818:	6033      	strmi	r3, [r6, #0]
 800d81a:	6825      	ldr	r5, [r4, #0]
 800d81c:	f015 0506 	ands.w	r5, r5, #6
 800d820:	d106      	bne.n	800d830 <_printf_common+0x48>
 800d822:	f104 0a19 	add.w	sl, r4, #25
 800d826:	68e3      	ldr	r3, [r4, #12]
 800d828:	6832      	ldr	r2, [r6, #0]
 800d82a:	1a9b      	subs	r3, r3, r2
 800d82c:	42ab      	cmp	r3, r5
 800d82e:	dc26      	bgt.n	800d87e <_printf_common+0x96>
 800d830:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d834:	6822      	ldr	r2, [r4, #0]
 800d836:	3b00      	subs	r3, #0
 800d838:	bf18      	it	ne
 800d83a:	2301      	movne	r3, #1
 800d83c:	0692      	lsls	r2, r2, #26
 800d83e:	d42b      	bmi.n	800d898 <_printf_common+0xb0>
 800d840:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d844:	4641      	mov	r1, r8
 800d846:	4638      	mov	r0, r7
 800d848:	47c8      	blx	r9
 800d84a:	3001      	adds	r0, #1
 800d84c:	d01e      	beq.n	800d88c <_printf_common+0xa4>
 800d84e:	6823      	ldr	r3, [r4, #0]
 800d850:	6922      	ldr	r2, [r4, #16]
 800d852:	f003 0306 	and.w	r3, r3, #6
 800d856:	2b04      	cmp	r3, #4
 800d858:	bf02      	ittt	eq
 800d85a:	68e5      	ldreq	r5, [r4, #12]
 800d85c:	6833      	ldreq	r3, [r6, #0]
 800d85e:	1aed      	subeq	r5, r5, r3
 800d860:	68a3      	ldr	r3, [r4, #8]
 800d862:	bf0c      	ite	eq
 800d864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d868:	2500      	movne	r5, #0
 800d86a:	4293      	cmp	r3, r2
 800d86c:	bfc4      	itt	gt
 800d86e:	1a9b      	subgt	r3, r3, r2
 800d870:	18ed      	addgt	r5, r5, r3
 800d872:	2600      	movs	r6, #0
 800d874:	341a      	adds	r4, #26
 800d876:	42b5      	cmp	r5, r6
 800d878:	d11a      	bne.n	800d8b0 <_printf_common+0xc8>
 800d87a:	2000      	movs	r0, #0
 800d87c:	e008      	b.n	800d890 <_printf_common+0xa8>
 800d87e:	2301      	movs	r3, #1
 800d880:	4652      	mov	r2, sl
 800d882:	4641      	mov	r1, r8
 800d884:	4638      	mov	r0, r7
 800d886:	47c8      	blx	r9
 800d888:	3001      	adds	r0, #1
 800d88a:	d103      	bne.n	800d894 <_printf_common+0xac>
 800d88c:	f04f 30ff 	mov.w	r0, #4294967295
 800d890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d894:	3501      	adds	r5, #1
 800d896:	e7c6      	b.n	800d826 <_printf_common+0x3e>
 800d898:	18e1      	adds	r1, r4, r3
 800d89a:	1c5a      	adds	r2, r3, #1
 800d89c:	2030      	movs	r0, #48	@ 0x30
 800d89e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d8a2:	4422      	add	r2, r4
 800d8a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d8a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d8ac:	3302      	adds	r3, #2
 800d8ae:	e7c7      	b.n	800d840 <_printf_common+0x58>
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	4622      	mov	r2, r4
 800d8b4:	4641      	mov	r1, r8
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	47c8      	blx	r9
 800d8ba:	3001      	adds	r0, #1
 800d8bc:	d0e6      	beq.n	800d88c <_printf_common+0xa4>
 800d8be:	3601      	adds	r6, #1
 800d8c0:	e7d9      	b.n	800d876 <_printf_common+0x8e>
	...

0800d8c4 <_printf_i>:
 800d8c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8c8:	7e0f      	ldrb	r7, [r1, #24]
 800d8ca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d8cc:	2f78      	cmp	r7, #120	@ 0x78
 800d8ce:	4691      	mov	r9, r2
 800d8d0:	4680      	mov	r8, r0
 800d8d2:	460c      	mov	r4, r1
 800d8d4:	469a      	mov	sl, r3
 800d8d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d8da:	d807      	bhi.n	800d8ec <_printf_i+0x28>
 800d8dc:	2f62      	cmp	r7, #98	@ 0x62
 800d8de:	d80a      	bhi.n	800d8f6 <_printf_i+0x32>
 800d8e0:	2f00      	cmp	r7, #0
 800d8e2:	f000 80d2 	beq.w	800da8a <_printf_i+0x1c6>
 800d8e6:	2f58      	cmp	r7, #88	@ 0x58
 800d8e8:	f000 80b9 	beq.w	800da5e <_printf_i+0x19a>
 800d8ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d8f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d8f4:	e03a      	b.n	800d96c <_printf_i+0xa8>
 800d8f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d8fa:	2b15      	cmp	r3, #21
 800d8fc:	d8f6      	bhi.n	800d8ec <_printf_i+0x28>
 800d8fe:	a101      	add	r1, pc, #4	@ (adr r1, 800d904 <_printf_i+0x40>)
 800d900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d904:	0800d95d 	.word	0x0800d95d
 800d908:	0800d971 	.word	0x0800d971
 800d90c:	0800d8ed 	.word	0x0800d8ed
 800d910:	0800d8ed 	.word	0x0800d8ed
 800d914:	0800d8ed 	.word	0x0800d8ed
 800d918:	0800d8ed 	.word	0x0800d8ed
 800d91c:	0800d971 	.word	0x0800d971
 800d920:	0800d8ed 	.word	0x0800d8ed
 800d924:	0800d8ed 	.word	0x0800d8ed
 800d928:	0800d8ed 	.word	0x0800d8ed
 800d92c:	0800d8ed 	.word	0x0800d8ed
 800d930:	0800da71 	.word	0x0800da71
 800d934:	0800d99b 	.word	0x0800d99b
 800d938:	0800da2b 	.word	0x0800da2b
 800d93c:	0800d8ed 	.word	0x0800d8ed
 800d940:	0800d8ed 	.word	0x0800d8ed
 800d944:	0800da93 	.word	0x0800da93
 800d948:	0800d8ed 	.word	0x0800d8ed
 800d94c:	0800d99b 	.word	0x0800d99b
 800d950:	0800d8ed 	.word	0x0800d8ed
 800d954:	0800d8ed 	.word	0x0800d8ed
 800d958:	0800da33 	.word	0x0800da33
 800d95c:	6833      	ldr	r3, [r6, #0]
 800d95e:	1d1a      	adds	r2, r3, #4
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	6032      	str	r2, [r6, #0]
 800d964:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d968:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d96c:	2301      	movs	r3, #1
 800d96e:	e09d      	b.n	800daac <_printf_i+0x1e8>
 800d970:	6833      	ldr	r3, [r6, #0]
 800d972:	6820      	ldr	r0, [r4, #0]
 800d974:	1d19      	adds	r1, r3, #4
 800d976:	6031      	str	r1, [r6, #0]
 800d978:	0606      	lsls	r6, r0, #24
 800d97a:	d501      	bpl.n	800d980 <_printf_i+0xbc>
 800d97c:	681d      	ldr	r5, [r3, #0]
 800d97e:	e003      	b.n	800d988 <_printf_i+0xc4>
 800d980:	0645      	lsls	r5, r0, #25
 800d982:	d5fb      	bpl.n	800d97c <_printf_i+0xb8>
 800d984:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d988:	2d00      	cmp	r5, #0
 800d98a:	da03      	bge.n	800d994 <_printf_i+0xd0>
 800d98c:	232d      	movs	r3, #45	@ 0x2d
 800d98e:	426d      	negs	r5, r5
 800d990:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d994:	4859      	ldr	r0, [pc, #356]	@ (800dafc <_printf_i+0x238>)
 800d996:	230a      	movs	r3, #10
 800d998:	e011      	b.n	800d9be <_printf_i+0xfa>
 800d99a:	6821      	ldr	r1, [r4, #0]
 800d99c:	6833      	ldr	r3, [r6, #0]
 800d99e:	0608      	lsls	r0, r1, #24
 800d9a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d9a4:	d402      	bmi.n	800d9ac <_printf_i+0xe8>
 800d9a6:	0649      	lsls	r1, r1, #25
 800d9a8:	bf48      	it	mi
 800d9aa:	b2ad      	uxthmi	r5, r5
 800d9ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800d9ae:	4853      	ldr	r0, [pc, #332]	@ (800dafc <_printf_i+0x238>)
 800d9b0:	6033      	str	r3, [r6, #0]
 800d9b2:	bf14      	ite	ne
 800d9b4:	230a      	movne	r3, #10
 800d9b6:	2308      	moveq	r3, #8
 800d9b8:	2100      	movs	r1, #0
 800d9ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d9be:	6866      	ldr	r6, [r4, #4]
 800d9c0:	60a6      	str	r6, [r4, #8]
 800d9c2:	2e00      	cmp	r6, #0
 800d9c4:	bfa2      	ittt	ge
 800d9c6:	6821      	ldrge	r1, [r4, #0]
 800d9c8:	f021 0104 	bicge.w	r1, r1, #4
 800d9cc:	6021      	strge	r1, [r4, #0]
 800d9ce:	b90d      	cbnz	r5, 800d9d4 <_printf_i+0x110>
 800d9d0:	2e00      	cmp	r6, #0
 800d9d2:	d04b      	beq.n	800da6c <_printf_i+0x1a8>
 800d9d4:	4616      	mov	r6, r2
 800d9d6:	fbb5 f1f3 	udiv	r1, r5, r3
 800d9da:	fb03 5711 	mls	r7, r3, r1, r5
 800d9de:	5dc7      	ldrb	r7, [r0, r7]
 800d9e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d9e4:	462f      	mov	r7, r5
 800d9e6:	42bb      	cmp	r3, r7
 800d9e8:	460d      	mov	r5, r1
 800d9ea:	d9f4      	bls.n	800d9d6 <_printf_i+0x112>
 800d9ec:	2b08      	cmp	r3, #8
 800d9ee:	d10b      	bne.n	800da08 <_printf_i+0x144>
 800d9f0:	6823      	ldr	r3, [r4, #0]
 800d9f2:	07df      	lsls	r7, r3, #31
 800d9f4:	d508      	bpl.n	800da08 <_printf_i+0x144>
 800d9f6:	6923      	ldr	r3, [r4, #16]
 800d9f8:	6861      	ldr	r1, [r4, #4]
 800d9fa:	4299      	cmp	r1, r3
 800d9fc:	bfde      	ittt	le
 800d9fe:	2330      	movle	r3, #48	@ 0x30
 800da00:	f806 3c01 	strble.w	r3, [r6, #-1]
 800da04:	f106 36ff 	addle.w	r6, r6, #4294967295
 800da08:	1b92      	subs	r2, r2, r6
 800da0a:	6122      	str	r2, [r4, #16]
 800da0c:	f8cd a000 	str.w	sl, [sp]
 800da10:	464b      	mov	r3, r9
 800da12:	aa03      	add	r2, sp, #12
 800da14:	4621      	mov	r1, r4
 800da16:	4640      	mov	r0, r8
 800da18:	f7ff fee6 	bl	800d7e8 <_printf_common>
 800da1c:	3001      	adds	r0, #1
 800da1e:	d14a      	bne.n	800dab6 <_printf_i+0x1f2>
 800da20:	f04f 30ff 	mov.w	r0, #4294967295
 800da24:	b004      	add	sp, #16
 800da26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da2a:	6823      	ldr	r3, [r4, #0]
 800da2c:	f043 0320 	orr.w	r3, r3, #32
 800da30:	6023      	str	r3, [r4, #0]
 800da32:	4833      	ldr	r0, [pc, #204]	@ (800db00 <_printf_i+0x23c>)
 800da34:	2778      	movs	r7, #120	@ 0x78
 800da36:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800da3a:	6823      	ldr	r3, [r4, #0]
 800da3c:	6831      	ldr	r1, [r6, #0]
 800da3e:	061f      	lsls	r7, r3, #24
 800da40:	f851 5b04 	ldr.w	r5, [r1], #4
 800da44:	d402      	bmi.n	800da4c <_printf_i+0x188>
 800da46:	065f      	lsls	r7, r3, #25
 800da48:	bf48      	it	mi
 800da4a:	b2ad      	uxthmi	r5, r5
 800da4c:	6031      	str	r1, [r6, #0]
 800da4e:	07d9      	lsls	r1, r3, #31
 800da50:	bf44      	itt	mi
 800da52:	f043 0320 	orrmi.w	r3, r3, #32
 800da56:	6023      	strmi	r3, [r4, #0]
 800da58:	b11d      	cbz	r5, 800da62 <_printf_i+0x19e>
 800da5a:	2310      	movs	r3, #16
 800da5c:	e7ac      	b.n	800d9b8 <_printf_i+0xf4>
 800da5e:	4827      	ldr	r0, [pc, #156]	@ (800dafc <_printf_i+0x238>)
 800da60:	e7e9      	b.n	800da36 <_printf_i+0x172>
 800da62:	6823      	ldr	r3, [r4, #0]
 800da64:	f023 0320 	bic.w	r3, r3, #32
 800da68:	6023      	str	r3, [r4, #0]
 800da6a:	e7f6      	b.n	800da5a <_printf_i+0x196>
 800da6c:	4616      	mov	r6, r2
 800da6e:	e7bd      	b.n	800d9ec <_printf_i+0x128>
 800da70:	6833      	ldr	r3, [r6, #0]
 800da72:	6825      	ldr	r5, [r4, #0]
 800da74:	6961      	ldr	r1, [r4, #20]
 800da76:	1d18      	adds	r0, r3, #4
 800da78:	6030      	str	r0, [r6, #0]
 800da7a:	062e      	lsls	r6, r5, #24
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	d501      	bpl.n	800da84 <_printf_i+0x1c0>
 800da80:	6019      	str	r1, [r3, #0]
 800da82:	e002      	b.n	800da8a <_printf_i+0x1c6>
 800da84:	0668      	lsls	r0, r5, #25
 800da86:	d5fb      	bpl.n	800da80 <_printf_i+0x1bc>
 800da88:	8019      	strh	r1, [r3, #0]
 800da8a:	2300      	movs	r3, #0
 800da8c:	6123      	str	r3, [r4, #16]
 800da8e:	4616      	mov	r6, r2
 800da90:	e7bc      	b.n	800da0c <_printf_i+0x148>
 800da92:	6833      	ldr	r3, [r6, #0]
 800da94:	1d1a      	adds	r2, r3, #4
 800da96:	6032      	str	r2, [r6, #0]
 800da98:	681e      	ldr	r6, [r3, #0]
 800da9a:	6862      	ldr	r2, [r4, #4]
 800da9c:	2100      	movs	r1, #0
 800da9e:	4630      	mov	r0, r6
 800daa0:	f7f2 fbb6 	bl	8000210 <memchr>
 800daa4:	b108      	cbz	r0, 800daaa <_printf_i+0x1e6>
 800daa6:	1b80      	subs	r0, r0, r6
 800daa8:	6060      	str	r0, [r4, #4]
 800daaa:	6863      	ldr	r3, [r4, #4]
 800daac:	6123      	str	r3, [r4, #16]
 800daae:	2300      	movs	r3, #0
 800dab0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dab4:	e7aa      	b.n	800da0c <_printf_i+0x148>
 800dab6:	6923      	ldr	r3, [r4, #16]
 800dab8:	4632      	mov	r2, r6
 800daba:	4649      	mov	r1, r9
 800dabc:	4640      	mov	r0, r8
 800dabe:	47d0      	blx	sl
 800dac0:	3001      	adds	r0, #1
 800dac2:	d0ad      	beq.n	800da20 <_printf_i+0x15c>
 800dac4:	6823      	ldr	r3, [r4, #0]
 800dac6:	079b      	lsls	r3, r3, #30
 800dac8:	d413      	bmi.n	800daf2 <_printf_i+0x22e>
 800daca:	68e0      	ldr	r0, [r4, #12]
 800dacc:	9b03      	ldr	r3, [sp, #12]
 800dace:	4298      	cmp	r0, r3
 800dad0:	bfb8      	it	lt
 800dad2:	4618      	movlt	r0, r3
 800dad4:	e7a6      	b.n	800da24 <_printf_i+0x160>
 800dad6:	2301      	movs	r3, #1
 800dad8:	4632      	mov	r2, r6
 800dada:	4649      	mov	r1, r9
 800dadc:	4640      	mov	r0, r8
 800dade:	47d0      	blx	sl
 800dae0:	3001      	adds	r0, #1
 800dae2:	d09d      	beq.n	800da20 <_printf_i+0x15c>
 800dae4:	3501      	adds	r5, #1
 800dae6:	68e3      	ldr	r3, [r4, #12]
 800dae8:	9903      	ldr	r1, [sp, #12]
 800daea:	1a5b      	subs	r3, r3, r1
 800daec:	42ab      	cmp	r3, r5
 800daee:	dcf2      	bgt.n	800dad6 <_printf_i+0x212>
 800daf0:	e7eb      	b.n	800daca <_printf_i+0x206>
 800daf2:	2500      	movs	r5, #0
 800daf4:	f104 0619 	add.w	r6, r4, #25
 800daf8:	e7f5      	b.n	800dae6 <_printf_i+0x222>
 800dafa:	bf00      	nop
 800dafc:	08011512 	.word	0x08011512
 800db00:	08011523 	.word	0x08011523

0800db04 <_scanf_float>:
 800db04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db08:	b087      	sub	sp, #28
 800db0a:	4617      	mov	r7, r2
 800db0c:	9303      	str	r3, [sp, #12]
 800db0e:	688b      	ldr	r3, [r1, #8]
 800db10:	1e5a      	subs	r2, r3, #1
 800db12:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800db16:	bf81      	itttt	hi
 800db18:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800db1c:	eb03 0b05 	addhi.w	fp, r3, r5
 800db20:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800db24:	608b      	strhi	r3, [r1, #8]
 800db26:	680b      	ldr	r3, [r1, #0]
 800db28:	460a      	mov	r2, r1
 800db2a:	f04f 0500 	mov.w	r5, #0
 800db2e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800db32:	f842 3b1c 	str.w	r3, [r2], #28
 800db36:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800db3a:	4680      	mov	r8, r0
 800db3c:	460c      	mov	r4, r1
 800db3e:	bf98      	it	ls
 800db40:	f04f 0b00 	movls.w	fp, #0
 800db44:	9201      	str	r2, [sp, #4]
 800db46:	4616      	mov	r6, r2
 800db48:	46aa      	mov	sl, r5
 800db4a:	46a9      	mov	r9, r5
 800db4c:	9502      	str	r5, [sp, #8]
 800db4e:	68a2      	ldr	r2, [r4, #8]
 800db50:	b152      	cbz	r2, 800db68 <_scanf_float+0x64>
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	2b4e      	cmp	r3, #78	@ 0x4e
 800db58:	d864      	bhi.n	800dc24 <_scanf_float+0x120>
 800db5a:	2b40      	cmp	r3, #64	@ 0x40
 800db5c:	d83c      	bhi.n	800dbd8 <_scanf_float+0xd4>
 800db5e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800db62:	b2c8      	uxtb	r0, r1
 800db64:	280e      	cmp	r0, #14
 800db66:	d93a      	bls.n	800dbde <_scanf_float+0xda>
 800db68:	f1b9 0f00 	cmp.w	r9, #0
 800db6c:	d003      	beq.n	800db76 <_scanf_float+0x72>
 800db6e:	6823      	ldr	r3, [r4, #0]
 800db70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800db74:	6023      	str	r3, [r4, #0]
 800db76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db7a:	f1ba 0f01 	cmp.w	sl, #1
 800db7e:	f200 8117 	bhi.w	800ddb0 <_scanf_float+0x2ac>
 800db82:	9b01      	ldr	r3, [sp, #4]
 800db84:	429e      	cmp	r6, r3
 800db86:	f200 8108 	bhi.w	800dd9a <_scanf_float+0x296>
 800db8a:	2001      	movs	r0, #1
 800db8c:	b007      	add	sp, #28
 800db8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db92:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800db96:	2a0d      	cmp	r2, #13
 800db98:	d8e6      	bhi.n	800db68 <_scanf_float+0x64>
 800db9a:	a101      	add	r1, pc, #4	@ (adr r1, 800dba0 <_scanf_float+0x9c>)
 800db9c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dba0:	0800dce7 	.word	0x0800dce7
 800dba4:	0800db69 	.word	0x0800db69
 800dba8:	0800db69 	.word	0x0800db69
 800dbac:	0800db69 	.word	0x0800db69
 800dbb0:	0800dd47 	.word	0x0800dd47
 800dbb4:	0800dd1f 	.word	0x0800dd1f
 800dbb8:	0800db69 	.word	0x0800db69
 800dbbc:	0800db69 	.word	0x0800db69
 800dbc0:	0800dcf5 	.word	0x0800dcf5
 800dbc4:	0800db69 	.word	0x0800db69
 800dbc8:	0800db69 	.word	0x0800db69
 800dbcc:	0800db69 	.word	0x0800db69
 800dbd0:	0800db69 	.word	0x0800db69
 800dbd4:	0800dcad 	.word	0x0800dcad
 800dbd8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800dbdc:	e7db      	b.n	800db96 <_scanf_float+0x92>
 800dbde:	290e      	cmp	r1, #14
 800dbe0:	d8c2      	bhi.n	800db68 <_scanf_float+0x64>
 800dbe2:	a001      	add	r0, pc, #4	@ (adr r0, 800dbe8 <_scanf_float+0xe4>)
 800dbe4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800dbe8:	0800dc9d 	.word	0x0800dc9d
 800dbec:	0800db69 	.word	0x0800db69
 800dbf0:	0800dc9d 	.word	0x0800dc9d
 800dbf4:	0800dd33 	.word	0x0800dd33
 800dbf8:	0800db69 	.word	0x0800db69
 800dbfc:	0800dc45 	.word	0x0800dc45
 800dc00:	0800dc83 	.word	0x0800dc83
 800dc04:	0800dc83 	.word	0x0800dc83
 800dc08:	0800dc83 	.word	0x0800dc83
 800dc0c:	0800dc83 	.word	0x0800dc83
 800dc10:	0800dc83 	.word	0x0800dc83
 800dc14:	0800dc83 	.word	0x0800dc83
 800dc18:	0800dc83 	.word	0x0800dc83
 800dc1c:	0800dc83 	.word	0x0800dc83
 800dc20:	0800dc83 	.word	0x0800dc83
 800dc24:	2b6e      	cmp	r3, #110	@ 0x6e
 800dc26:	d809      	bhi.n	800dc3c <_scanf_float+0x138>
 800dc28:	2b60      	cmp	r3, #96	@ 0x60
 800dc2a:	d8b2      	bhi.n	800db92 <_scanf_float+0x8e>
 800dc2c:	2b54      	cmp	r3, #84	@ 0x54
 800dc2e:	d07b      	beq.n	800dd28 <_scanf_float+0x224>
 800dc30:	2b59      	cmp	r3, #89	@ 0x59
 800dc32:	d199      	bne.n	800db68 <_scanf_float+0x64>
 800dc34:	2d07      	cmp	r5, #7
 800dc36:	d197      	bne.n	800db68 <_scanf_float+0x64>
 800dc38:	2508      	movs	r5, #8
 800dc3a:	e02c      	b.n	800dc96 <_scanf_float+0x192>
 800dc3c:	2b74      	cmp	r3, #116	@ 0x74
 800dc3e:	d073      	beq.n	800dd28 <_scanf_float+0x224>
 800dc40:	2b79      	cmp	r3, #121	@ 0x79
 800dc42:	e7f6      	b.n	800dc32 <_scanf_float+0x12e>
 800dc44:	6821      	ldr	r1, [r4, #0]
 800dc46:	05c8      	lsls	r0, r1, #23
 800dc48:	d51b      	bpl.n	800dc82 <_scanf_float+0x17e>
 800dc4a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800dc4e:	6021      	str	r1, [r4, #0]
 800dc50:	f109 0901 	add.w	r9, r9, #1
 800dc54:	f1bb 0f00 	cmp.w	fp, #0
 800dc58:	d003      	beq.n	800dc62 <_scanf_float+0x15e>
 800dc5a:	3201      	adds	r2, #1
 800dc5c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dc60:	60a2      	str	r2, [r4, #8]
 800dc62:	68a3      	ldr	r3, [r4, #8]
 800dc64:	3b01      	subs	r3, #1
 800dc66:	60a3      	str	r3, [r4, #8]
 800dc68:	6923      	ldr	r3, [r4, #16]
 800dc6a:	3301      	adds	r3, #1
 800dc6c:	6123      	str	r3, [r4, #16]
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	3b01      	subs	r3, #1
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	607b      	str	r3, [r7, #4]
 800dc76:	f340 8087 	ble.w	800dd88 <_scanf_float+0x284>
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	603b      	str	r3, [r7, #0]
 800dc80:	e765      	b.n	800db4e <_scanf_float+0x4a>
 800dc82:	eb1a 0105 	adds.w	r1, sl, r5
 800dc86:	f47f af6f 	bne.w	800db68 <_scanf_float+0x64>
 800dc8a:	6822      	ldr	r2, [r4, #0]
 800dc8c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800dc90:	6022      	str	r2, [r4, #0]
 800dc92:	460d      	mov	r5, r1
 800dc94:	468a      	mov	sl, r1
 800dc96:	f806 3b01 	strb.w	r3, [r6], #1
 800dc9a:	e7e2      	b.n	800dc62 <_scanf_float+0x15e>
 800dc9c:	6822      	ldr	r2, [r4, #0]
 800dc9e:	0610      	lsls	r0, r2, #24
 800dca0:	f57f af62 	bpl.w	800db68 <_scanf_float+0x64>
 800dca4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800dca8:	6022      	str	r2, [r4, #0]
 800dcaa:	e7f4      	b.n	800dc96 <_scanf_float+0x192>
 800dcac:	f1ba 0f00 	cmp.w	sl, #0
 800dcb0:	d10e      	bne.n	800dcd0 <_scanf_float+0x1cc>
 800dcb2:	f1b9 0f00 	cmp.w	r9, #0
 800dcb6:	d10e      	bne.n	800dcd6 <_scanf_float+0x1d2>
 800dcb8:	6822      	ldr	r2, [r4, #0]
 800dcba:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dcbe:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dcc2:	d108      	bne.n	800dcd6 <_scanf_float+0x1d2>
 800dcc4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dcc8:	6022      	str	r2, [r4, #0]
 800dcca:	f04f 0a01 	mov.w	sl, #1
 800dcce:	e7e2      	b.n	800dc96 <_scanf_float+0x192>
 800dcd0:	f1ba 0f02 	cmp.w	sl, #2
 800dcd4:	d055      	beq.n	800dd82 <_scanf_float+0x27e>
 800dcd6:	2d01      	cmp	r5, #1
 800dcd8:	d002      	beq.n	800dce0 <_scanf_float+0x1dc>
 800dcda:	2d04      	cmp	r5, #4
 800dcdc:	f47f af44 	bne.w	800db68 <_scanf_float+0x64>
 800dce0:	3501      	adds	r5, #1
 800dce2:	b2ed      	uxtb	r5, r5
 800dce4:	e7d7      	b.n	800dc96 <_scanf_float+0x192>
 800dce6:	f1ba 0f01 	cmp.w	sl, #1
 800dcea:	f47f af3d 	bne.w	800db68 <_scanf_float+0x64>
 800dcee:	f04f 0a02 	mov.w	sl, #2
 800dcf2:	e7d0      	b.n	800dc96 <_scanf_float+0x192>
 800dcf4:	b97d      	cbnz	r5, 800dd16 <_scanf_float+0x212>
 800dcf6:	f1b9 0f00 	cmp.w	r9, #0
 800dcfa:	f47f af38 	bne.w	800db6e <_scanf_float+0x6a>
 800dcfe:	6822      	ldr	r2, [r4, #0]
 800dd00:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800dd04:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800dd08:	f040 8108 	bne.w	800df1c <_scanf_float+0x418>
 800dd0c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dd10:	6022      	str	r2, [r4, #0]
 800dd12:	2501      	movs	r5, #1
 800dd14:	e7bf      	b.n	800dc96 <_scanf_float+0x192>
 800dd16:	2d03      	cmp	r5, #3
 800dd18:	d0e2      	beq.n	800dce0 <_scanf_float+0x1dc>
 800dd1a:	2d05      	cmp	r5, #5
 800dd1c:	e7de      	b.n	800dcdc <_scanf_float+0x1d8>
 800dd1e:	2d02      	cmp	r5, #2
 800dd20:	f47f af22 	bne.w	800db68 <_scanf_float+0x64>
 800dd24:	2503      	movs	r5, #3
 800dd26:	e7b6      	b.n	800dc96 <_scanf_float+0x192>
 800dd28:	2d06      	cmp	r5, #6
 800dd2a:	f47f af1d 	bne.w	800db68 <_scanf_float+0x64>
 800dd2e:	2507      	movs	r5, #7
 800dd30:	e7b1      	b.n	800dc96 <_scanf_float+0x192>
 800dd32:	6822      	ldr	r2, [r4, #0]
 800dd34:	0591      	lsls	r1, r2, #22
 800dd36:	f57f af17 	bpl.w	800db68 <_scanf_float+0x64>
 800dd3a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800dd3e:	6022      	str	r2, [r4, #0]
 800dd40:	f8cd 9008 	str.w	r9, [sp, #8]
 800dd44:	e7a7      	b.n	800dc96 <_scanf_float+0x192>
 800dd46:	6822      	ldr	r2, [r4, #0]
 800dd48:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800dd4c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800dd50:	d006      	beq.n	800dd60 <_scanf_float+0x25c>
 800dd52:	0550      	lsls	r0, r2, #21
 800dd54:	f57f af08 	bpl.w	800db68 <_scanf_float+0x64>
 800dd58:	f1b9 0f00 	cmp.w	r9, #0
 800dd5c:	f000 80de 	beq.w	800df1c <_scanf_float+0x418>
 800dd60:	0591      	lsls	r1, r2, #22
 800dd62:	bf58      	it	pl
 800dd64:	9902      	ldrpl	r1, [sp, #8]
 800dd66:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800dd6a:	bf58      	it	pl
 800dd6c:	eba9 0101 	subpl.w	r1, r9, r1
 800dd70:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800dd74:	bf58      	it	pl
 800dd76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dd7a:	6022      	str	r2, [r4, #0]
 800dd7c:	f04f 0900 	mov.w	r9, #0
 800dd80:	e789      	b.n	800dc96 <_scanf_float+0x192>
 800dd82:	f04f 0a03 	mov.w	sl, #3
 800dd86:	e786      	b.n	800dc96 <_scanf_float+0x192>
 800dd88:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dd8c:	4639      	mov	r1, r7
 800dd8e:	4640      	mov	r0, r8
 800dd90:	4798      	blx	r3
 800dd92:	2800      	cmp	r0, #0
 800dd94:	f43f aedb 	beq.w	800db4e <_scanf_float+0x4a>
 800dd98:	e6e6      	b.n	800db68 <_scanf_float+0x64>
 800dd9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dda2:	463a      	mov	r2, r7
 800dda4:	4640      	mov	r0, r8
 800dda6:	4798      	blx	r3
 800dda8:	6923      	ldr	r3, [r4, #16]
 800ddaa:	3b01      	subs	r3, #1
 800ddac:	6123      	str	r3, [r4, #16]
 800ddae:	e6e8      	b.n	800db82 <_scanf_float+0x7e>
 800ddb0:	1e6b      	subs	r3, r5, #1
 800ddb2:	2b06      	cmp	r3, #6
 800ddb4:	d824      	bhi.n	800de00 <_scanf_float+0x2fc>
 800ddb6:	2d02      	cmp	r5, #2
 800ddb8:	d836      	bhi.n	800de28 <_scanf_float+0x324>
 800ddba:	9b01      	ldr	r3, [sp, #4]
 800ddbc:	429e      	cmp	r6, r3
 800ddbe:	f67f aee4 	bls.w	800db8a <_scanf_float+0x86>
 800ddc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ddc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ddca:	463a      	mov	r2, r7
 800ddcc:	4640      	mov	r0, r8
 800ddce:	4798      	blx	r3
 800ddd0:	6923      	ldr	r3, [r4, #16]
 800ddd2:	3b01      	subs	r3, #1
 800ddd4:	6123      	str	r3, [r4, #16]
 800ddd6:	e7f0      	b.n	800ddba <_scanf_float+0x2b6>
 800ddd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dddc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800dde0:	463a      	mov	r2, r7
 800dde2:	4640      	mov	r0, r8
 800dde4:	4798      	blx	r3
 800dde6:	6923      	ldr	r3, [r4, #16]
 800dde8:	3b01      	subs	r3, #1
 800ddea:	6123      	str	r3, [r4, #16]
 800ddec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ddf0:	fa5f fa8a 	uxtb.w	sl, sl
 800ddf4:	f1ba 0f02 	cmp.w	sl, #2
 800ddf8:	d1ee      	bne.n	800ddd8 <_scanf_float+0x2d4>
 800ddfa:	3d03      	subs	r5, #3
 800ddfc:	b2ed      	uxtb	r5, r5
 800ddfe:	1b76      	subs	r6, r6, r5
 800de00:	6823      	ldr	r3, [r4, #0]
 800de02:	05da      	lsls	r2, r3, #23
 800de04:	d530      	bpl.n	800de68 <_scanf_float+0x364>
 800de06:	055b      	lsls	r3, r3, #21
 800de08:	d511      	bpl.n	800de2e <_scanf_float+0x32a>
 800de0a:	9b01      	ldr	r3, [sp, #4]
 800de0c:	429e      	cmp	r6, r3
 800de0e:	f67f aebc 	bls.w	800db8a <_scanf_float+0x86>
 800de12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800de16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800de1a:	463a      	mov	r2, r7
 800de1c:	4640      	mov	r0, r8
 800de1e:	4798      	blx	r3
 800de20:	6923      	ldr	r3, [r4, #16]
 800de22:	3b01      	subs	r3, #1
 800de24:	6123      	str	r3, [r4, #16]
 800de26:	e7f0      	b.n	800de0a <_scanf_float+0x306>
 800de28:	46aa      	mov	sl, r5
 800de2a:	46b3      	mov	fp, r6
 800de2c:	e7de      	b.n	800ddec <_scanf_float+0x2e8>
 800de2e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800de32:	6923      	ldr	r3, [r4, #16]
 800de34:	2965      	cmp	r1, #101	@ 0x65
 800de36:	f103 33ff 	add.w	r3, r3, #4294967295
 800de3a:	f106 35ff 	add.w	r5, r6, #4294967295
 800de3e:	6123      	str	r3, [r4, #16]
 800de40:	d00c      	beq.n	800de5c <_scanf_float+0x358>
 800de42:	2945      	cmp	r1, #69	@ 0x45
 800de44:	d00a      	beq.n	800de5c <_scanf_float+0x358>
 800de46:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800de4a:	463a      	mov	r2, r7
 800de4c:	4640      	mov	r0, r8
 800de4e:	4798      	blx	r3
 800de50:	6923      	ldr	r3, [r4, #16]
 800de52:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800de56:	3b01      	subs	r3, #1
 800de58:	1eb5      	subs	r5, r6, #2
 800de5a:	6123      	str	r3, [r4, #16]
 800de5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800de60:	463a      	mov	r2, r7
 800de62:	4640      	mov	r0, r8
 800de64:	4798      	blx	r3
 800de66:	462e      	mov	r6, r5
 800de68:	6822      	ldr	r2, [r4, #0]
 800de6a:	f012 0210 	ands.w	r2, r2, #16
 800de6e:	d001      	beq.n	800de74 <_scanf_float+0x370>
 800de70:	2000      	movs	r0, #0
 800de72:	e68b      	b.n	800db8c <_scanf_float+0x88>
 800de74:	7032      	strb	r2, [r6, #0]
 800de76:	6823      	ldr	r3, [r4, #0]
 800de78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800de7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800de80:	d11c      	bne.n	800debc <_scanf_float+0x3b8>
 800de82:	9b02      	ldr	r3, [sp, #8]
 800de84:	454b      	cmp	r3, r9
 800de86:	eba3 0209 	sub.w	r2, r3, r9
 800de8a:	d123      	bne.n	800ded4 <_scanf_float+0x3d0>
 800de8c:	9901      	ldr	r1, [sp, #4]
 800de8e:	2200      	movs	r2, #0
 800de90:	4640      	mov	r0, r8
 800de92:	f7ff f9cd 	bl	800d230 <_strtod_r>
 800de96:	9b03      	ldr	r3, [sp, #12]
 800de98:	6821      	ldr	r1, [r4, #0]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	f011 0f02 	tst.w	r1, #2
 800dea0:	ec57 6b10 	vmov	r6, r7, d0
 800dea4:	f103 0204 	add.w	r2, r3, #4
 800dea8:	d01f      	beq.n	800deea <_scanf_float+0x3e6>
 800deaa:	9903      	ldr	r1, [sp, #12]
 800deac:	600a      	str	r2, [r1, #0]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	e9c3 6700 	strd	r6, r7, [r3]
 800deb4:	68e3      	ldr	r3, [r4, #12]
 800deb6:	3301      	adds	r3, #1
 800deb8:	60e3      	str	r3, [r4, #12]
 800deba:	e7d9      	b.n	800de70 <_scanf_float+0x36c>
 800debc:	9b04      	ldr	r3, [sp, #16]
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d0e4      	beq.n	800de8c <_scanf_float+0x388>
 800dec2:	9905      	ldr	r1, [sp, #20]
 800dec4:	230a      	movs	r3, #10
 800dec6:	3101      	adds	r1, #1
 800dec8:	4640      	mov	r0, r8
 800deca:	f002 fa11 	bl	80102f0 <_strtol_r>
 800dece:	9b04      	ldr	r3, [sp, #16]
 800ded0:	9e05      	ldr	r6, [sp, #20]
 800ded2:	1ac2      	subs	r2, r0, r3
 800ded4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ded8:	429e      	cmp	r6, r3
 800deda:	bf28      	it	cs
 800dedc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800dee0:	4910      	ldr	r1, [pc, #64]	@ (800df24 <_scanf_float+0x420>)
 800dee2:	4630      	mov	r0, r6
 800dee4:	f000 f92a 	bl	800e13c <siprintf>
 800dee8:	e7d0      	b.n	800de8c <_scanf_float+0x388>
 800deea:	f011 0f04 	tst.w	r1, #4
 800deee:	9903      	ldr	r1, [sp, #12]
 800def0:	600a      	str	r2, [r1, #0]
 800def2:	d1dc      	bne.n	800deae <_scanf_float+0x3aa>
 800def4:	681d      	ldr	r5, [r3, #0]
 800def6:	4632      	mov	r2, r6
 800def8:	463b      	mov	r3, r7
 800defa:	4630      	mov	r0, r6
 800defc:	4639      	mov	r1, r7
 800defe:	f7f2 fe35 	bl	8000b6c <__aeabi_dcmpun>
 800df02:	b128      	cbz	r0, 800df10 <_scanf_float+0x40c>
 800df04:	4808      	ldr	r0, [pc, #32]	@ (800df28 <_scanf_float+0x424>)
 800df06:	f000 fa27 	bl	800e358 <nanf>
 800df0a:	ed85 0a00 	vstr	s0, [r5]
 800df0e:	e7d1      	b.n	800deb4 <_scanf_float+0x3b0>
 800df10:	4630      	mov	r0, r6
 800df12:	4639      	mov	r1, r7
 800df14:	f7f2 fe88 	bl	8000c28 <__aeabi_d2f>
 800df18:	6028      	str	r0, [r5, #0]
 800df1a:	e7cb      	b.n	800deb4 <_scanf_float+0x3b0>
 800df1c:	f04f 0900 	mov.w	r9, #0
 800df20:	e629      	b.n	800db76 <_scanf_float+0x72>
 800df22:	bf00      	nop
 800df24:	08011534 	.word	0x08011534
 800df28:	080118d5 	.word	0x080118d5

0800df2c <std>:
 800df2c:	2300      	movs	r3, #0
 800df2e:	b510      	push	{r4, lr}
 800df30:	4604      	mov	r4, r0
 800df32:	e9c0 3300 	strd	r3, r3, [r0]
 800df36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800df3a:	6083      	str	r3, [r0, #8]
 800df3c:	8181      	strh	r1, [r0, #12]
 800df3e:	6643      	str	r3, [r0, #100]	@ 0x64
 800df40:	81c2      	strh	r2, [r0, #14]
 800df42:	6183      	str	r3, [r0, #24]
 800df44:	4619      	mov	r1, r3
 800df46:	2208      	movs	r2, #8
 800df48:	305c      	adds	r0, #92	@ 0x5c
 800df4a:	f000 f95a 	bl	800e202 <memset>
 800df4e:	4b0d      	ldr	r3, [pc, #52]	@ (800df84 <std+0x58>)
 800df50:	6263      	str	r3, [r4, #36]	@ 0x24
 800df52:	4b0d      	ldr	r3, [pc, #52]	@ (800df88 <std+0x5c>)
 800df54:	62a3      	str	r3, [r4, #40]	@ 0x28
 800df56:	4b0d      	ldr	r3, [pc, #52]	@ (800df8c <std+0x60>)
 800df58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800df5a:	4b0d      	ldr	r3, [pc, #52]	@ (800df90 <std+0x64>)
 800df5c:	6323      	str	r3, [r4, #48]	@ 0x30
 800df5e:	4b0d      	ldr	r3, [pc, #52]	@ (800df94 <std+0x68>)
 800df60:	6224      	str	r4, [r4, #32]
 800df62:	429c      	cmp	r4, r3
 800df64:	d006      	beq.n	800df74 <std+0x48>
 800df66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800df6a:	4294      	cmp	r4, r2
 800df6c:	d002      	beq.n	800df74 <std+0x48>
 800df6e:	33d0      	adds	r3, #208	@ 0xd0
 800df70:	429c      	cmp	r4, r3
 800df72:	d105      	bne.n	800df80 <std+0x54>
 800df74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800df78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800df7c:	f000 b9d0 	b.w	800e320 <__retarget_lock_init_recursive>
 800df80:	bd10      	pop	{r4, pc}
 800df82:	bf00      	nop
 800df84:	0800e17d 	.word	0x0800e17d
 800df88:	0800e19f 	.word	0x0800e19f
 800df8c:	0800e1d7 	.word	0x0800e1d7
 800df90:	0800e1fb 	.word	0x0800e1fb
 800df94:	2000289c 	.word	0x2000289c

0800df98 <stdio_exit_handler>:
 800df98:	4a02      	ldr	r2, [pc, #8]	@ (800dfa4 <stdio_exit_handler+0xc>)
 800df9a:	4903      	ldr	r1, [pc, #12]	@ (800dfa8 <stdio_exit_handler+0x10>)
 800df9c:	4803      	ldr	r0, [pc, #12]	@ (800dfac <stdio_exit_handler+0x14>)
 800df9e:	f000 b869 	b.w	800e074 <_fwalk_sglue>
 800dfa2:	bf00      	nop
 800dfa4:	200000b8 	.word	0x200000b8
 800dfa8:	08010949 	.word	0x08010949
 800dfac:	20000234 	.word	0x20000234

0800dfb0 <cleanup_stdio>:
 800dfb0:	6841      	ldr	r1, [r0, #4]
 800dfb2:	4b0c      	ldr	r3, [pc, #48]	@ (800dfe4 <cleanup_stdio+0x34>)
 800dfb4:	4299      	cmp	r1, r3
 800dfb6:	b510      	push	{r4, lr}
 800dfb8:	4604      	mov	r4, r0
 800dfba:	d001      	beq.n	800dfc0 <cleanup_stdio+0x10>
 800dfbc:	f002 fcc4 	bl	8010948 <_fflush_r>
 800dfc0:	68a1      	ldr	r1, [r4, #8]
 800dfc2:	4b09      	ldr	r3, [pc, #36]	@ (800dfe8 <cleanup_stdio+0x38>)
 800dfc4:	4299      	cmp	r1, r3
 800dfc6:	d002      	beq.n	800dfce <cleanup_stdio+0x1e>
 800dfc8:	4620      	mov	r0, r4
 800dfca:	f002 fcbd 	bl	8010948 <_fflush_r>
 800dfce:	68e1      	ldr	r1, [r4, #12]
 800dfd0:	4b06      	ldr	r3, [pc, #24]	@ (800dfec <cleanup_stdio+0x3c>)
 800dfd2:	4299      	cmp	r1, r3
 800dfd4:	d004      	beq.n	800dfe0 <cleanup_stdio+0x30>
 800dfd6:	4620      	mov	r0, r4
 800dfd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dfdc:	f002 bcb4 	b.w	8010948 <_fflush_r>
 800dfe0:	bd10      	pop	{r4, pc}
 800dfe2:	bf00      	nop
 800dfe4:	2000289c 	.word	0x2000289c
 800dfe8:	20002904 	.word	0x20002904
 800dfec:	2000296c 	.word	0x2000296c

0800dff0 <global_stdio_init.part.0>:
 800dff0:	b510      	push	{r4, lr}
 800dff2:	4b0b      	ldr	r3, [pc, #44]	@ (800e020 <global_stdio_init.part.0+0x30>)
 800dff4:	4c0b      	ldr	r4, [pc, #44]	@ (800e024 <global_stdio_init.part.0+0x34>)
 800dff6:	4a0c      	ldr	r2, [pc, #48]	@ (800e028 <global_stdio_init.part.0+0x38>)
 800dff8:	601a      	str	r2, [r3, #0]
 800dffa:	4620      	mov	r0, r4
 800dffc:	2200      	movs	r2, #0
 800dffe:	2104      	movs	r1, #4
 800e000:	f7ff ff94 	bl	800df2c <std>
 800e004:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e008:	2201      	movs	r2, #1
 800e00a:	2109      	movs	r1, #9
 800e00c:	f7ff ff8e 	bl	800df2c <std>
 800e010:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e014:	2202      	movs	r2, #2
 800e016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e01a:	2112      	movs	r1, #18
 800e01c:	f7ff bf86 	b.w	800df2c <std>
 800e020:	200029d4 	.word	0x200029d4
 800e024:	2000289c 	.word	0x2000289c
 800e028:	0800df99 	.word	0x0800df99

0800e02c <__sfp_lock_acquire>:
 800e02c:	4801      	ldr	r0, [pc, #4]	@ (800e034 <__sfp_lock_acquire+0x8>)
 800e02e:	f000 b978 	b.w	800e322 <__retarget_lock_acquire_recursive>
 800e032:	bf00      	nop
 800e034:	200029dd 	.word	0x200029dd

0800e038 <__sfp_lock_release>:
 800e038:	4801      	ldr	r0, [pc, #4]	@ (800e040 <__sfp_lock_release+0x8>)
 800e03a:	f000 b973 	b.w	800e324 <__retarget_lock_release_recursive>
 800e03e:	bf00      	nop
 800e040:	200029dd 	.word	0x200029dd

0800e044 <__sinit>:
 800e044:	b510      	push	{r4, lr}
 800e046:	4604      	mov	r4, r0
 800e048:	f7ff fff0 	bl	800e02c <__sfp_lock_acquire>
 800e04c:	6a23      	ldr	r3, [r4, #32]
 800e04e:	b11b      	cbz	r3, 800e058 <__sinit+0x14>
 800e050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e054:	f7ff bff0 	b.w	800e038 <__sfp_lock_release>
 800e058:	4b04      	ldr	r3, [pc, #16]	@ (800e06c <__sinit+0x28>)
 800e05a:	6223      	str	r3, [r4, #32]
 800e05c:	4b04      	ldr	r3, [pc, #16]	@ (800e070 <__sinit+0x2c>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	2b00      	cmp	r3, #0
 800e062:	d1f5      	bne.n	800e050 <__sinit+0xc>
 800e064:	f7ff ffc4 	bl	800dff0 <global_stdio_init.part.0>
 800e068:	e7f2      	b.n	800e050 <__sinit+0xc>
 800e06a:	bf00      	nop
 800e06c:	0800dfb1 	.word	0x0800dfb1
 800e070:	200029d4 	.word	0x200029d4

0800e074 <_fwalk_sglue>:
 800e074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e078:	4607      	mov	r7, r0
 800e07a:	4688      	mov	r8, r1
 800e07c:	4614      	mov	r4, r2
 800e07e:	2600      	movs	r6, #0
 800e080:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e084:	f1b9 0901 	subs.w	r9, r9, #1
 800e088:	d505      	bpl.n	800e096 <_fwalk_sglue+0x22>
 800e08a:	6824      	ldr	r4, [r4, #0]
 800e08c:	2c00      	cmp	r4, #0
 800e08e:	d1f7      	bne.n	800e080 <_fwalk_sglue+0xc>
 800e090:	4630      	mov	r0, r6
 800e092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e096:	89ab      	ldrh	r3, [r5, #12]
 800e098:	2b01      	cmp	r3, #1
 800e09a:	d907      	bls.n	800e0ac <_fwalk_sglue+0x38>
 800e09c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e0a0:	3301      	adds	r3, #1
 800e0a2:	d003      	beq.n	800e0ac <_fwalk_sglue+0x38>
 800e0a4:	4629      	mov	r1, r5
 800e0a6:	4638      	mov	r0, r7
 800e0a8:	47c0      	blx	r8
 800e0aa:	4306      	orrs	r6, r0
 800e0ac:	3568      	adds	r5, #104	@ 0x68
 800e0ae:	e7e9      	b.n	800e084 <_fwalk_sglue+0x10>

0800e0b0 <iprintf>:
 800e0b0:	b40f      	push	{r0, r1, r2, r3}
 800e0b2:	b507      	push	{r0, r1, r2, lr}
 800e0b4:	4906      	ldr	r1, [pc, #24]	@ (800e0d0 <iprintf+0x20>)
 800e0b6:	ab04      	add	r3, sp, #16
 800e0b8:	6808      	ldr	r0, [r1, #0]
 800e0ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0be:	6881      	ldr	r1, [r0, #8]
 800e0c0:	9301      	str	r3, [sp, #4]
 800e0c2:	f002 faa5 	bl	8010610 <_vfiprintf_r>
 800e0c6:	b003      	add	sp, #12
 800e0c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0cc:	b004      	add	sp, #16
 800e0ce:	4770      	bx	lr
 800e0d0:	20000230 	.word	0x20000230

0800e0d4 <sniprintf>:
 800e0d4:	b40c      	push	{r2, r3}
 800e0d6:	b530      	push	{r4, r5, lr}
 800e0d8:	4b17      	ldr	r3, [pc, #92]	@ (800e138 <sniprintf+0x64>)
 800e0da:	1e0c      	subs	r4, r1, #0
 800e0dc:	681d      	ldr	r5, [r3, #0]
 800e0de:	b09d      	sub	sp, #116	@ 0x74
 800e0e0:	da08      	bge.n	800e0f4 <sniprintf+0x20>
 800e0e2:	238b      	movs	r3, #139	@ 0x8b
 800e0e4:	602b      	str	r3, [r5, #0]
 800e0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ea:	b01d      	add	sp, #116	@ 0x74
 800e0ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0f0:	b002      	add	sp, #8
 800e0f2:	4770      	bx	lr
 800e0f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e0f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e0fc:	bf14      	ite	ne
 800e0fe:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e102:	4623      	moveq	r3, r4
 800e104:	9304      	str	r3, [sp, #16]
 800e106:	9307      	str	r3, [sp, #28]
 800e108:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e10c:	9002      	str	r0, [sp, #8]
 800e10e:	9006      	str	r0, [sp, #24]
 800e110:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e114:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e116:	ab21      	add	r3, sp, #132	@ 0x84
 800e118:	a902      	add	r1, sp, #8
 800e11a:	4628      	mov	r0, r5
 800e11c:	9301      	str	r3, [sp, #4]
 800e11e:	f002 f951 	bl	80103c4 <_svfiprintf_r>
 800e122:	1c43      	adds	r3, r0, #1
 800e124:	bfbc      	itt	lt
 800e126:	238b      	movlt	r3, #139	@ 0x8b
 800e128:	602b      	strlt	r3, [r5, #0]
 800e12a:	2c00      	cmp	r4, #0
 800e12c:	d0dd      	beq.n	800e0ea <sniprintf+0x16>
 800e12e:	9b02      	ldr	r3, [sp, #8]
 800e130:	2200      	movs	r2, #0
 800e132:	701a      	strb	r2, [r3, #0]
 800e134:	e7d9      	b.n	800e0ea <sniprintf+0x16>
 800e136:	bf00      	nop
 800e138:	20000230 	.word	0x20000230

0800e13c <siprintf>:
 800e13c:	b40e      	push	{r1, r2, r3}
 800e13e:	b500      	push	{lr}
 800e140:	b09c      	sub	sp, #112	@ 0x70
 800e142:	ab1d      	add	r3, sp, #116	@ 0x74
 800e144:	9002      	str	r0, [sp, #8]
 800e146:	9006      	str	r0, [sp, #24]
 800e148:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e14c:	4809      	ldr	r0, [pc, #36]	@ (800e174 <siprintf+0x38>)
 800e14e:	9107      	str	r1, [sp, #28]
 800e150:	9104      	str	r1, [sp, #16]
 800e152:	4909      	ldr	r1, [pc, #36]	@ (800e178 <siprintf+0x3c>)
 800e154:	f853 2b04 	ldr.w	r2, [r3], #4
 800e158:	9105      	str	r1, [sp, #20]
 800e15a:	6800      	ldr	r0, [r0, #0]
 800e15c:	9301      	str	r3, [sp, #4]
 800e15e:	a902      	add	r1, sp, #8
 800e160:	f002 f930 	bl	80103c4 <_svfiprintf_r>
 800e164:	9b02      	ldr	r3, [sp, #8]
 800e166:	2200      	movs	r2, #0
 800e168:	701a      	strb	r2, [r3, #0]
 800e16a:	b01c      	add	sp, #112	@ 0x70
 800e16c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e170:	b003      	add	sp, #12
 800e172:	4770      	bx	lr
 800e174:	20000230 	.word	0x20000230
 800e178:	ffff0208 	.word	0xffff0208

0800e17c <__sread>:
 800e17c:	b510      	push	{r4, lr}
 800e17e:	460c      	mov	r4, r1
 800e180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e184:	f000 f87e 	bl	800e284 <_read_r>
 800e188:	2800      	cmp	r0, #0
 800e18a:	bfab      	itete	ge
 800e18c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e18e:	89a3      	ldrhlt	r3, [r4, #12]
 800e190:	181b      	addge	r3, r3, r0
 800e192:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e196:	bfac      	ite	ge
 800e198:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e19a:	81a3      	strhlt	r3, [r4, #12]
 800e19c:	bd10      	pop	{r4, pc}

0800e19e <__swrite>:
 800e19e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1a2:	461f      	mov	r7, r3
 800e1a4:	898b      	ldrh	r3, [r1, #12]
 800e1a6:	05db      	lsls	r3, r3, #23
 800e1a8:	4605      	mov	r5, r0
 800e1aa:	460c      	mov	r4, r1
 800e1ac:	4616      	mov	r6, r2
 800e1ae:	d505      	bpl.n	800e1bc <__swrite+0x1e>
 800e1b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1b4:	2302      	movs	r3, #2
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f000 f852 	bl	800e260 <_lseek_r>
 800e1bc:	89a3      	ldrh	r3, [r4, #12]
 800e1be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e1c6:	81a3      	strh	r3, [r4, #12]
 800e1c8:	4632      	mov	r2, r6
 800e1ca:	463b      	mov	r3, r7
 800e1cc:	4628      	mov	r0, r5
 800e1ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e1d2:	f000 b869 	b.w	800e2a8 <_write_r>

0800e1d6 <__sseek>:
 800e1d6:	b510      	push	{r4, lr}
 800e1d8:	460c      	mov	r4, r1
 800e1da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1de:	f000 f83f 	bl	800e260 <_lseek_r>
 800e1e2:	1c43      	adds	r3, r0, #1
 800e1e4:	89a3      	ldrh	r3, [r4, #12]
 800e1e6:	bf15      	itete	ne
 800e1e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e1ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e1ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e1f2:	81a3      	strheq	r3, [r4, #12]
 800e1f4:	bf18      	it	ne
 800e1f6:	81a3      	strhne	r3, [r4, #12]
 800e1f8:	bd10      	pop	{r4, pc}

0800e1fa <__sclose>:
 800e1fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1fe:	f000 b81f 	b.w	800e240 <_close_r>

0800e202 <memset>:
 800e202:	4402      	add	r2, r0
 800e204:	4603      	mov	r3, r0
 800e206:	4293      	cmp	r3, r2
 800e208:	d100      	bne.n	800e20c <memset+0xa>
 800e20a:	4770      	bx	lr
 800e20c:	f803 1b01 	strb.w	r1, [r3], #1
 800e210:	e7f9      	b.n	800e206 <memset+0x4>

0800e212 <strncmp>:
 800e212:	b510      	push	{r4, lr}
 800e214:	b16a      	cbz	r2, 800e232 <strncmp+0x20>
 800e216:	3901      	subs	r1, #1
 800e218:	1884      	adds	r4, r0, r2
 800e21a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e21e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e222:	429a      	cmp	r2, r3
 800e224:	d103      	bne.n	800e22e <strncmp+0x1c>
 800e226:	42a0      	cmp	r0, r4
 800e228:	d001      	beq.n	800e22e <strncmp+0x1c>
 800e22a:	2a00      	cmp	r2, #0
 800e22c:	d1f5      	bne.n	800e21a <strncmp+0x8>
 800e22e:	1ad0      	subs	r0, r2, r3
 800e230:	bd10      	pop	{r4, pc}
 800e232:	4610      	mov	r0, r2
 800e234:	e7fc      	b.n	800e230 <strncmp+0x1e>
	...

0800e238 <_localeconv_r>:
 800e238:	4800      	ldr	r0, [pc, #0]	@ (800e23c <_localeconv_r+0x4>)
 800e23a:	4770      	bx	lr
 800e23c:	200001b4 	.word	0x200001b4

0800e240 <_close_r>:
 800e240:	b538      	push	{r3, r4, r5, lr}
 800e242:	4d06      	ldr	r5, [pc, #24]	@ (800e25c <_close_r+0x1c>)
 800e244:	2300      	movs	r3, #0
 800e246:	4604      	mov	r4, r0
 800e248:	4608      	mov	r0, r1
 800e24a:	602b      	str	r3, [r5, #0]
 800e24c:	f7f5 febe 	bl	8003fcc <_close>
 800e250:	1c43      	adds	r3, r0, #1
 800e252:	d102      	bne.n	800e25a <_close_r+0x1a>
 800e254:	682b      	ldr	r3, [r5, #0]
 800e256:	b103      	cbz	r3, 800e25a <_close_r+0x1a>
 800e258:	6023      	str	r3, [r4, #0]
 800e25a:	bd38      	pop	{r3, r4, r5, pc}
 800e25c:	200029d8 	.word	0x200029d8

0800e260 <_lseek_r>:
 800e260:	b538      	push	{r3, r4, r5, lr}
 800e262:	4d07      	ldr	r5, [pc, #28]	@ (800e280 <_lseek_r+0x20>)
 800e264:	4604      	mov	r4, r0
 800e266:	4608      	mov	r0, r1
 800e268:	4611      	mov	r1, r2
 800e26a:	2200      	movs	r2, #0
 800e26c:	602a      	str	r2, [r5, #0]
 800e26e:	461a      	mov	r2, r3
 800e270:	f7f5 fed3 	bl	800401a <_lseek>
 800e274:	1c43      	adds	r3, r0, #1
 800e276:	d102      	bne.n	800e27e <_lseek_r+0x1e>
 800e278:	682b      	ldr	r3, [r5, #0]
 800e27a:	b103      	cbz	r3, 800e27e <_lseek_r+0x1e>
 800e27c:	6023      	str	r3, [r4, #0]
 800e27e:	bd38      	pop	{r3, r4, r5, pc}
 800e280:	200029d8 	.word	0x200029d8

0800e284 <_read_r>:
 800e284:	b538      	push	{r3, r4, r5, lr}
 800e286:	4d07      	ldr	r5, [pc, #28]	@ (800e2a4 <_read_r+0x20>)
 800e288:	4604      	mov	r4, r0
 800e28a:	4608      	mov	r0, r1
 800e28c:	4611      	mov	r1, r2
 800e28e:	2200      	movs	r2, #0
 800e290:	602a      	str	r2, [r5, #0]
 800e292:	461a      	mov	r2, r3
 800e294:	f7f5 fe7d 	bl	8003f92 <_read>
 800e298:	1c43      	adds	r3, r0, #1
 800e29a:	d102      	bne.n	800e2a2 <_read_r+0x1e>
 800e29c:	682b      	ldr	r3, [r5, #0]
 800e29e:	b103      	cbz	r3, 800e2a2 <_read_r+0x1e>
 800e2a0:	6023      	str	r3, [r4, #0]
 800e2a2:	bd38      	pop	{r3, r4, r5, pc}
 800e2a4:	200029d8 	.word	0x200029d8

0800e2a8 <_write_r>:
 800e2a8:	b538      	push	{r3, r4, r5, lr}
 800e2aa:	4d07      	ldr	r5, [pc, #28]	@ (800e2c8 <_write_r+0x20>)
 800e2ac:	4604      	mov	r4, r0
 800e2ae:	4608      	mov	r0, r1
 800e2b0:	4611      	mov	r1, r2
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	602a      	str	r2, [r5, #0]
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	f7f5 f88c 	bl	80033d4 <_write>
 800e2bc:	1c43      	adds	r3, r0, #1
 800e2be:	d102      	bne.n	800e2c6 <_write_r+0x1e>
 800e2c0:	682b      	ldr	r3, [r5, #0]
 800e2c2:	b103      	cbz	r3, 800e2c6 <_write_r+0x1e>
 800e2c4:	6023      	str	r3, [r4, #0]
 800e2c6:	bd38      	pop	{r3, r4, r5, pc}
 800e2c8:	200029d8 	.word	0x200029d8

0800e2cc <__errno>:
 800e2cc:	4b01      	ldr	r3, [pc, #4]	@ (800e2d4 <__errno+0x8>)
 800e2ce:	6818      	ldr	r0, [r3, #0]
 800e2d0:	4770      	bx	lr
 800e2d2:	bf00      	nop
 800e2d4:	20000230 	.word	0x20000230

0800e2d8 <__libc_init_array>:
 800e2d8:	b570      	push	{r4, r5, r6, lr}
 800e2da:	4d0d      	ldr	r5, [pc, #52]	@ (800e310 <__libc_init_array+0x38>)
 800e2dc:	4c0d      	ldr	r4, [pc, #52]	@ (800e314 <__libc_init_array+0x3c>)
 800e2de:	1b64      	subs	r4, r4, r5
 800e2e0:	10a4      	asrs	r4, r4, #2
 800e2e2:	2600      	movs	r6, #0
 800e2e4:	42a6      	cmp	r6, r4
 800e2e6:	d109      	bne.n	800e2fc <__libc_init_array+0x24>
 800e2e8:	4d0b      	ldr	r5, [pc, #44]	@ (800e318 <__libc_init_array+0x40>)
 800e2ea:	4c0c      	ldr	r4, [pc, #48]	@ (800e31c <__libc_init_array+0x44>)
 800e2ec:	f002 fdb2 	bl	8010e54 <_init>
 800e2f0:	1b64      	subs	r4, r4, r5
 800e2f2:	10a4      	asrs	r4, r4, #2
 800e2f4:	2600      	movs	r6, #0
 800e2f6:	42a6      	cmp	r6, r4
 800e2f8:	d105      	bne.n	800e306 <__libc_init_array+0x2e>
 800e2fa:	bd70      	pop	{r4, r5, r6, pc}
 800e2fc:	f855 3b04 	ldr.w	r3, [r5], #4
 800e300:	4798      	blx	r3
 800e302:	3601      	adds	r6, #1
 800e304:	e7ee      	b.n	800e2e4 <__libc_init_array+0xc>
 800e306:	f855 3b04 	ldr.w	r3, [r5], #4
 800e30a:	4798      	blx	r3
 800e30c:	3601      	adds	r6, #1
 800e30e:	e7f2      	b.n	800e2f6 <__libc_init_array+0x1e>
 800e310:	080118e0 	.word	0x080118e0
 800e314:	080118e0 	.word	0x080118e0
 800e318:	080118e0 	.word	0x080118e0
 800e31c:	080118e4 	.word	0x080118e4

0800e320 <__retarget_lock_init_recursive>:
 800e320:	4770      	bx	lr

0800e322 <__retarget_lock_acquire_recursive>:
 800e322:	4770      	bx	lr

0800e324 <__retarget_lock_release_recursive>:
 800e324:	4770      	bx	lr

0800e326 <memcpy>:
 800e326:	440a      	add	r2, r1
 800e328:	4291      	cmp	r1, r2
 800e32a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e32e:	d100      	bne.n	800e332 <memcpy+0xc>
 800e330:	4770      	bx	lr
 800e332:	b510      	push	{r4, lr}
 800e334:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e338:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e33c:	4291      	cmp	r1, r2
 800e33e:	d1f9      	bne.n	800e334 <memcpy+0xe>
 800e340:	bd10      	pop	{r4, pc}
 800e342:	0000      	movs	r0, r0
 800e344:	0000      	movs	r0, r0
	...

0800e348 <nan>:
 800e348:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e350 <nan+0x8>
 800e34c:	4770      	bx	lr
 800e34e:	bf00      	nop
 800e350:	00000000 	.word	0x00000000
 800e354:	7ff80000 	.word	0x7ff80000

0800e358 <nanf>:
 800e358:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e360 <nanf+0x8>
 800e35c:	4770      	bx	lr
 800e35e:	bf00      	nop
 800e360:	7fc00000 	.word	0x7fc00000

0800e364 <quorem>:
 800e364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e368:	6903      	ldr	r3, [r0, #16]
 800e36a:	690c      	ldr	r4, [r1, #16]
 800e36c:	42a3      	cmp	r3, r4
 800e36e:	4607      	mov	r7, r0
 800e370:	db7e      	blt.n	800e470 <quorem+0x10c>
 800e372:	3c01      	subs	r4, #1
 800e374:	f101 0814 	add.w	r8, r1, #20
 800e378:	00a3      	lsls	r3, r4, #2
 800e37a:	f100 0514 	add.w	r5, r0, #20
 800e37e:	9300      	str	r3, [sp, #0]
 800e380:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e384:	9301      	str	r3, [sp, #4]
 800e386:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e38a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e38e:	3301      	adds	r3, #1
 800e390:	429a      	cmp	r2, r3
 800e392:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e396:	fbb2 f6f3 	udiv	r6, r2, r3
 800e39a:	d32e      	bcc.n	800e3fa <quorem+0x96>
 800e39c:	f04f 0a00 	mov.w	sl, #0
 800e3a0:	46c4      	mov	ip, r8
 800e3a2:	46ae      	mov	lr, r5
 800e3a4:	46d3      	mov	fp, sl
 800e3a6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e3aa:	b298      	uxth	r0, r3
 800e3ac:	fb06 a000 	mla	r0, r6, r0, sl
 800e3b0:	0c02      	lsrs	r2, r0, #16
 800e3b2:	0c1b      	lsrs	r3, r3, #16
 800e3b4:	fb06 2303 	mla	r3, r6, r3, r2
 800e3b8:	f8de 2000 	ldr.w	r2, [lr]
 800e3bc:	b280      	uxth	r0, r0
 800e3be:	b292      	uxth	r2, r2
 800e3c0:	1a12      	subs	r2, r2, r0
 800e3c2:	445a      	add	r2, fp
 800e3c4:	f8de 0000 	ldr.w	r0, [lr]
 800e3c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e3cc:	b29b      	uxth	r3, r3
 800e3ce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e3d2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e3d6:	b292      	uxth	r2, r2
 800e3d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e3dc:	45e1      	cmp	r9, ip
 800e3de:	f84e 2b04 	str.w	r2, [lr], #4
 800e3e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e3e6:	d2de      	bcs.n	800e3a6 <quorem+0x42>
 800e3e8:	9b00      	ldr	r3, [sp, #0]
 800e3ea:	58eb      	ldr	r3, [r5, r3]
 800e3ec:	b92b      	cbnz	r3, 800e3fa <quorem+0x96>
 800e3ee:	9b01      	ldr	r3, [sp, #4]
 800e3f0:	3b04      	subs	r3, #4
 800e3f2:	429d      	cmp	r5, r3
 800e3f4:	461a      	mov	r2, r3
 800e3f6:	d32f      	bcc.n	800e458 <quorem+0xf4>
 800e3f8:	613c      	str	r4, [r7, #16]
 800e3fa:	4638      	mov	r0, r7
 800e3fc:	f001 fd10 	bl	800fe20 <__mcmp>
 800e400:	2800      	cmp	r0, #0
 800e402:	db25      	blt.n	800e450 <quorem+0xec>
 800e404:	4629      	mov	r1, r5
 800e406:	2000      	movs	r0, #0
 800e408:	f858 2b04 	ldr.w	r2, [r8], #4
 800e40c:	f8d1 c000 	ldr.w	ip, [r1]
 800e410:	fa1f fe82 	uxth.w	lr, r2
 800e414:	fa1f f38c 	uxth.w	r3, ip
 800e418:	eba3 030e 	sub.w	r3, r3, lr
 800e41c:	4403      	add	r3, r0
 800e41e:	0c12      	lsrs	r2, r2, #16
 800e420:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e424:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e428:	b29b      	uxth	r3, r3
 800e42a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e42e:	45c1      	cmp	r9, r8
 800e430:	f841 3b04 	str.w	r3, [r1], #4
 800e434:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e438:	d2e6      	bcs.n	800e408 <quorem+0xa4>
 800e43a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e43e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e442:	b922      	cbnz	r2, 800e44e <quorem+0xea>
 800e444:	3b04      	subs	r3, #4
 800e446:	429d      	cmp	r5, r3
 800e448:	461a      	mov	r2, r3
 800e44a:	d30b      	bcc.n	800e464 <quorem+0x100>
 800e44c:	613c      	str	r4, [r7, #16]
 800e44e:	3601      	adds	r6, #1
 800e450:	4630      	mov	r0, r6
 800e452:	b003      	add	sp, #12
 800e454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e458:	6812      	ldr	r2, [r2, #0]
 800e45a:	3b04      	subs	r3, #4
 800e45c:	2a00      	cmp	r2, #0
 800e45e:	d1cb      	bne.n	800e3f8 <quorem+0x94>
 800e460:	3c01      	subs	r4, #1
 800e462:	e7c6      	b.n	800e3f2 <quorem+0x8e>
 800e464:	6812      	ldr	r2, [r2, #0]
 800e466:	3b04      	subs	r3, #4
 800e468:	2a00      	cmp	r2, #0
 800e46a:	d1ef      	bne.n	800e44c <quorem+0xe8>
 800e46c:	3c01      	subs	r4, #1
 800e46e:	e7ea      	b.n	800e446 <quorem+0xe2>
 800e470:	2000      	movs	r0, #0
 800e472:	e7ee      	b.n	800e452 <quorem+0xee>
 800e474:	0000      	movs	r0, r0
	...

0800e478 <_dtoa_r>:
 800e478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e47c:	69c7      	ldr	r7, [r0, #28]
 800e47e:	b099      	sub	sp, #100	@ 0x64
 800e480:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e484:	ec55 4b10 	vmov	r4, r5, d0
 800e488:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e48a:	9109      	str	r1, [sp, #36]	@ 0x24
 800e48c:	4683      	mov	fp, r0
 800e48e:	920e      	str	r2, [sp, #56]	@ 0x38
 800e490:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e492:	b97f      	cbnz	r7, 800e4b4 <_dtoa_r+0x3c>
 800e494:	2010      	movs	r0, #16
 800e496:	f001 f937 	bl	800f708 <malloc>
 800e49a:	4602      	mov	r2, r0
 800e49c:	f8cb 001c 	str.w	r0, [fp, #28]
 800e4a0:	b920      	cbnz	r0, 800e4ac <_dtoa_r+0x34>
 800e4a2:	4ba7      	ldr	r3, [pc, #668]	@ (800e740 <_dtoa_r+0x2c8>)
 800e4a4:	21ef      	movs	r1, #239	@ 0xef
 800e4a6:	48a7      	ldr	r0, [pc, #668]	@ (800e744 <_dtoa_r+0x2cc>)
 800e4a8:	f002 fb34 	bl	8010b14 <__assert_func>
 800e4ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e4b0:	6007      	str	r7, [r0, #0]
 800e4b2:	60c7      	str	r7, [r0, #12]
 800e4b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e4b8:	6819      	ldr	r1, [r3, #0]
 800e4ba:	b159      	cbz	r1, 800e4d4 <_dtoa_r+0x5c>
 800e4bc:	685a      	ldr	r2, [r3, #4]
 800e4be:	604a      	str	r2, [r1, #4]
 800e4c0:	2301      	movs	r3, #1
 800e4c2:	4093      	lsls	r3, r2
 800e4c4:	608b      	str	r3, [r1, #8]
 800e4c6:	4658      	mov	r0, fp
 800e4c8:	f001 fa26 	bl	800f918 <_Bfree>
 800e4cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	601a      	str	r2, [r3, #0]
 800e4d4:	1e2b      	subs	r3, r5, #0
 800e4d6:	bfb9      	ittee	lt
 800e4d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e4dc:	9303      	strlt	r3, [sp, #12]
 800e4de:	2300      	movge	r3, #0
 800e4e0:	6033      	strge	r3, [r6, #0]
 800e4e2:	9f03      	ldr	r7, [sp, #12]
 800e4e4:	4b98      	ldr	r3, [pc, #608]	@ (800e748 <_dtoa_r+0x2d0>)
 800e4e6:	bfbc      	itt	lt
 800e4e8:	2201      	movlt	r2, #1
 800e4ea:	6032      	strlt	r2, [r6, #0]
 800e4ec:	43bb      	bics	r3, r7
 800e4ee:	d112      	bne.n	800e516 <_dtoa_r+0x9e>
 800e4f0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e4f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e4f6:	6013      	str	r3, [r2, #0]
 800e4f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e4fc:	4323      	orrs	r3, r4
 800e4fe:	f000 854d 	beq.w	800ef9c <_dtoa_r+0xb24>
 800e502:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e504:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e75c <_dtoa_r+0x2e4>
 800e508:	2b00      	cmp	r3, #0
 800e50a:	f000 854f 	beq.w	800efac <_dtoa_r+0xb34>
 800e50e:	f10a 0303 	add.w	r3, sl, #3
 800e512:	f000 bd49 	b.w	800efa8 <_dtoa_r+0xb30>
 800e516:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e51a:	2200      	movs	r2, #0
 800e51c:	ec51 0b17 	vmov	r0, r1, d7
 800e520:	2300      	movs	r3, #0
 800e522:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e526:	f7f2 faef 	bl	8000b08 <__aeabi_dcmpeq>
 800e52a:	4680      	mov	r8, r0
 800e52c:	b158      	cbz	r0, 800e546 <_dtoa_r+0xce>
 800e52e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e530:	2301      	movs	r3, #1
 800e532:	6013      	str	r3, [r2, #0]
 800e534:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e536:	b113      	cbz	r3, 800e53e <_dtoa_r+0xc6>
 800e538:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e53a:	4b84      	ldr	r3, [pc, #528]	@ (800e74c <_dtoa_r+0x2d4>)
 800e53c:	6013      	str	r3, [r2, #0]
 800e53e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800e760 <_dtoa_r+0x2e8>
 800e542:	f000 bd33 	b.w	800efac <_dtoa_r+0xb34>
 800e546:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e54a:	aa16      	add	r2, sp, #88	@ 0x58
 800e54c:	a917      	add	r1, sp, #92	@ 0x5c
 800e54e:	4658      	mov	r0, fp
 800e550:	f001 fd86 	bl	8010060 <__d2b>
 800e554:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e558:	4681      	mov	r9, r0
 800e55a:	2e00      	cmp	r6, #0
 800e55c:	d077      	beq.n	800e64e <_dtoa_r+0x1d6>
 800e55e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e560:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e564:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e568:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e56c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e570:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e574:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e578:	4619      	mov	r1, r3
 800e57a:	2200      	movs	r2, #0
 800e57c:	4b74      	ldr	r3, [pc, #464]	@ (800e750 <_dtoa_r+0x2d8>)
 800e57e:	f7f1 fea3 	bl	80002c8 <__aeabi_dsub>
 800e582:	a369      	add	r3, pc, #420	@ (adr r3, 800e728 <_dtoa_r+0x2b0>)
 800e584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e588:	f7f2 f856 	bl	8000638 <__aeabi_dmul>
 800e58c:	a368      	add	r3, pc, #416	@ (adr r3, 800e730 <_dtoa_r+0x2b8>)
 800e58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e592:	f7f1 fe9b 	bl	80002cc <__adddf3>
 800e596:	4604      	mov	r4, r0
 800e598:	4630      	mov	r0, r6
 800e59a:	460d      	mov	r5, r1
 800e59c:	f7f1 ffe2 	bl	8000564 <__aeabi_i2d>
 800e5a0:	a365      	add	r3, pc, #404	@ (adr r3, 800e738 <_dtoa_r+0x2c0>)
 800e5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a6:	f7f2 f847 	bl	8000638 <__aeabi_dmul>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	4629      	mov	r1, r5
 800e5b2:	f7f1 fe8b 	bl	80002cc <__adddf3>
 800e5b6:	4604      	mov	r4, r0
 800e5b8:	460d      	mov	r5, r1
 800e5ba:	f7f2 faed 	bl	8000b98 <__aeabi_d2iz>
 800e5be:	2200      	movs	r2, #0
 800e5c0:	4607      	mov	r7, r0
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	4620      	mov	r0, r4
 800e5c6:	4629      	mov	r1, r5
 800e5c8:	f7f2 faa8 	bl	8000b1c <__aeabi_dcmplt>
 800e5cc:	b140      	cbz	r0, 800e5e0 <_dtoa_r+0x168>
 800e5ce:	4638      	mov	r0, r7
 800e5d0:	f7f1 ffc8 	bl	8000564 <__aeabi_i2d>
 800e5d4:	4622      	mov	r2, r4
 800e5d6:	462b      	mov	r3, r5
 800e5d8:	f7f2 fa96 	bl	8000b08 <__aeabi_dcmpeq>
 800e5dc:	b900      	cbnz	r0, 800e5e0 <_dtoa_r+0x168>
 800e5de:	3f01      	subs	r7, #1
 800e5e0:	2f16      	cmp	r7, #22
 800e5e2:	d851      	bhi.n	800e688 <_dtoa_r+0x210>
 800e5e4:	4b5b      	ldr	r3, [pc, #364]	@ (800e754 <_dtoa_r+0x2dc>)
 800e5e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5f2:	f7f2 fa93 	bl	8000b1c <__aeabi_dcmplt>
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	d048      	beq.n	800e68c <_dtoa_r+0x214>
 800e5fa:	3f01      	subs	r7, #1
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	9312      	str	r3, [sp, #72]	@ 0x48
 800e600:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e602:	1b9b      	subs	r3, r3, r6
 800e604:	1e5a      	subs	r2, r3, #1
 800e606:	bf44      	itt	mi
 800e608:	f1c3 0801 	rsbmi	r8, r3, #1
 800e60c:	2300      	movmi	r3, #0
 800e60e:	9208      	str	r2, [sp, #32]
 800e610:	bf54      	ite	pl
 800e612:	f04f 0800 	movpl.w	r8, #0
 800e616:	9308      	strmi	r3, [sp, #32]
 800e618:	2f00      	cmp	r7, #0
 800e61a:	db39      	blt.n	800e690 <_dtoa_r+0x218>
 800e61c:	9b08      	ldr	r3, [sp, #32]
 800e61e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e620:	443b      	add	r3, r7
 800e622:	9308      	str	r3, [sp, #32]
 800e624:	2300      	movs	r3, #0
 800e626:	930a      	str	r3, [sp, #40]	@ 0x28
 800e628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e62a:	2b09      	cmp	r3, #9
 800e62c:	d864      	bhi.n	800e6f8 <_dtoa_r+0x280>
 800e62e:	2b05      	cmp	r3, #5
 800e630:	bfc4      	itt	gt
 800e632:	3b04      	subgt	r3, #4
 800e634:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e638:	f1a3 0302 	sub.w	r3, r3, #2
 800e63c:	bfcc      	ite	gt
 800e63e:	2400      	movgt	r4, #0
 800e640:	2401      	movle	r4, #1
 800e642:	2b03      	cmp	r3, #3
 800e644:	d863      	bhi.n	800e70e <_dtoa_r+0x296>
 800e646:	e8df f003 	tbb	[pc, r3]
 800e64a:	372a      	.short	0x372a
 800e64c:	5535      	.short	0x5535
 800e64e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e652:	441e      	add	r6, r3
 800e654:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e658:	2b20      	cmp	r3, #32
 800e65a:	bfc1      	itttt	gt
 800e65c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e660:	409f      	lslgt	r7, r3
 800e662:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e666:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e66a:	bfd6      	itet	le
 800e66c:	f1c3 0320 	rsble	r3, r3, #32
 800e670:	ea47 0003 	orrgt.w	r0, r7, r3
 800e674:	fa04 f003 	lslle.w	r0, r4, r3
 800e678:	f7f1 ff64 	bl	8000544 <__aeabi_ui2d>
 800e67c:	2201      	movs	r2, #1
 800e67e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e682:	3e01      	subs	r6, #1
 800e684:	9214      	str	r2, [sp, #80]	@ 0x50
 800e686:	e777      	b.n	800e578 <_dtoa_r+0x100>
 800e688:	2301      	movs	r3, #1
 800e68a:	e7b8      	b.n	800e5fe <_dtoa_r+0x186>
 800e68c:	9012      	str	r0, [sp, #72]	@ 0x48
 800e68e:	e7b7      	b.n	800e600 <_dtoa_r+0x188>
 800e690:	427b      	negs	r3, r7
 800e692:	930a      	str	r3, [sp, #40]	@ 0x28
 800e694:	2300      	movs	r3, #0
 800e696:	eba8 0807 	sub.w	r8, r8, r7
 800e69a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e69c:	e7c4      	b.n	800e628 <_dtoa_r+0x1b0>
 800e69e:	2300      	movs	r3, #0
 800e6a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	dc35      	bgt.n	800e714 <_dtoa_r+0x29c>
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	9300      	str	r3, [sp, #0]
 800e6ac:	9307      	str	r3, [sp, #28]
 800e6ae:	461a      	mov	r2, r3
 800e6b0:	920e      	str	r2, [sp, #56]	@ 0x38
 800e6b2:	e00b      	b.n	800e6cc <_dtoa_r+0x254>
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	e7f3      	b.n	800e6a0 <_dtoa_r+0x228>
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e6bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e6be:	18fb      	adds	r3, r7, r3
 800e6c0:	9300      	str	r3, [sp, #0]
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	2b01      	cmp	r3, #1
 800e6c6:	9307      	str	r3, [sp, #28]
 800e6c8:	bfb8      	it	lt
 800e6ca:	2301      	movlt	r3, #1
 800e6cc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800e6d0:	2100      	movs	r1, #0
 800e6d2:	2204      	movs	r2, #4
 800e6d4:	f102 0514 	add.w	r5, r2, #20
 800e6d8:	429d      	cmp	r5, r3
 800e6da:	d91f      	bls.n	800e71c <_dtoa_r+0x2a4>
 800e6dc:	6041      	str	r1, [r0, #4]
 800e6de:	4658      	mov	r0, fp
 800e6e0:	f001 f8da 	bl	800f898 <_Balloc>
 800e6e4:	4682      	mov	sl, r0
 800e6e6:	2800      	cmp	r0, #0
 800e6e8:	d13c      	bne.n	800e764 <_dtoa_r+0x2ec>
 800e6ea:	4b1b      	ldr	r3, [pc, #108]	@ (800e758 <_dtoa_r+0x2e0>)
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	f240 11af 	movw	r1, #431	@ 0x1af
 800e6f2:	e6d8      	b.n	800e4a6 <_dtoa_r+0x2e>
 800e6f4:	2301      	movs	r3, #1
 800e6f6:	e7e0      	b.n	800e6ba <_dtoa_r+0x242>
 800e6f8:	2401      	movs	r4, #1
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6fe:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e700:	f04f 33ff 	mov.w	r3, #4294967295
 800e704:	9300      	str	r3, [sp, #0]
 800e706:	9307      	str	r3, [sp, #28]
 800e708:	2200      	movs	r2, #0
 800e70a:	2312      	movs	r3, #18
 800e70c:	e7d0      	b.n	800e6b0 <_dtoa_r+0x238>
 800e70e:	2301      	movs	r3, #1
 800e710:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e712:	e7f5      	b.n	800e700 <_dtoa_r+0x288>
 800e714:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e716:	9300      	str	r3, [sp, #0]
 800e718:	9307      	str	r3, [sp, #28]
 800e71a:	e7d7      	b.n	800e6cc <_dtoa_r+0x254>
 800e71c:	3101      	adds	r1, #1
 800e71e:	0052      	lsls	r2, r2, #1
 800e720:	e7d8      	b.n	800e6d4 <_dtoa_r+0x25c>
 800e722:	bf00      	nop
 800e724:	f3af 8000 	nop.w
 800e728:	636f4361 	.word	0x636f4361
 800e72c:	3fd287a7 	.word	0x3fd287a7
 800e730:	8b60c8b3 	.word	0x8b60c8b3
 800e734:	3fc68a28 	.word	0x3fc68a28
 800e738:	509f79fb 	.word	0x509f79fb
 800e73c:	3fd34413 	.word	0x3fd34413
 800e740:	0801154e 	.word	0x0801154e
 800e744:	08011565 	.word	0x08011565
 800e748:	7ff00000 	.word	0x7ff00000
 800e74c:	08011511 	.word	0x08011511
 800e750:	3ff80000 	.word	0x3ff80000
 800e754:	080116c0 	.word	0x080116c0
 800e758:	080115bd 	.word	0x080115bd
 800e75c:	0801154a 	.word	0x0801154a
 800e760:	08011510 	.word	0x08011510
 800e764:	f8db 301c 	ldr.w	r3, [fp, #28]
 800e768:	6018      	str	r0, [r3, #0]
 800e76a:	9b07      	ldr	r3, [sp, #28]
 800e76c:	2b0e      	cmp	r3, #14
 800e76e:	f200 80a4 	bhi.w	800e8ba <_dtoa_r+0x442>
 800e772:	2c00      	cmp	r4, #0
 800e774:	f000 80a1 	beq.w	800e8ba <_dtoa_r+0x442>
 800e778:	2f00      	cmp	r7, #0
 800e77a:	dd33      	ble.n	800e7e4 <_dtoa_r+0x36c>
 800e77c:	4bad      	ldr	r3, [pc, #692]	@ (800ea34 <_dtoa_r+0x5bc>)
 800e77e:	f007 020f 	and.w	r2, r7, #15
 800e782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e786:	ed93 7b00 	vldr	d7, [r3]
 800e78a:	05f8      	lsls	r0, r7, #23
 800e78c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e790:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e794:	d516      	bpl.n	800e7c4 <_dtoa_r+0x34c>
 800e796:	4ba8      	ldr	r3, [pc, #672]	@ (800ea38 <_dtoa_r+0x5c0>)
 800e798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e79c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e7a0:	f7f2 f874 	bl	800088c <__aeabi_ddiv>
 800e7a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7a8:	f004 040f 	and.w	r4, r4, #15
 800e7ac:	2603      	movs	r6, #3
 800e7ae:	4da2      	ldr	r5, [pc, #648]	@ (800ea38 <_dtoa_r+0x5c0>)
 800e7b0:	b954      	cbnz	r4, 800e7c8 <_dtoa_r+0x350>
 800e7b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e7b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e7ba:	f7f2 f867 	bl	800088c <__aeabi_ddiv>
 800e7be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e7c2:	e028      	b.n	800e816 <_dtoa_r+0x39e>
 800e7c4:	2602      	movs	r6, #2
 800e7c6:	e7f2      	b.n	800e7ae <_dtoa_r+0x336>
 800e7c8:	07e1      	lsls	r1, r4, #31
 800e7ca:	d508      	bpl.n	800e7de <_dtoa_r+0x366>
 800e7cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e7d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e7d4:	f7f1 ff30 	bl	8000638 <__aeabi_dmul>
 800e7d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e7dc:	3601      	adds	r6, #1
 800e7de:	1064      	asrs	r4, r4, #1
 800e7e0:	3508      	adds	r5, #8
 800e7e2:	e7e5      	b.n	800e7b0 <_dtoa_r+0x338>
 800e7e4:	f000 80d2 	beq.w	800e98c <_dtoa_r+0x514>
 800e7e8:	427c      	negs	r4, r7
 800e7ea:	4b92      	ldr	r3, [pc, #584]	@ (800ea34 <_dtoa_r+0x5bc>)
 800e7ec:	4d92      	ldr	r5, [pc, #584]	@ (800ea38 <_dtoa_r+0x5c0>)
 800e7ee:	f004 020f 	and.w	r2, r4, #15
 800e7f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7fe:	f7f1 ff1b 	bl	8000638 <__aeabi_dmul>
 800e802:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e806:	1124      	asrs	r4, r4, #4
 800e808:	2300      	movs	r3, #0
 800e80a:	2602      	movs	r6, #2
 800e80c:	2c00      	cmp	r4, #0
 800e80e:	f040 80b2 	bne.w	800e976 <_dtoa_r+0x4fe>
 800e812:	2b00      	cmp	r3, #0
 800e814:	d1d3      	bne.n	800e7be <_dtoa_r+0x346>
 800e816:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e818:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	f000 80b7 	beq.w	800e990 <_dtoa_r+0x518>
 800e822:	4b86      	ldr	r3, [pc, #536]	@ (800ea3c <_dtoa_r+0x5c4>)
 800e824:	2200      	movs	r2, #0
 800e826:	4620      	mov	r0, r4
 800e828:	4629      	mov	r1, r5
 800e82a:	f7f2 f977 	bl	8000b1c <__aeabi_dcmplt>
 800e82e:	2800      	cmp	r0, #0
 800e830:	f000 80ae 	beq.w	800e990 <_dtoa_r+0x518>
 800e834:	9b07      	ldr	r3, [sp, #28]
 800e836:	2b00      	cmp	r3, #0
 800e838:	f000 80aa 	beq.w	800e990 <_dtoa_r+0x518>
 800e83c:	9b00      	ldr	r3, [sp, #0]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	dd37      	ble.n	800e8b2 <_dtoa_r+0x43a>
 800e842:	1e7b      	subs	r3, r7, #1
 800e844:	9304      	str	r3, [sp, #16]
 800e846:	4620      	mov	r0, r4
 800e848:	4b7d      	ldr	r3, [pc, #500]	@ (800ea40 <_dtoa_r+0x5c8>)
 800e84a:	2200      	movs	r2, #0
 800e84c:	4629      	mov	r1, r5
 800e84e:	f7f1 fef3 	bl	8000638 <__aeabi_dmul>
 800e852:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e856:	9c00      	ldr	r4, [sp, #0]
 800e858:	3601      	adds	r6, #1
 800e85a:	4630      	mov	r0, r6
 800e85c:	f7f1 fe82 	bl	8000564 <__aeabi_i2d>
 800e860:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e864:	f7f1 fee8 	bl	8000638 <__aeabi_dmul>
 800e868:	4b76      	ldr	r3, [pc, #472]	@ (800ea44 <_dtoa_r+0x5cc>)
 800e86a:	2200      	movs	r2, #0
 800e86c:	f7f1 fd2e 	bl	80002cc <__adddf3>
 800e870:	4605      	mov	r5, r0
 800e872:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e876:	2c00      	cmp	r4, #0
 800e878:	f040 808d 	bne.w	800e996 <_dtoa_r+0x51e>
 800e87c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e880:	4b71      	ldr	r3, [pc, #452]	@ (800ea48 <_dtoa_r+0x5d0>)
 800e882:	2200      	movs	r2, #0
 800e884:	f7f1 fd20 	bl	80002c8 <__aeabi_dsub>
 800e888:	4602      	mov	r2, r0
 800e88a:	460b      	mov	r3, r1
 800e88c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e890:	462a      	mov	r2, r5
 800e892:	4633      	mov	r3, r6
 800e894:	f7f2 f960 	bl	8000b58 <__aeabi_dcmpgt>
 800e898:	2800      	cmp	r0, #0
 800e89a:	f040 828b 	bne.w	800edb4 <_dtoa_r+0x93c>
 800e89e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8a2:	462a      	mov	r2, r5
 800e8a4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e8a8:	f7f2 f938 	bl	8000b1c <__aeabi_dcmplt>
 800e8ac:	2800      	cmp	r0, #0
 800e8ae:	f040 8128 	bne.w	800eb02 <_dtoa_r+0x68a>
 800e8b2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e8b6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e8ba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	f2c0 815a 	blt.w	800eb76 <_dtoa_r+0x6fe>
 800e8c2:	2f0e      	cmp	r7, #14
 800e8c4:	f300 8157 	bgt.w	800eb76 <_dtoa_r+0x6fe>
 800e8c8:	4b5a      	ldr	r3, [pc, #360]	@ (800ea34 <_dtoa_r+0x5bc>)
 800e8ca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e8ce:	ed93 7b00 	vldr	d7, [r3]
 800e8d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	ed8d 7b00 	vstr	d7, [sp]
 800e8da:	da03      	bge.n	800e8e4 <_dtoa_r+0x46c>
 800e8dc:	9b07      	ldr	r3, [sp, #28]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	f340 8101 	ble.w	800eae6 <_dtoa_r+0x66e>
 800e8e4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e8e8:	4656      	mov	r6, sl
 800e8ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	4629      	mov	r1, r5
 800e8f2:	f7f1 ffcb 	bl	800088c <__aeabi_ddiv>
 800e8f6:	f7f2 f94f 	bl	8000b98 <__aeabi_d2iz>
 800e8fa:	4680      	mov	r8, r0
 800e8fc:	f7f1 fe32 	bl	8000564 <__aeabi_i2d>
 800e900:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e904:	f7f1 fe98 	bl	8000638 <__aeabi_dmul>
 800e908:	4602      	mov	r2, r0
 800e90a:	460b      	mov	r3, r1
 800e90c:	4620      	mov	r0, r4
 800e90e:	4629      	mov	r1, r5
 800e910:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e914:	f7f1 fcd8 	bl	80002c8 <__aeabi_dsub>
 800e918:	f806 4b01 	strb.w	r4, [r6], #1
 800e91c:	9d07      	ldr	r5, [sp, #28]
 800e91e:	eba6 040a 	sub.w	r4, r6, sl
 800e922:	42a5      	cmp	r5, r4
 800e924:	4602      	mov	r2, r0
 800e926:	460b      	mov	r3, r1
 800e928:	f040 8117 	bne.w	800eb5a <_dtoa_r+0x6e2>
 800e92c:	f7f1 fcce 	bl	80002cc <__adddf3>
 800e930:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e934:	4604      	mov	r4, r0
 800e936:	460d      	mov	r5, r1
 800e938:	f7f2 f90e 	bl	8000b58 <__aeabi_dcmpgt>
 800e93c:	2800      	cmp	r0, #0
 800e93e:	f040 80f9 	bne.w	800eb34 <_dtoa_r+0x6bc>
 800e942:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e946:	4620      	mov	r0, r4
 800e948:	4629      	mov	r1, r5
 800e94a:	f7f2 f8dd 	bl	8000b08 <__aeabi_dcmpeq>
 800e94e:	b118      	cbz	r0, 800e958 <_dtoa_r+0x4e0>
 800e950:	f018 0f01 	tst.w	r8, #1
 800e954:	f040 80ee 	bne.w	800eb34 <_dtoa_r+0x6bc>
 800e958:	4649      	mov	r1, r9
 800e95a:	4658      	mov	r0, fp
 800e95c:	f000 ffdc 	bl	800f918 <_Bfree>
 800e960:	2300      	movs	r3, #0
 800e962:	7033      	strb	r3, [r6, #0]
 800e964:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e966:	3701      	adds	r7, #1
 800e968:	601f      	str	r7, [r3, #0]
 800e96a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	f000 831d 	beq.w	800efac <_dtoa_r+0xb34>
 800e972:	601e      	str	r6, [r3, #0]
 800e974:	e31a      	b.n	800efac <_dtoa_r+0xb34>
 800e976:	07e2      	lsls	r2, r4, #31
 800e978:	d505      	bpl.n	800e986 <_dtoa_r+0x50e>
 800e97a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e97e:	f7f1 fe5b 	bl	8000638 <__aeabi_dmul>
 800e982:	3601      	adds	r6, #1
 800e984:	2301      	movs	r3, #1
 800e986:	1064      	asrs	r4, r4, #1
 800e988:	3508      	adds	r5, #8
 800e98a:	e73f      	b.n	800e80c <_dtoa_r+0x394>
 800e98c:	2602      	movs	r6, #2
 800e98e:	e742      	b.n	800e816 <_dtoa_r+0x39e>
 800e990:	9c07      	ldr	r4, [sp, #28]
 800e992:	9704      	str	r7, [sp, #16]
 800e994:	e761      	b.n	800e85a <_dtoa_r+0x3e2>
 800e996:	4b27      	ldr	r3, [pc, #156]	@ (800ea34 <_dtoa_r+0x5bc>)
 800e998:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e99a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e99e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e9a2:	4454      	add	r4, sl
 800e9a4:	2900      	cmp	r1, #0
 800e9a6:	d053      	beq.n	800ea50 <_dtoa_r+0x5d8>
 800e9a8:	4928      	ldr	r1, [pc, #160]	@ (800ea4c <_dtoa_r+0x5d4>)
 800e9aa:	2000      	movs	r0, #0
 800e9ac:	f7f1 ff6e 	bl	800088c <__aeabi_ddiv>
 800e9b0:	4633      	mov	r3, r6
 800e9b2:	462a      	mov	r2, r5
 800e9b4:	f7f1 fc88 	bl	80002c8 <__aeabi_dsub>
 800e9b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e9bc:	4656      	mov	r6, sl
 800e9be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9c2:	f7f2 f8e9 	bl	8000b98 <__aeabi_d2iz>
 800e9c6:	4605      	mov	r5, r0
 800e9c8:	f7f1 fdcc 	bl	8000564 <__aeabi_i2d>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	460b      	mov	r3, r1
 800e9d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9d4:	f7f1 fc78 	bl	80002c8 <__aeabi_dsub>
 800e9d8:	3530      	adds	r5, #48	@ 0x30
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e9e2:	f806 5b01 	strb.w	r5, [r6], #1
 800e9e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e9ea:	f7f2 f897 	bl	8000b1c <__aeabi_dcmplt>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	d171      	bne.n	800ead6 <_dtoa_r+0x65e>
 800e9f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9f6:	4911      	ldr	r1, [pc, #68]	@ (800ea3c <_dtoa_r+0x5c4>)
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	f7f1 fc65 	bl	80002c8 <__aeabi_dsub>
 800e9fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ea02:	f7f2 f88b 	bl	8000b1c <__aeabi_dcmplt>
 800ea06:	2800      	cmp	r0, #0
 800ea08:	f040 8095 	bne.w	800eb36 <_dtoa_r+0x6be>
 800ea0c:	42a6      	cmp	r6, r4
 800ea0e:	f43f af50 	beq.w	800e8b2 <_dtoa_r+0x43a>
 800ea12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ea16:	4b0a      	ldr	r3, [pc, #40]	@ (800ea40 <_dtoa_r+0x5c8>)
 800ea18:	2200      	movs	r2, #0
 800ea1a:	f7f1 fe0d 	bl	8000638 <__aeabi_dmul>
 800ea1e:	4b08      	ldr	r3, [pc, #32]	@ (800ea40 <_dtoa_r+0x5c8>)
 800ea20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ea24:	2200      	movs	r2, #0
 800ea26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea2a:	f7f1 fe05 	bl	8000638 <__aeabi_dmul>
 800ea2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea32:	e7c4      	b.n	800e9be <_dtoa_r+0x546>
 800ea34:	080116c0 	.word	0x080116c0
 800ea38:	08011698 	.word	0x08011698
 800ea3c:	3ff00000 	.word	0x3ff00000
 800ea40:	40240000 	.word	0x40240000
 800ea44:	401c0000 	.word	0x401c0000
 800ea48:	40140000 	.word	0x40140000
 800ea4c:	3fe00000 	.word	0x3fe00000
 800ea50:	4631      	mov	r1, r6
 800ea52:	4628      	mov	r0, r5
 800ea54:	f7f1 fdf0 	bl	8000638 <__aeabi_dmul>
 800ea58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ea5c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ea5e:	4656      	mov	r6, sl
 800ea60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea64:	f7f2 f898 	bl	8000b98 <__aeabi_d2iz>
 800ea68:	4605      	mov	r5, r0
 800ea6a:	f7f1 fd7b 	bl	8000564 <__aeabi_i2d>
 800ea6e:	4602      	mov	r2, r0
 800ea70:	460b      	mov	r3, r1
 800ea72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea76:	f7f1 fc27 	bl	80002c8 <__aeabi_dsub>
 800ea7a:	3530      	adds	r5, #48	@ 0x30
 800ea7c:	f806 5b01 	strb.w	r5, [r6], #1
 800ea80:	4602      	mov	r2, r0
 800ea82:	460b      	mov	r3, r1
 800ea84:	42a6      	cmp	r6, r4
 800ea86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ea8a:	f04f 0200 	mov.w	r2, #0
 800ea8e:	d124      	bne.n	800eada <_dtoa_r+0x662>
 800ea90:	4bac      	ldr	r3, [pc, #688]	@ (800ed44 <_dtoa_r+0x8cc>)
 800ea92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ea96:	f7f1 fc19 	bl	80002cc <__adddf3>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	460b      	mov	r3, r1
 800ea9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaa2:	f7f2 f859 	bl	8000b58 <__aeabi_dcmpgt>
 800eaa6:	2800      	cmp	r0, #0
 800eaa8:	d145      	bne.n	800eb36 <_dtoa_r+0x6be>
 800eaaa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800eaae:	49a5      	ldr	r1, [pc, #660]	@ (800ed44 <_dtoa_r+0x8cc>)
 800eab0:	2000      	movs	r0, #0
 800eab2:	f7f1 fc09 	bl	80002c8 <__aeabi_dsub>
 800eab6:	4602      	mov	r2, r0
 800eab8:	460b      	mov	r3, r1
 800eaba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eabe:	f7f2 f82d 	bl	8000b1c <__aeabi_dcmplt>
 800eac2:	2800      	cmp	r0, #0
 800eac4:	f43f aef5 	beq.w	800e8b2 <_dtoa_r+0x43a>
 800eac8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800eaca:	1e73      	subs	r3, r6, #1
 800eacc:	9315      	str	r3, [sp, #84]	@ 0x54
 800eace:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ead2:	2b30      	cmp	r3, #48	@ 0x30
 800ead4:	d0f8      	beq.n	800eac8 <_dtoa_r+0x650>
 800ead6:	9f04      	ldr	r7, [sp, #16]
 800ead8:	e73e      	b.n	800e958 <_dtoa_r+0x4e0>
 800eada:	4b9b      	ldr	r3, [pc, #620]	@ (800ed48 <_dtoa_r+0x8d0>)
 800eadc:	f7f1 fdac 	bl	8000638 <__aeabi_dmul>
 800eae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eae4:	e7bc      	b.n	800ea60 <_dtoa_r+0x5e8>
 800eae6:	d10c      	bne.n	800eb02 <_dtoa_r+0x68a>
 800eae8:	4b98      	ldr	r3, [pc, #608]	@ (800ed4c <_dtoa_r+0x8d4>)
 800eaea:	2200      	movs	r2, #0
 800eaec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eaf0:	f7f1 fda2 	bl	8000638 <__aeabi_dmul>
 800eaf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eaf8:	f7f2 f824 	bl	8000b44 <__aeabi_dcmpge>
 800eafc:	2800      	cmp	r0, #0
 800eafe:	f000 8157 	beq.w	800edb0 <_dtoa_r+0x938>
 800eb02:	2400      	movs	r4, #0
 800eb04:	4625      	mov	r5, r4
 800eb06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb08:	43db      	mvns	r3, r3
 800eb0a:	9304      	str	r3, [sp, #16]
 800eb0c:	4656      	mov	r6, sl
 800eb0e:	2700      	movs	r7, #0
 800eb10:	4621      	mov	r1, r4
 800eb12:	4658      	mov	r0, fp
 800eb14:	f000 ff00 	bl	800f918 <_Bfree>
 800eb18:	2d00      	cmp	r5, #0
 800eb1a:	d0dc      	beq.n	800ead6 <_dtoa_r+0x65e>
 800eb1c:	b12f      	cbz	r7, 800eb2a <_dtoa_r+0x6b2>
 800eb1e:	42af      	cmp	r7, r5
 800eb20:	d003      	beq.n	800eb2a <_dtoa_r+0x6b2>
 800eb22:	4639      	mov	r1, r7
 800eb24:	4658      	mov	r0, fp
 800eb26:	f000 fef7 	bl	800f918 <_Bfree>
 800eb2a:	4629      	mov	r1, r5
 800eb2c:	4658      	mov	r0, fp
 800eb2e:	f000 fef3 	bl	800f918 <_Bfree>
 800eb32:	e7d0      	b.n	800ead6 <_dtoa_r+0x65e>
 800eb34:	9704      	str	r7, [sp, #16]
 800eb36:	4633      	mov	r3, r6
 800eb38:	461e      	mov	r6, r3
 800eb3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800eb3e:	2a39      	cmp	r2, #57	@ 0x39
 800eb40:	d107      	bne.n	800eb52 <_dtoa_r+0x6da>
 800eb42:	459a      	cmp	sl, r3
 800eb44:	d1f8      	bne.n	800eb38 <_dtoa_r+0x6c0>
 800eb46:	9a04      	ldr	r2, [sp, #16]
 800eb48:	3201      	adds	r2, #1
 800eb4a:	9204      	str	r2, [sp, #16]
 800eb4c:	2230      	movs	r2, #48	@ 0x30
 800eb4e:	f88a 2000 	strb.w	r2, [sl]
 800eb52:	781a      	ldrb	r2, [r3, #0]
 800eb54:	3201      	adds	r2, #1
 800eb56:	701a      	strb	r2, [r3, #0]
 800eb58:	e7bd      	b.n	800ead6 <_dtoa_r+0x65e>
 800eb5a:	4b7b      	ldr	r3, [pc, #492]	@ (800ed48 <_dtoa_r+0x8d0>)
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f7f1 fd6b 	bl	8000638 <__aeabi_dmul>
 800eb62:	2200      	movs	r2, #0
 800eb64:	2300      	movs	r3, #0
 800eb66:	4604      	mov	r4, r0
 800eb68:	460d      	mov	r5, r1
 800eb6a:	f7f1 ffcd 	bl	8000b08 <__aeabi_dcmpeq>
 800eb6e:	2800      	cmp	r0, #0
 800eb70:	f43f aebb 	beq.w	800e8ea <_dtoa_r+0x472>
 800eb74:	e6f0      	b.n	800e958 <_dtoa_r+0x4e0>
 800eb76:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800eb78:	2a00      	cmp	r2, #0
 800eb7a:	f000 80db 	beq.w	800ed34 <_dtoa_r+0x8bc>
 800eb7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb80:	2a01      	cmp	r2, #1
 800eb82:	f300 80bf 	bgt.w	800ed04 <_dtoa_r+0x88c>
 800eb86:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800eb88:	2a00      	cmp	r2, #0
 800eb8a:	f000 80b7 	beq.w	800ecfc <_dtoa_r+0x884>
 800eb8e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800eb92:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800eb94:	4646      	mov	r6, r8
 800eb96:	9a08      	ldr	r2, [sp, #32]
 800eb98:	2101      	movs	r1, #1
 800eb9a:	441a      	add	r2, r3
 800eb9c:	4658      	mov	r0, fp
 800eb9e:	4498      	add	r8, r3
 800eba0:	9208      	str	r2, [sp, #32]
 800eba2:	f000 ffb7 	bl	800fb14 <__i2b>
 800eba6:	4605      	mov	r5, r0
 800eba8:	b15e      	cbz	r6, 800ebc2 <_dtoa_r+0x74a>
 800ebaa:	9b08      	ldr	r3, [sp, #32]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	dd08      	ble.n	800ebc2 <_dtoa_r+0x74a>
 800ebb0:	42b3      	cmp	r3, r6
 800ebb2:	9a08      	ldr	r2, [sp, #32]
 800ebb4:	bfa8      	it	ge
 800ebb6:	4633      	movge	r3, r6
 800ebb8:	eba8 0803 	sub.w	r8, r8, r3
 800ebbc:	1af6      	subs	r6, r6, r3
 800ebbe:	1ad3      	subs	r3, r2, r3
 800ebc0:	9308      	str	r3, [sp, #32]
 800ebc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebc4:	b1f3      	cbz	r3, 800ec04 <_dtoa_r+0x78c>
 800ebc6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	f000 80b7 	beq.w	800ed3c <_dtoa_r+0x8c4>
 800ebce:	b18c      	cbz	r4, 800ebf4 <_dtoa_r+0x77c>
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	4622      	mov	r2, r4
 800ebd4:	4658      	mov	r0, fp
 800ebd6:	f001 f85d 	bl	800fc94 <__pow5mult>
 800ebda:	464a      	mov	r2, r9
 800ebdc:	4601      	mov	r1, r0
 800ebde:	4605      	mov	r5, r0
 800ebe0:	4658      	mov	r0, fp
 800ebe2:	f000 ffad 	bl	800fb40 <__multiply>
 800ebe6:	4649      	mov	r1, r9
 800ebe8:	9004      	str	r0, [sp, #16]
 800ebea:	4658      	mov	r0, fp
 800ebec:	f000 fe94 	bl	800f918 <_Bfree>
 800ebf0:	9b04      	ldr	r3, [sp, #16]
 800ebf2:	4699      	mov	r9, r3
 800ebf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebf6:	1b1a      	subs	r2, r3, r4
 800ebf8:	d004      	beq.n	800ec04 <_dtoa_r+0x78c>
 800ebfa:	4649      	mov	r1, r9
 800ebfc:	4658      	mov	r0, fp
 800ebfe:	f001 f849 	bl	800fc94 <__pow5mult>
 800ec02:	4681      	mov	r9, r0
 800ec04:	2101      	movs	r1, #1
 800ec06:	4658      	mov	r0, fp
 800ec08:	f000 ff84 	bl	800fb14 <__i2b>
 800ec0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec0e:	4604      	mov	r4, r0
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	f000 81cf 	beq.w	800efb4 <_dtoa_r+0xb3c>
 800ec16:	461a      	mov	r2, r3
 800ec18:	4601      	mov	r1, r0
 800ec1a:	4658      	mov	r0, fp
 800ec1c:	f001 f83a 	bl	800fc94 <__pow5mult>
 800ec20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ec22:	2b01      	cmp	r3, #1
 800ec24:	4604      	mov	r4, r0
 800ec26:	f300 8095 	bgt.w	800ed54 <_dtoa_r+0x8dc>
 800ec2a:	9b02      	ldr	r3, [sp, #8]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	f040 8087 	bne.w	800ed40 <_dtoa_r+0x8c8>
 800ec32:	9b03      	ldr	r3, [sp, #12]
 800ec34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	f040 8089 	bne.w	800ed50 <_dtoa_r+0x8d8>
 800ec3e:	9b03      	ldr	r3, [sp, #12]
 800ec40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ec44:	0d1b      	lsrs	r3, r3, #20
 800ec46:	051b      	lsls	r3, r3, #20
 800ec48:	b12b      	cbz	r3, 800ec56 <_dtoa_r+0x7de>
 800ec4a:	9b08      	ldr	r3, [sp, #32]
 800ec4c:	3301      	adds	r3, #1
 800ec4e:	9308      	str	r3, [sp, #32]
 800ec50:	f108 0801 	add.w	r8, r8, #1
 800ec54:	2301      	movs	r3, #1
 800ec56:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	f000 81b0 	beq.w	800efc0 <_dtoa_r+0xb48>
 800ec60:	6923      	ldr	r3, [r4, #16]
 800ec62:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ec66:	6918      	ldr	r0, [r3, #16]
 800ec68:	f000 ff08 	bl	800fa7c <__hi0bits>
 800ec6c:	f1c0 0020 	rsb	r0, r0, #32
 800ec70:	9b08      	ldr	r3, [sp, #32]
 800ec72:	4418      	add	r0, r3
 800ec74:	f010 001f 	ands.w	r0, r0, #31
 800ec78:	d077      	beq.n	800ed6a <_dtoa_r+0x8f2>
 800ec7a:	f1c0 0320 	rsb	r3, r0, #32
 800ec7e:	2b04      	cmp	r3, #4
 800ec80:	dd6b      	ble.n	800ed5a <_dtoa_r+0x8e2>
 800ec82:	9b08      	ldr	r3, [sp, #32]
 800ec84:	f1c0 001c 	rsb	r0, r0, #28
 800ec88:	4403      	add	r3, r0
 800ec8a:	4480      	add	r8, r0
 800ec8c:	4406      	add	r6, r0
 800ec8e:	9308      	str	r3, [sp, #32]
 800ec90:	f1b8 0f00 	cmp.w	r8, #0
 800ec94:	dd05      	ble.n	800eca2 <_dtoa_r+0x82a>
 800ec96:	4649      	mov	r1, r9
 800ec98:	4642      	mov	r2, r8
 800ec9a:	4658      	mov	r0, fp
 800ec9c:	f001 f854 	bl	800fd48 <__lshift>
 800eca0:	4681      	mov	r9, r0
 800eca2:	9b08      	ldr	r3, [sp, #32]
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	dd05      	ble.n	800ecb4 <_dtoa_r+0x83c>
 800eca8:	4621      	mov	r1, r4
 800ecaa:	461a      	mov	r2, r3
 800ecac:	4658      	mov	r0, fp
 800ecae:	f001 f84b 	bl	800fd48 <__lshift>
 800ecb2:	4604      	mov	r4, r0
 800ecb4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d059      	beq.n	800ed6e <_dtoa_r+0x8f6>
 800ecba:	4621      	mov	r1, r4
 800ecbc:	4648      	mov	r0, r9
 800ecbe:	f001 f8af 	bl	800fe20 <__mcmp>
 800ecc2:	2800      	cmp	r0, #0
 800ecc4:	da53      	bge.n	800ed6e <_dtoa_r+0x8f6>
 800ecc6:	1e7b      	subs	r3, r7, #1
 800ecc8:	9304      	str	r3, [sp, #16]
 800ecca:	4649      	mov	r1, r9
 800eccc:	2300      	movs	r3, #0
 800ecce:	220a      	movs	r2, #10
 800ecd0:	4658      	mov	r0, fp
 800ecd2:	f000 fe43 	bl	800f95c <__multadd>
 800ecd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ecd8:	4681      	mov	r9, r0
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	f000 8172 	beq.w	800efc4 <_dtoa_r+0xb4c>
 800ece0:	2300      	movs	r3, #0
 800ece2:	4629      	mov	r1, r5
 800ece4:	220a      	movs	r2, #10
 800ece6:	4658      	mov	r0, fp
 800ece8:	f000 fe38 	bl	800f95c <__multadd>
 800ecec:	9b00      	ldr	r3, [sp, #0]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	4605      	mov	r5, r0
 800ecf2:	dc67      	bgt.n	800edc4 <_dtoa_r+0x94c>
 800ecf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecf6:	2b02      	cmp	r3, #2
 800ecf8:	dc41      	bgt.n	800ed7e <_dtoa_r+0x906>
 800ecfa:	e063      	b.n	800edc4 <_dtoa_r+0x94c>
 800ecfc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ecfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ed02:	e746      	b.n	800eb92 <_dtoa_r+0x71a>
 800ed04:	9b07      	ldr	r3, [sp, #28]
 800ed06:	1e5c      	subs	r4, r3, #1
 800ed08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed0a:	42a3      	cmp	r3, r4
 800ed0c:	bfbf      	itttt	lt
 800ed0e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ed10:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ed12:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ed14:	1ae3      	sublt	r3, r4, r3
 800ed16:	bfb4      	ite	lt
 800ed18:	18d2      	addlt	r2, r2, r3
 800ed1a:	1b1c      	subge	r4, r3, r4
 800ed1c:	9b07      	ldr	r3, [sp, #28]
 800ed1e:	bfbc      	itt	lt
 800ed20:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ed22:	2400      	movlt	r4, #0
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	bfb5      	itete	lt
 800ed28:	eba8 0603 	sublt.w	r6, r8, r3
 800ed2c:	9b07      	ldrge	r3, [sp, #28]
 800ed2e:	2300      	movlt	r3, #0
 800ed30:	4646      	movge	r6, r8
 800ed32:	e730      	b.n	800eb96 <_dtoa_r+0x71e>
 800ed34:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ed36:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ed38:	4646      	mov	r6, r8
 800ed3a:	e735      	b.n	800eba8 <_dtoa_r+0x730>
 800ed3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed3e:	e75c      	b.n	800ebfa <_dtoa_r+0x782>
 800ed40:	2300      	movs	r3, #0
 800ed42:	e788      	b.n	800ec56 <_dtoa_r+0x7de>
 800ed44:	3fe00000 	.word	0x3fe00000
 800ed48:	40240000 	.word	0x40240000
 800ed4c:	40140000 	.word	0x40140000
 800ed50:	9b02      	ldr	r3, [sp, #8]
 800ed52:	e780      	b.n	800ec56 <_dtoa_r+0x7de>
 800ed54:	2300      	movs	r3, #0
 800ed56:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed58:	e782      	b.n	800ec60 <_dtoa_r+0x7e8>
 800ed5a:	d099      	beq.n	800ec90 <_dtoa_r+0x818>
 800ed5c:	9a08      	ldr	r2, [sp, #32]
 800ed5e:	331c      	adds	r3, #28
 800ed60:	441a      	add	r2, r3
 800ed62:	4498      	add	r8, r3
 800ed64:	441e      	add	r6, r3
 800ed66:	9208      	str	r2, [sp, #32]
 800ed68:	e792      	b.n	800ec90 <_dtoa_r+0x818>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	e7f6      	b.n	800ed5c <_dtoa_r+0x8e4>
 800ed6e:	9b07      	ldr	r3, [sp, #28]
 800ed70:	9704      	str	r7, [sp, #16]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	dc20      	bgt.n	800edb8 <_dtoa_r+0x940>
 800ed76:	9300      	str	r3, [sp, #0]
 800ed78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed7a:	2b02      	cmp	r3, #2
 800ed7c:	dd1e      	ble.n	800edbc <_dtoa_r+0x944>
 800ed7e:	9b00      	ldr	r3, [sp, #0]
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	f47f aec0 	bne.w	800eb06 <_dtoa_r+0x68e>
 800ed86:	4621      	mov	r1, r4
 800ed88:	2205      	movs	r2, #5
 800ed8a:	4658      	mov	r0, fp
 800ed8c:	f000 fde6 	bl	800f95c <__multadd>
 800ed90:	4601      	mov	r1, r0
 800ed92:	4604      	mov	r4, r0
 800ed94:	4648      	mov	r0, r9
 800ed96:	f001 f843 	bl	800fe20 <__mcmp>
 800ed9a:	2800      	cmp	r0, #0
 800ed9c:	f77f aeb3 	ble.w	800eb06 <_dtoa_r+0x68e>
 800eda0:	4656      	mov	r6, sl
 800eda2:	2331      	movs	r3, #49	@ 0x31
 800eda4:	f806 3b01 	strb.w	r3, [r6], #1
 800eda8:	9b04      	ldr	r3, [sp, #16]
 800edaa:	3301      	adds	r3, #1
 800edac:	9304      	str	r3, [sp, #16]
 800edae:	e6ae      	b.n	800eb0e <_dtoa_r+0x696>
 800edb0:	9c07      	ldr	r4, [sp, #28]
 800edb2:	9704      	str	r7, [sp, #16]
 800edb4:	4625      	mov	r5, r4
 800edb6:	e7f3      	b.n	800eda0 <_dtoa_r+0x928>
 800edb8:	9b07      	ldr	r3, [sp, #28]
 800edba:	9300      	str	r3, [sp, #0]
 800edbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	f000 8104 	beq.w	800efcc <_dtoa_r+0xb54>
 800edc4:	2e00      	cmp	r6, #0
 800edc6:	dd05      	ble.n	800edd4 <_dtoa_r+0x95c>
 800edc8:	4629      	mov	r1, r5
 800edca:	4632      	mov	r2, r6
 800edcc:	4658      	mov	r0, fp
 800edce:	f000 ffbb 	bl	800fd48 <__lshift>
 800edd2:	4605      	mov	r5, r0
 800edd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d05a      	beq.n	800ee90 <_dtoa_r+0xa18>
 800edda:	6869      	ldr	r1, [r5, #4]
 800eddc:	4658      	mov	r0, fp
 800edde:	f000 fd5b 	bl	800f898 <_Balloc>
 800ede2:	4606      	mov	r6, r0
 800ede4:	b928      	cbnz	r0, 800edf2 <_dtoa_r+0x97a>
 800ede6:	4b84      	ldr	r3, [pc, #528]	@ (800eff8 <_dtoa_r+0xb80>)
 800ede8:	4602      	mov	r2, r0
 800edea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800edee:	f7ff bb5a 	b.w	800e4a6 <_dtoa_r+0x2e>
 800edf2:	692a      	ldr	r2, [r5, #16]
 800edf4:	3202      	adds	r2, #2
 800edf6:	0092      	lsls	r2, r2, #2
 800edf8:	f105 010c 	add.w	r1, r5, #12
 800edfc:	300c      	adds	r0, #12
 800edfe:	f7ff fa92 	bl	800e326 <memcpy>
 800ee02:	2201      	movs	r2, #1
 800ee04:	4631      	mov	r1, r6
 800ee06:	4658      	mov	r0, fp
 800ee08:	f000 ff9e 	bl	800fd48 <__lshift>
 800ee0c:	f10a 0301 	add.w	r3, sl, #1
 800ee10:	9307      	str	r3, [sp, #28]
 800ee12:	9b00      	ldr	r3, [sp, #0]
 800ee14:	4453      	add	r3, sl
 800ee16:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ee18:	9b02      	ldr	r3, [sp, #8]
 800ee1a:	f003 0301 	and.w	r3, r3, #1
 800ee1e:	462f      	mov	r7, r5
 800ee20:	930a      	str	r3, [sp, #40]	@ 0x28
 800ee22:	4605      	mov	r5, r0
 800ee24:	9b07      	ldr	r3, [sp, #28]
 800ee26:	4621      	mov	r1, r4
 800ee28:	3b01      	subs	r3, #1
 800ee2a:	4648      	mov	r0, r9
 800ee2c:	9300      	str	r3, [sp, #0]
 800ee2e:	f7ff fa99 	bl	800e364 <quorem>
 800ee32:	4639      	mov	r1, r7
 800ee34:	9002      	str	r0, [sp, #8]
 800ee36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ee3a:	4648      	mov	r0, r9
 800ee3c:	f000 fff0 	bl	800fe20 <__mcmp>
 800ee40:	462a      	mov	r2, r5
 800ee42:	9008      	str	r0, [sp, #32]
 800ee44:	4621      	mov	r1, r4
 800ee46:	4658      	mov	r0, fp
 800ee48:	f001 f806 	bl	800fe58 <__mdiff>
 800ee4c:	68c2      	ldr	r2, [r0, #12]
 800ee4e:	4606      	mov	r6, r0
 800ee50:	bb02      	cbnz	r2, 800ee94 <_dtoa_r+0xa1c>
 800ee52:	4601      	mov	r1, r0
 800ee54:	4648      	mov	r0, r9
 800ee56:	f000 ffe3 	bl	800fe20 <__mcmp>
 800ee5a:	4602      	mov	r2, r0
 800ee5c:	4631      	mov	r1, r6
 800ee5e:	4658      	mov	r0, fp
 800ee60:	920e      	str	r2, [sp, #56]	@ 0x38
 800ee62:	f000 fd59 	bl	800f918 <_Bfree>
 800ee66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee6a:	9e07      	ldr	r6, [sp, #28]
 800ee6c:	ea43 0102 	orr.w	r1, r3, r2
 800ee70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee72:	4319      	orrs	r1, r3
 800ee74:	d110      	bne.n	800ee98 <_dtoa_r+0xa20>
 800ee76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ee7a:	d029      	beq.n	800eed0 <_dtoa_r+0xa58>
 800ee7c:	9b08      	ldr	r3, [sp, #32]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	dd02      	ble.n	800ee88 <_dtoa_r+0xa10>
 800ee82:	9b02      	ldr	r3, [sp, #8]
 800ee84:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ee88:	9b00      	ldr	r3, [sp, #0]
 800ee8a:	f883 8000 	strb.w	r8, [r3]
 800ee8e:	e63f      	b.n	800eb10 <_dtoa_r+0x698>
 800ee90:	4628      	mov	r0, r5
 800ee92:	e7bb      	b.n	800ee0c <_dtoa_r+0x994>
 800ee94:	2201      	movs	r2, #1
 800ee96:	e7e1      	b.n	800ee5c <_dtoa_r+0x9e4>
 800ee98:	9b08      	ldr	r3, [sp, #32]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	db04      	blt.n	800eea8 <_dtoa_r+0xa30>
 800ee9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800eea0:	430b      	orrs	r3, r1
 800eea2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eea4:	430b      	orrs	r3, r1
 800eea6:	d120      	bne.n	800eeea <_dtoa_r+0xa72>
 800eea8:	2a00      	cmp	r2, #0
 800eeaa:	dded      	ble.n	800ee88 <_dtoa_r+0xa10>
 800eeac:	4649      	mov	r1, r9
 800eeae:	2201      	movs	r2, #1
 800eeb0:	4658      	mov	r0, fp
 800eeb2:	f000 ff49 	bl	800fd48 <__lshift>
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	4681      	mov	r9, r0
 800eeba:	f000 ffb1 	bl	800fe20 <__mcmp>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	dc03      	bgt.n	800eeca <_dtoa_r+0xa52>
 800eec2:	d1e1      	bne.n	800ee88 <_dtoa_r+0xa10>
 800eec4:	f018 0f01 	tst.w	r8, #1
 800eec8:	d0de      	beq.n	800ee88 <_dtoa_r+0xa10>
 800eeca:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800eece:	d1d8      	bne.n	800ee82 <_dtoa_r+0xa0a>
 800eed0:	9a00      	ldr	r2, [sp, #0]
 800eed2:	2339      	movs	r3, #57	@ 0x39
 800eed4:	7013      	strb	r3, [r2, #0]
 800eed6:	4633      	mov	r3, r6
 800eed8:	461e      	mov	r6, r3
 800eeda:	3b01      	subs	r3, #1
 800eedc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eee0:	2a39      	cmp	r2, #57	@ 0x39
 800eee2:	d052      	beq.n	800ef8a <_dtoa_r+0xb12>
 800eee4:	3201      	adds	r2, #1
 800eee6:	701a      	strb	r2, [r3, #0]
 800eee8:	e612      	b.n	800eb10 <_dtoa_r+0x698>
 800eeea:	2a00      	cmp	r2, #0
 800eeec:	dd07      	ble.n	800eefe <_dtoa_r+0xa86>
 800eeee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800eef2:	d0ed      	beq.n	800eed0 <_dtoa_r+0xa58>
 800eef4:	9a00      	ldr	r2, [sp, #0]
 800eef6:	f108 0301 	add.w	r3, r8, #1
 800eefa:	7013      	strb	r3, [r2, #0]
 800eefc:	e608      	b.n	800eb10 <_dtoa_r+0x698>
 800eefe:	9b07      	ldr	r3, [sp, #28]
 800ef00:	9a07      	ldr	r2, [sp, #28]
 800ef02:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ef06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef08:	4293      	cmp	r3, r2
 800ef0a:	d028      	beq.n	800ef5e <_dtoa_r+0xae6>
 800ef0c:	4649      	mov	r1, r9
 800ef0e:	2300      	movs	r3, #0
 800ef10:	220a      	movs	r2, #10
 800ef12:	4658      	mov	r0, fp
 800ef14:	f000 fd22 	bl	800f95c <__multadd>
 800ef18:	42af      	cmp	r7, r5
 800ef1a:	4681      	mov	r9, r0
 800ef1c:	f04f 0300 	mov.w	r3, #0
 800ef20:	f04f 020a 	mov.w	r2, #10
 800ef24:	4639      	mov	r1, r7
 800ef26:	4658      	mov	r0, fp
 800ef28:	d107      	bne.n	800ef3a <_dtoa_r+0xac2>
 800ef2a:	f000 fd17 	bl	800f95c <__multadd>
 800ef2e:	4607      	mov	r7, r0
 800ef30:	4605      	mov	r5, r0
 800ef32:	9b07      	ldr	r3, [sp, #28]
 800ef34:	3301      	adds	r3, #1
 800ef36:	9307      	str	r3, [sp, #28]
 800ef38:	e774      	b.n	800ee24 <_dtoa_r+0x9ac>
 800ef3a:	f000 fd0f 	bl	800f95c <__multadd>
 800ef3e:	4629      	mov	r1, r5
 800ef40:	4607      	mov	r7, r0
 800ef42:	2300      	movs	r3, #0
 800ef44:	220a      	movs	r2, #10
 800ef46:	4658      	mov	r0, fp
 800ef48:	f000 fd08 	bl	800f95c <__multadd>
 800ef4c:	4605      	mov	r5, r0
 800ef4e:	e7f0      	b.n	800ef32 <_dtoa_r+0xaba>
 800ef50:	9b00      	ldr	r3, [sp, #0]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	bfcc      	ite	gt
 800ef56:	461e      	movgt	r6, r3
 800ef58:	2601      	movle	r6, #1
 800ef5a:	4456      	add	r6, sl
 800ef5c:	2700      	movs	r7, #0
 800ef5e:	4649      	mov	r1, r9
 800ef60:	2201      	movs	r2, #1
 800ef62:	4658      	mov	r0, fp
 800ef64:	f000 fef0 	bl	800fd48 <__lshift>
 800ef68:	4621      	mov	r1, r4
 800ef6a:	4681      	mov	r9, r0
 800ef6c:	f000 ff58 	bl	800fe20 <__mcmp>
 800ef70:	2800      	cmp	r0, #0
 800ef72:	dcb0      	bgt.n	800eed6 <_dtoa_r+0xa5e>
 800ef74:	d102      	bne.n	800ef7c <_dtoa_r+0xb04>
 800ef76:	f018 0f01 	tst.w	r8, #1
 800ef7a:	d1ac      	bne.n	800eed6 <_dtoa_r+0xa5e>
 800ef7c:	4633      	mov	r3, r6
 800ef7e:	461e      	mov	r6, r3
 800ef80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ef84:	2a30      	cmp	r2, #48	@ 0x30
 800ef86:	d0fa      	beq.n	800ef7e <_dtoa_r+0xb06>
 800ef88:	e5c2      	b.n	800eb10 <_dtoa_r+0x698>
 800ef8a:	459a      	cmp	sl, r3
 800ef8c:	d1a4      	bne.n	800eed8 <_dtoa_r+0xa60>
 800ef8e:	9b04      	ldr	r3, [sp, #16]
 800ef90:	3301      	adds	r3, #1
 800ef92:	9304      	str	r3, [sp, #16]
 800ef94:	2331      	movs	r3, #49	@ 0x31
 800ef96:	f88a 3000 	strb.w	r3, [sl]
 800ef9a:	e5b9      	b.n	800eb10 <_dtoa_r+0x698>
 800ef9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ef9e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800effc <_dtoa_r+0xb84>
 800efa2:	b11b      	cbz	r3, 800efac <_dtoa_r+0xb34>
 800efa4:	f10a 0308 	add.w	r3, sl, #8
 800efa8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800efaa:	6013      	str	r3, [r2, #0]
 800efac:	4650      	mov	r0, sl
 800efae:	b019      	add	sp, #100	@ 0x64
 800efb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efb6:	2b01      	cmp	r3, #1
 800efb8:	f77f ae37 	ble.w	800ec2a <_dtoa_r+0x7b2>
 800efbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800efc0:	2001      	movs	r0, #1
 800efc2:	e655      	b.n	800ec70 <_dtoa_r+0x7f8>
 800efc4:	9b00      	ldr	r3, [sp, #0]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	f77f aed6 	ble.w	800ed78 <_dtoa_r+0x900>
 800efcc:	4656      	mov	r6, sl
 800efce:	4621      	mov	r1, r4
 800efd0:	4648      	mov	r0, r9
 800efd2:	f7ff f9c7 	bl	800e364 <quorem>
 800efd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800efda:	f806 8b01 	strb.w	r8, [r6], #1
 800efde:	9b00      	ldr	r3, [sp, #0]
 800efe0:	eba6 020a 	sub.w	r2, r6, sl
 800efe4:	4293      	cmp	r3, r2
 800efe6:	ddb3      	ble.n	800ef50 <_dtoa_r+0xad8>
 800efe8:	4649      	mov	r1, r9
 800efea:	2300      	movs	r3, #0
 800efec:	220a      	movs	r2, #10
 800efee:	4658      	mov	r0, fp
 800eff0:	f000 fcb4 	bl	800f95c <__multadd>
 800eff4:	4681      	mov	r9, r0
 800eff6:	e7ea      	b.n	800efce <_dtoa_r+0xb56>
 800eff8:	080115bd 	.word	0x080115bd
 800effc:	08011541 	.word	0x08011541

0800f000 <_free_r>:
 800f000:	b538      	push	{r3, r4, r5, lr}
 800f002:	4605      	mov	r5, r0
 800f004:	2900      	cmp	r1, #0
 800f006:	d041      	beq.n	800f08c <_free_r+0x8c>
 800f008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f00c:	1f0c      	subs	r4, r1, #4
 800f00e:	2b00      	cmp	r3, #0
 800f010:	bfb8      	it	lt
 800f012:	18e4      	addlt	r4, r4, r3
 800f014:	f000 fc34 	bl	800f880 <__malloc_lock>
 800f018:	4a1d      	ldr	r2, [pc, #116]	@ (800f090 <_free_r+0x90>)
 800f01a:	6813      	ldr	r3, [r2, #0]
 800f01c:	b933      	cbnz	r3, 800f02c <_free_r+0x2c>
 800f01e:	6063      	str	r3, [r4, #4]
 800f020:	6014      	str	r4, [r2, #0]
 800f022:	4628      	mov	r0, r5
 800f024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f028:	f000 bc30 	b.w	800f88c <__malloc_unlock>
 800f02c:	42a3      	cmp	r3, r4
 800f02e:	d908      	bls.n	800f042 <_free_r+0x42>
 800f030:	6820      	ldr	r0, [r4, #0]
 800f032:	1821      	adds	r1, r4, r0
 800f034:	428b      	cmp	r3, r1
 800f036:	bf01      	itttt	eq
 800f038:	6819      	ldreq	r1, [r3, #0]
 800f03a:	685b      	ldreq	r3, [r3, #4]
 800f03c:	1809      	addeq	r1, r1, r0
 800f03e:	6021      	streq	r1, [r4, #0]
 800f040:	e7ed      	b.n	800f01e <_free_r+0x1e>
 800f042:	461a      	mov	r2, r3
 800f044:	685b      	ldr	r3, [r3, #4]
 800f046:	b10b      	cbz	r3, 800f04c <_free_r+0x4c>
 800f048:	42a3      	cmp	r3, r4
 800f04a:	d9fa      	bls.n	800f042 <_free_r+0x42>
 800f04c:	6811      	ldr	r1, [r2, #0]
 800f04e:	1850      	adds	r0, r2, r1
 800f050:	42a0      	cmp	r0, r4
 800f052:	d10b      	bne.n	800f06c <_free_r+0x6c>
 800f054:	6820      	ldr	r0, [r4, #0]
 800f056:	4401      	add	r1, r0
 800f058:	1850      	adds	r0, r2, r1
 800f05a:	4283      	cmp	r3, r0
 800f05c:	6011      	str	r1, [r2, #0]
 800f05e:	d1e0      	bne.n	800f022 <_free_r+0x22>
 800f060:	6818      	ldr	r0, [r3, #0]
 800f062:	685b      	ldr	r3, [r3, #4]
 800f064:	6053      	str	r3, [r2, #4]
 800f066:	4408      	add	r0, r1
 800f068:	6010      	str	r0, [r2, #0]
 800f06a:	e7da      	b.n	800f022 <_free_r+0x22>
 800f06c:	d902      	bls.n	800f074 <_free_r+0x74>
 800f06e:	230c      	movs	r3, #12
 800f070:	602b      	str	r3, [r5, #0]
 800f072:	e7d6      	b.n	800f022 <_free_r+0x22>
 800f074:	6820      	ldr	r0, [r4, #0]
 800f076:	1821      	adds	r1, r4, r0
 800f078:	428b      	cmp	r3, r1
 800f07a:	bf04      	itt	eq
 800f07c:	6819      	ldreq	r1, [r3, #0]
 800f07e:	685b      	ldreq	r3, [r3, #4]
 800f080:	6063      	str	r3, [r4, #4]
 800f082:	bf04      	itt	eq
 800f084:	1809      	addeq	r1, r1, r0
 800f086:	6021      	streq	r1, [r4, #0]
 800f088:	6054      	str	r4, [r2, #4]
 800f08a:	e7ca      	b.n	800f022 <_free_r+0x22>
 800f08c:	bd38      	pop	{r3, r4, r5, pc}
 800f08e:	bf00      	nop
 800f090:	200029e4 	.word	0x200029e4

0800f094 <rshift>:
 800f094:	6903      	ldr	r3, [r0, #16]
 800f096:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f09a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f09e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f0a2:	f100 0414 	add.w	r4, r0, #20
 800f0a6:	dd45      	ble.n	800f134 <rshift+0xa0>
 800f0a8:	f011 011f 	ands.w	r1, r1, #31
 800f0ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f0b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f0b4:	d10c      	bne.n	800f0d0 <rshift+0x3c>
 800f0b6:	f100 0710 	add.w	r7, r0, #16
 800f0ba:	4629      	mov	r1, r5
 800f0bc:	42b1      	cmp	r1, r6
 800f0be:	d334      	bcc.n	800f12a <rshift+0x96>
 800f0c0:	1a9b      	subs	r3, r3, r2
 800f0c2:	009b      	lsls	r3, r3, #2
 800f0c4:	1eea      	subs	r2, r5, #3
 800f0c6:	4296      	cmp	r6, r2
 800f0c8:	bf38      	it	cc
 800f0ca:	2300      	movcc	r3, #0
 800f0cc:	4423      	add	r3, r4
 800f0ce:	e015      	b.n	800f0fc <rshift+0x68>
 800f0d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f0d4:	f1c1 0820 	rsb	r8, r1, #32
 800f0d8:	40cf      	lsrs	r7, r1
 800f0da:	f105 0e04 	add.w	lr, r5, #4
 800f0de:	46a1      	mov	r9, r4
 800f0e0:	4576      	cmp	r6, lr
 800f0e2:	46f4      	mov	ip, lr
 800f0e4:	d815      	bhi.n	800f112 <rshift+0x7e>
 800f0e6:	1a9a      	subs	r2, r3, r2
 800f0e8:	0092      	lsls	r2, r2, #2
 800f0ea:	3a04      	subs	r2, #4
 800f0ec:	3501      	adds	r5, #1
 800f0ee:	42ae      	cmp	r6, r5
 800f0f0:	bf38      	it	cc
 800f0f2:	2200      	movcc	r2, #0
 800f0f4:	18a3      	adds	r3, r4, r2
 800f0f6:	50a7      	str	r7, [r4, r2]
 800f0f8:	b107      	cbz	r7, 800f0fc <rshift+0x68>
 800f0fa:	3304      	adds	r3, #4
 800f0fc:	1b1a      	subs	r2, r3, r4
 800f0fe:	42a3      	cmp	r3, r4
 800f100:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f104:	bf08      	it	eq
 800f106:	2300      	moveq	r3, #0
 800f108:	6102      	str	r2, [r0, #16]
 800f10a:	bf08      	it	eq
 800f10c:	6143      	streq	r3, [r0, #20]
 800f10e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f112:	f8dc c000 	ldr.w	ip, [ip]
 800f116:	fa0c fc08 	lsl.w	ip, ip, r8
 800f11a:	ea4c 0707 	orr.w	r7, ip, r7
 800f11e:	f849 7b04 	str.w	r7, [r9], #4
 800f122:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f126:	40cf      	lsrs	r7, r1
 800f128:	e7da      	b.n	800f0e0 <rshift+0x4c>
 800f12a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f12e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f132:	e7c3      	b.n	800f0bc <rshift+0x28>
 800f134:	4623      	mov	r3, r4
 800f136:	e7e1      	b.n	800f0fc <rshift+0x68>

0800f138 <__hexdig_fun>:
 800f138:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f13c:	2b09      	cmp	r3, #9
 800f13e:	d802      	bhi.n	800f146 <__hexdig_fun+0xe>
 800f140:	3820      	subs	r0, #32
 800f142:	b2c0      	uxtb	r0, r0
 800f144:	4770      	bx	lr
 800f146:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f14a:	2b05      	cmp	r3, #5
 800f14c:	d801      	bhi.n	800f152 <__hexdig_fun+0x1a>
 800f14e:	3847      	subs	r0, #71	@ 0x47
 800f150:	e7f7      	b.n	800f142 <__hexdig_fun+0xa>
 800f152:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f156:	2b05      	cmp	r3, #5
 800f158:	d801      	bhi.n	800f15e <__hexdig_fun+0x26>
 800f15a:	3827      	subs	r0, #39	@ 0x27
 800f15c:	e7f1      	b.n	800f142 <__hexdig_fun+0xa>
 800f15e:	2000      	movs	r0, #0
 800f160:	4770      	bx	lr
	...

0800f164 <__gethex>:
 800f164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f168:	b085      	sub	sp, #20
 800f16a:	468a      	mov	sl, r1
 800f16c:	9302      	str	r3, [sp, #8]
 800f16e:	680b      	ldr	r3, [r1, #0]
 800f170:	9001      	str	r0, [sp, #4]
 800f172:	4690      	mov	r8, r2
 800f174:	1c9c      	adds	r4, r3, #2
 800f176:	46a1      	mov	r9, r4
 800f178:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f17c:	2830      	cmp	r0, #48	@ 0x30
 800f17e:	d0fa      	beq.n	800f176 <__gethex+0x12>
 800f180:	eba9 0303 	sub.w	r3, r9, r3
 800f184:	f1a3 0b02 	sub.w	fp, r3, #2
 800f188:	f7ff ffd6 	bl	800f138 <__hexdig_fun>
 800f18c:	4605      	mov	r5, r0
 800f18e:	2800      	cmp	r0, #0
 800f190:	d168      	bne.n	800f264 <__gethex+0x100>
 800f192:	49a0      	ldr	r1, [pc, #640]	@ (800f414 <__gethex+0x2b0>)
 800f194:	2201      	movs	r2, #1
 800f196:	4648      	mov	r0, r9
 800f198:	f7ff f83b 	bl	800e212 <strncmp>
 800f19c:	4607      	mov	r7, r0
 800f19e:	2800      	cmp	r0, #0
 800f1a0:	d167      	bne.n	800f272 <__gethex+0x10e>
 800f1a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f1a6:	4626      	mov	r6, r4
 800f1a8:	f7ff ffc6 	bl	800f138 <__hexdig_fun>
 800f1ac:	2800      	cmp	r0, #0
 800f1ae:	d062      	beq.n	800f276 <__gethex+0x112>
 800f1b0:	4623      	mov	r3, r4
 800f1b2:	7818      	ldrb	r0, [r3, #0]
 800f1b4:	2830      	cmp	r0, #48	@ 0x30
 800f1b6:	4699      	mov	r9, r3
 800f1b8:	f103 0301 	add.w	r3, r3, #1
 800f1bc:	d0f9      	beq.n	800f1b2 <__gethex+0x4e>
 800f1be:	f7ff ffbb 	bl	800f138 <__hexdig_fun>
 800f1c2:	fab0 f580 	clz	r5, r0
 800f1c6:	096d      	lsrs	r5, r5, #5
 800f1c8:	f04f 0b01 	mov.w	fp, #1
 800f1cc:	464a      	mov	r2, r9
 800f1ce:	4616      	mov	r6, r2
 800f1d0:	3201      	adds	r2, #1
 800f1d2:	7830      	ldrb	r0, [r6, #0]
 800f1d4:	f7ff ffb0 	bl	800f138 <__hexdig_fun>
 800f1d8:	2800      	cmp	r0, #0
 800f1da:	d1f8      	bne.n	800f1ce <__gethex+0x6a>
 800f1dc:	498d      	ldr	r1, [pc, #564]	@ (800f414 <__gethex+0x2b0>)
 800f1de:	2201      	movs	r2, #1
 800f1e0:	4630      	mov	r0, r6
 800f1e2:	f7ff f816 	bl	800e212 <strncmp>
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	d13f      	bne.n	800f26a <__gethex+0x106>
 800f1ea:	b944      	cbnz	r4, 800f1fe <__gethex+0x9a>
 800f1ec:	1c74      	adds	r4, r6, #1
 800f1ee:	4622      	mov	r2, r4
 800f1f0:	4616      	mov	r6, r2
 800f1f2:	3201      	adds	r2, #1
 800f1f4:	7830      	ldrb	r0, [r6, #0]
 800f1f6:	f7ff ff9f 	bl	800f138 <__hexdig_fun>
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	d1f8      	bne.n	800f1f0 <__gethex+0x8c>
 800f1fe:	1ba4      	subs	r4, r4, r6
 800f200:	00a7      	lsls	r7, r4, #2
 800f202:	7833      	ldrb	r3, [r6, #0]
 800f204:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f208:	2b50      	cmp	r3, #80	@ 0x50
 800f20a:	d13e      	bne.n	800f28a <__gethex+0x126>
 800f20c:	7873      	ldrb	r3, [r6, #1]
 800f20e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f210:	d033      	beq.n	800f27a <__gethex+0x116>
 800f212:	2b2d      	cmp	r3, #45	@ 0x2d
 800f214:	d034      	beq.n	800f280 <__gethex+0x11c>
 800f216:	1c71      	adds	r1, r6, #1
 800f218:	2400      	movs	r4, #0
 800f21a:	7808      	ldrb	r0, [r1, #0]
 800f21c:	f7ff ff8c 	bl	800f138 <__hexdig_fun>
 800f220:	1e43      	subs	r3, r0, #1
 800f222:	b2db      	uxtb	r3, r3
 800f224:	2b18      	cmp	r3, #24
 800f226:	d830      	bhi.n	800f28a <__gethex+0x126>
 800f228:	f1a0 0210 	sub.w	r2, r0, #16
 800f22c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f230:	f7ff ff82 	bl	800f138 <__hexdig_fun>
 800f234:	f100 3cff 	add.w	ip, r0, #4294967295
 800f238:	fa5f fc8c 	uxtb.w	ip, ip
 800f23c:	f1bc 0f18 	cmp.w	ip, #24
 800f240:	f04f 030a 	mov.w	r3, #10
 800f244:	d91e      	bls.n	800f284 <__gethex+0x120>
 800f246:	b104      	cbz	r4, 800f24a <__gethex+0xe6>
 800f248:	4252      	negs	r2, r2
 800f24a:	4417      	add	r7, r2
 800f24c:	f8ca 1000 	str.w	r1, [sl]
 800f250:	b1ed      	cbz	r5, 800f28e <__gethex+0x12a>
 800f252:	f1bb 0f00 	cmp.w	fp, #0
 800f256:	bf0c      	ite	eq
 800f258:	2506      	moveq	r5, #6
 800f25a:	2500      	movne	r5, #0
 800f25c:	4628      	mov	r0, r5
 800f25e:	b005      	add	sp, #20
 800f260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f264:	2500      	movs	r5, #0
 800f266:	462c      	mov	r4, r5
 800f268:	e7b0      	b.n	800f1cc <__gethex+0x68>
 800f26a:	2c00      	cmp	r4, #0
 800f26c:	d1c7      	bne.n	800f1fe <__gethex+0x9a>
 800f26e:	4627      	mov	r7, r4
 800f270:	e7c7      	b.n	800f202 <__gethex+0x9e>
 800f272:	464e      	mov	r6, r9
 800f274:	462f      	mov	r7, r5
 800f276:	2501      	movs	r5, #1
 800f278:	e7c3      	b.n	800f202 <__gethex+0x9e>
 800f27a:	2400      	movs	r4, #0
 800f27c:	1cb1      	adds	r1, r6, #2
 800f27e:	e7cc      	b.n	800f21a <__gethex+0xb6>
 800f280:	2401      	movs	r4, #1
 800f282:	e7fb      	b.n	800f27c <__gethex+0x118>
 800f284:	fb03 0002 	mla	r0, r3, r2, r0
 800f288:	e7ce      	b.n	800f228 <__gethex+0xc4>
 800f28a:	4631      	mov	r1, r6
 800f28c:	e7de      	b.n	800f24c <__gethex+0xe8>
 800f28e:	eba6 0309 	sub.w	r3, r6, r9
 800f292:	3b01      	subs	r3, #1
 800f294:	4629      	mov	r1, r5
 800f296:	2b07      	cmp	r3, #7
 800f298:	dc0a      	bgt.n	800f2b0 <__gethex+0x14c>
 800f29a:	9801      	ldr	r0, [sp, #4]
 800f29c:	f000 fafc 	bl	800f898 <_Balloc>
 800f2a0:	4604      	mov	r4, r0
 800f2a2:	b940      	cbnz	r0, 800f2b6 <__gethex+0x152>
 800f2a4:	4b5c      	ldr	r3, [pc, #368]	@ (800f418 <__gethex+0x2b4>)
 800f2a6:	4602      	mov	r2, r0
 800f2a8:	21e4      	movs	r1, #228	@ 0xe4
 800f2aa:	485c      	ldr	r0, [pc, #368]	@ (800f41c <__gethex+0x2b8>)
 800f2ac:	f001 fc32 	bl	8010b14 <__assert_func>
 800f2b0:	3101      	adds	r1, #1
 800f2b2:	105b      	asrs	r3, r3, #1
 800f2b4:	e7ef      	b.n	800f296 <__gethex+0x132>
 800f2b6:	f100 0a14 	add.w	sl, r0, #20
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	4655      	mov	r5, sl
 800f2be:	469b      	mov	fp, r3
 800f2c0:	45b1      	cmp	r9, r6
 800f2c2:	d337      	bcc.n	800f334 <__gethex+0x1d0>
 800f2c4:	f845 bb04 	str.w	fp, [r5], #4
 800f2c8:	eba5 050a 	sub.w	r5, r5, sl
 800f2cc:	10ad      	asrs	r5, r5, #2
 800f2ce:	6125      	str	r5, [r4, #16]
 800f2d0:	4658      	mov	r0, fp
 800f2d2:	f000 fbd3 	bl	800fa7c <__hi0bits>
 800f2d6:	016d      	lsls	r5, r5, #5
 800f2d8:	f8d8 6000 	ldr.w	r6, [r8]
 800f2dc:	1a2d      	subs	r5, r5, r0
 800f2de:	42b5      	cmp	r5, r6
 800f2e0:	dd54      	ble.n	800f38c <__gethex+0x228>
 800f2e2:	1bad      	subs	r5, r5, r6
 800f2e4:	4629      	mov	r1, r5
 800f2e6:	4620      	mov	r0, r4
 800f2e8:	f000 ff67 	bl	80101ba <__any_on>
 800f2ec:	4681      	mov	r9, r0
 800f2ee:	b178      	cbz	r0, 800f310 <__gethex+0x1ac>
 800f2f0:	1e6b      	subs	r3, r5, #1
 800f2f2:	1159      	asrs	r1, r3, #5
 800f2f4:	f003 021f 	and.w	r2, r3, #31
 800f2f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f2fc:	f04f 0901 	mov.w	r9, #1
 800f300:	fa09 f202 	lsl.w	r2, r9, r2
 800f304:	420a      	tst	r2, r1
 800f306:	d003      	beq.n	800f310 <__gethex+0x1ac>
 800f308:	454b      	cmp	r3, r9
 800f30a:	dc36      	bgt.n	800f37a <__gethex+0x216>
 800f30c:	f04f 0902 	mov.w	r9, #2
 800f310:	4629      	mov	r1, r5
 800f312:	4620      	mov	r0, r4
 800f314:	f7ff febe 	bl	800f094 <rshift>
 800f318:	442f      	add	r7, r5
 800f31a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f31e:	42bb      	cmp	r3, r7
 800f320:	da42      	bge.n	800f3a8 <__gethex+0x244>
 800f322:	9801      	ldr	r0, [sp, #4]
 800f324:	4621      	mov	r1, r4
 800f326:	f000 faf7 	bl	800f918 <_Bfree>
 800f32a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f32c:	2300      	movs	r3, #0
 800f32e:	6013      	str	r3, [r2, #0]
 800f330:	25a3      	movs	r5, #163	@ 0xa3
 800f332:	e793      	b.n	800f25c <__gethex+0xf8>
 800f334:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f338:	2a2e      	cmp	r2, #46	@ 0x2e
 800f33a:	d012      	beq.n	800f362 <__gethex+0x1fe>
 800f33c:	2b20      	cmp	r3, #32
 800f33e:	d104      	bne.n	800f34a <__gethex+0x1e6>
 800f340:	f845 bb04 	str.w	fp, [r5], #4
 800f344:	f04f 0b00 	mov.w	fp, #0
 800f348:	465b      	mov	r3, fp
 800f34a:	7830      	ldrb	r0, [r6, #0]
 800f34c:	9303      	str	r3, [sp, #12]
 800f34e:	f7ff fef3 	bl	800f138 <__hexdig_fun>
 800f352:	9b03      	ldr	r3, [sp, #12]
 800f354:	f000 000f 	and.w	r0, r0, #15
 800f358:	4098      	lsls	r0, r3
 800f35a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f35e:	3304      	adds	r3, #4
 800f360:	e7ae      	b.n	800f2c0 <__gethex+0x15c>
 800f362:	45b1      	cmp	r9, r6
 800f364:	d8ea      	bhi.n	800f33c <__gethex+0x1d8>
 800f366:	492b      	ldr	r1, [pc, #172]	@ (800f414 <__gethex+0x2b0>)
 800f368:	9303      	str	r3, [sp, #12]
 800f36a:	2201      	movs	r2, #1
 800f36c:	4630      	mov	r0, r6
 800f36e:	f7fe ff50 	bl	800e212 <strncmp>
 800f372:	9b03      	ldr	r3, [sp, #12]
 800f374:	2800      	cmp	r0, #0
 800f376:	d1e1      	bne.n	800f33c <__gethex+0x1d8>
 800f378:	e7a2      	b.n	800f2c0 <__gethex+0x15c>
 800f37a:	1ea9      	subs	r1, r5, #2
 800f37c:	4620      	mov	r0, r4
 800f37e:	f000 ff1c 	bl	80101ba <__any_on>
 800f382:	2800      	cmp	r0, #0
 800f384:	d0c2      	beq.n	800f30c <__gethex+0x1a8>
 800f386:	f04f 0903 	mov.w	r9, #3
 800f38a:	e7c1      	b.n	800f310 <__gethex+0x1ac>
 800f38c:	da09      	bge.n	800f3a2 <__gethex+0x23e>
 800f38e:	1b75      	subs	r5, r6, r5
 800f390:	4621      	mov	r1, r4
 800f392:	9801      	ldr	r0, [sp, #4]
 800f394:	462a      	mov	r2, r5
 800f396:	f000 fcd7 	bl	800fd48 <__lshift>
 800f39a:	1b7f      	subs	r7, r7, r5
 800f39c:	4604      	mov	r4, r0
 800f39e:	f100 0a14 	add.w	sl, r0, #20
 800f3a2:	f04f 0900 	mov.w	r9, #0
 800f3a6:	e7b8      	b.n	800f31a <__gethex+0x1b6>
 800f3a8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f3ac:	42bd      	cmp	r5, r7
 800f3ae:	dd6f      	ble.n	800f490 <__gethex+0x32c>
 800f3b0:	1bed      	subs	r5, r5, r7
 800f3b2:	42ae      	cmp	r6, r5
 800f3b4:	dc34      	bgt.n	800f420 <__gethex+0x2bc>
 800f3b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f3ba:	2b02      	cmp	r3, #2
 800f3bc:	d022      	beq.n	800f404 <__gethex+0x2a0>
 800f3be:	2b03      	cmp	r3, #3
 800f3c0:	d024      	beq.n	800f40c <__gethex+0x2a8>
 800f3c2:	2b01      	cmp	r3, #1
 800f3c4:	d115      	bne.n	800f3f2 <__gethex+0x28e>
 800f3c6:	42ae      	cmp	r6, r5
 800f3c8:	d113      	bne.n	800f3f2 <__gethex+0x28e>
 800f3ca:	2e01      	cmp	r6, #1
 800f3cc:	d10b      	bne.n	800f3e6 <__gethex+0x282>
 800f3ce:	9a02      	ldr	r2, [sp, #8]
 800f3d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f3d4:	6013      	str	r3, [r2, #0]
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	6123      	str	r3, [r4, #16]
 800f3da:	f8ca 3000 	str.w	r3, [sl]
 800f3de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f3e0:	2562      	movs	r5, #98	@ 0x62
 800f3e2:	601c      	str	r4, [r3, #0]
 800f3e4:	e73a      	b.n	800f25c <__gethex+0xf8>
 800f3e6:	1e71      	subs	r1, r6, #1
 800f3e8:	4620      	mov	r0, r4
 800f3ea:	f000 fee6 	bl	80101ba <__any_on>
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	d1ed      	bne.n	800f3ce <__gethex+0x26a>
 800f3f2:	9801      	ldr	r0, [sp, #4]
 800f3f4:	4621      	mov	r1, r4
 800f3f6:	f000 fa8f 	bl	800f918 <_Bfree>
 800f3fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	6013      	str	r3, [r2, #0]
 800f400:	2550      	movs	r5, #80	@ 0x50
 800f402:	e72b      	b.n	800f25c <__gethex+0xf8>
 800f404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f406:	2b00      	cmp	r3, #0
 800f408:	d1f3      	bne.n	800f3f2 <__gethex+0x28e>
 800f40a:	e7e0      	b.n	800f3ce <__gethex+0x26a>
 800f40c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d1dd      	bne.n	800f3ce <__gethex+0x26a>
 800f412:	e7ee      	b.n	800f3f2 <__gethex+0x28e>
 800f414:	080114ad 	.word	0x080114ad
 800f418:	080115bd 	.word	0x080115bd
 800f41c:	080115ce 	.word	0x080115ce
 800f420:	1e6f      	subs	r7, r5, #1
 800f422:	f1b9 0f00 	cmp.w	r9, #0
 800f426:	d130      	bne.n	800f48a <__gethex+0x326>
 800f428:	b127      	cbz	r7, 800f434 <__gethex+0x2d0>
 800f42a:	4639      	mov	r1, r7
 800f42c:	4620      	mov	r0, r4
 800f42e:	f000 fec4 	bl	80101ba <__any_on>
 800f432:	4681      	mov	r9, r0
 800f434:	117a      	asrs	r2, r7, #5
 800f436:	2301      	movs	r3, #1
 800f438:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f43c:	f007 071f 	and.w	r7, r7, #31
 800f440:	40bb      	lsls	r3, r7
 800f442:	4213      	tst	r3, r2
 800f444:	4629      	mov	r1, r5
 800f446:	4620      	mov	r0, r4
 800f448:	bf18      	it	ne
 800f44a:	f049 0902 	orrne.w	r9, r9, #2
 800f44e:	f7ff fe21 	bl	800f094 <rshift>
 800f452:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f456:	1b76      	subs	r6, r6, r5
 800f458:	2502      	movs	r5, #2
 800f45a:	f1b9 0f00 	cmp.w	r9, #0
 800f45e:	d047      	beq.n	800f4f0 <__gethex+0x38c>
 800f460:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f464:	2b02      	cmp	r3, #2
 800f466:	d015      	beq.n	800f494 <__gethex+0x330>
 800f468:	2b03      	cmp	r3, #3
 800f46a:	d017      	beq.n	800f49c <__gethex+0x338>
 800f46c:	2b01      	cmp	r3, #1
 800f46e:	d109      	bne.n	800f484 <__gethex+0x320>
 800f470:	f019 0f02 	tst.w	r9, #2
 800f474:	d006      	beq.n	800f484 <__gethex+0x320>
 800f476:	f8da 3000 	ldr.w	r3, [sl]
 800f47a:	ea49 0903 	orr.w	r9, r9, r3
 800f47e:	f019 0f01 	tst.w	r9, #1
 800f482:	d10e      	bne.n	800f4a2 <__gethex+0x33e>
 800f484:	f045 0510 	orr.w	r5, r5, #16
 800f488:	e032      	b.n	800f4f0 <__gethex+0x38c>
 800f48a:	f04f 0901 	mov.w	r9, #1
 800f48e:	e7d1      	b.n	800f434 <__gethex+0x2d0>
 800f490:	2501      	movs	r5, #1
 800f492:	e7e2      	b.n	800f45a <__gethex+0x2f6>
 800f494:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f496:	f1c3 0301 	rsb	r3, r3, #1
 800f49a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f49c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d0f0      	beq.n	800f484 <__gethex+0x320>
 800f4a2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f4a6:	f104 0314 	add.w	r3, r4, #20
 800f4aa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f4ae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f4b2:	f04f 0c00 	mov.w	ip, #0
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4bc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f4c0:	d01b      	beq.n	800f4fa <__gethex+0x396>
 800f4c2:	3201      	adds	r2, #1
 800f4c4:	6002      	str	r2, [r0, #0]
 800f4c6:	2d02      	cmp	r5, #2
 800f4c8:	f104 0314 	add.w	r3, r4, #20
 800f4cc:	d13c      	bne.n	800f548 <__gethex+0x3e4>
 800f4ce:	f8d8 2000 	ldr.w	r2, [r8]
 800f4d2:	3a01      	subs	r2, #1
 800f4d4:	42b2      	cmp	r2, r6
 800f4d6:	d109      	bne.n	800f4ec <__gethex+0x388>
 800f4d8:	1171      	asrs	r1, r6, #5
 800f4da:	2201      	movs	r2, #1
 800f4dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f4e0:	f006 061f 	and.w	r6, r6, #31
 800f4e4:	fa02 f606 	lsl.w	r6, r2, r6
 800f4e8:	421e      	tst	r6, r3
 800f4ea:	d13a      	bne.n	800f562 <__gethex+0x3fe>
 800f4ec:	f045 0520 	orr.w	r5, r5, #32
 800f4f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f4f2:	601c      	str	r4, [r3, #0]
 800f4f4:	9b02      	ldr	r3, [sp, #8]
 800f4f6:	601f      	str	r7, [r3, #0]
 800f4f8:	e6b0      	b.n	800f25c <__gethex+0xf8>
 800f4fa:	4299      	cmp	r1, r3
 800f4fc:	f843 cc04 	str.w	ip, [r3, #-4]
 800f500:	d8d9      	bhi.n	800f4b6 <__gethex+0x352>
 800f502:	68a3      	ldr	r3, [r4, #8]
 800f504:	459b      	cmp	fp, r3
 800f506:	db17      	blt.n	800f538 <__gethex+0x3d4>
 800f508:	6861      	ldr	r1, [r4, #4]
 800f50a:	9801      	ldr	r0, [sp, #4]
 800f50c:	3101      	adds	r1, #1
 800f50e:	f000 f9c3 	bl	800f898 <_Balloc>
 800f512:	4681      	mov	r9, r0
 800f514:	b918      	cbnz	r0, 800f51e <__gethex+0x3ba>
 800f516:	4b1a      	ldr	r3, [pc, #104]	@ (800f580 <__gethex+0x41c>)
 800f518:	4602      	mov	r2, r0
 800f51a:	2184      	movs	r1, #132	@ 0x84
 800f51c:	e6c5      	b.n	800f2aa <__gethex+0x146>
 800f51e:	6922      	ldr	r2, [r4, #16]
 800f520:	3202      	adds	r2, #2
 800f522:	f104 010c 	add.w	r1, r4, #12
 800f526:	0092      	lsls	r2, r2, #2
 800f528:	300c      	adds	r0, #12
 800f52a:	f7fe fefc 	bl	800e326 <memcpy>
 800f52e:	4621      	mov	r1, r4
 800f530:	9801      	ldr	r0, [sp, #4]
 800f532:	f000 f9f1 	bl	800f918 <_Bfree>
 800f536:	464c      	mov	r4, r9
 800f538:	6923      	ldr	r3, [r4, #16]
 800f53a:	1c5a      	adds	r2, r3, #1
 800f53c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f540:	6122      	str	r2, [r4, #16]
 800f542:	2201      	movs	r2, #1
 800f544:	615a      	str	r2, [r3, #20]
 800f546:	e7be      	b.n	800f4c6 <__gethex+0x362>
 800f548:	6922      	ldr	r2, [r4, #16]
 800f54a:	455a      	cmp	r2, fp
 800f54c:	dd0b      	ble.n	800f566 <__gethex+0x402>
 800f54e:	2101      	movs	r1, #1
 800f550:	4620      	mov	r0, r4
 800f552:	f7ff fd9f 	bl	800f094 <rshift>
 800f556:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f55a:	3701      	adds	r7, #1
 800f55c:	42bb      	cmp	r3, r7
 800f55e:	f6ff aee0 	blt.w	800f322 <__gethex+0x1be>
 800f562:	2501      	movs	r5, #1
 800f564:	e7c2      	b.n	800f4ec <__gethex+0x388>
 800f566:	f016 061f 	ands.w	r6, r6, #31
 800f56a:	d0fa      	beq.n	800f562 <__gethex+0x3fe>
 800f56c:	4453      	add	r3, sl
 800f56e:	f1c6 0620 	rsb	r6, r6, #32
 800f572:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f576:	f000 fa81 	bl	800fa7c <__hi0bits>
 800f57a:	42b0      	cmp	r0, r6
 800f57c:	dbe7      	blt.n	800f54e <__gethex+0x3ea>
 800f57e:	e7f0      	b.n	800f562 <__gethex+0x3fe>
 800f580:	080115bd 	.word	0x080115bd

0800f584 <L_shift>:
 800f584:	f1c2 0208 	rsb	r2, r2, #8
 800f588:	0092      	lsls	r2, r2, #2
 800f58a:	b570      	push	{r4, r5, r6, lr}
 800f58c:	f1c2 0620 	rsb	r6, r2, #32
 800f590:	6843      	ldr	r3, [r0, #4]
 800f592:	6804      	ldr	r4, [r0, #0]
 800f594:	fa03 f506 	lsl.w	r5, r3, r6
 800f598:	432c      	orrs	r4, r5
 800f59a:	40d3      	lsrs	r3, r2
 800f59c:	6004      	str	r4, [r0, #0]
 800f59e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f5a2:	4288      	cmp	r0, r1
 800f5a4:	d3f4      	bcc.n	800f590 <L_shift+0xc>
 800f5a6:	bd70      	pop	{r4, r5, r6, pc}

0800f5a8 <__match>:
 800f5a8:	b530      	push	{r4, r5, lr}
 800f5aa:	6803      	ldr	r3, [r0, #0]
 800f5ac:	3301      	adds	r3, #1
 800f5ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5b2:	b914      	cbnz	r4, 800f5ba <__match+0x12>
 800f5b4:	6003      	str	r3, [r0, #0]
 800f5b6:	2001      	movs	r0, #1
 800f5b8:	bd30      	pop	{r4, r5, pc}
 800f5ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f5be:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f5c2:	2d19      	cmp	r5, #25
 800f5c4:	bf98      	it	ls
 800f5c6:	3220      	addls	r2, #32
 800f5c8:	42a2      	cmp	r2, r4
 800f5ca:	d0f0      	beq.n	800f5ae <__match+0x6>
 800f5cc:	2000      	movs	r0, #0
 800f5ce:	e7f3      	b.n	800f5b8 <__match+0x10>

0800f5d0 <__hexnan>:
 800f5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5d4:	680b      	ldr	r3, [r1, #0]
 800f5d6:	6801      	ldr	r1, [r0, #0]
 800f5d8:	115e      	asrs	r6, r3, #5
 800f5da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f5de:	f013 031f 	ands.w	r3, r3, #31
 800f5e2:	b087      	sub	sp, #28
 800f5e4:	bf18      	it	ne
 800f5e6:	3604      	addne	r6, #4
 800f5e8:	2500      	movs	r5, #0
 800f5ea:	1f37      	subs	r7, r6, #4
 800f5ec:	4682      	mov	sl, r0
 800f5ee:	4690      	mov	r8, r2
 800f5f0:	9301      	str	r3, [sp, #4]
 800f5f2:	f846 5c04 	str.w	r5, [r6, #-4]
 800f5f6:	46b9      	mov	r9, r7
 800f5f8:	463c      	mov	r4, r7
 800f5fa:	9502      	str	r5, [sp, #8]
 800f5fc:	46ab      	mov	fp, r5
 800f5fe:	784a      	ldrb	r2, [r1, #1]
 800f600:	1c4b      	adds	r3, r1, #1
 800f602:	9303      	str	r3, [sp, #12]
 800f604:	b342      	cbz	r2, 800f658 <__hexnan+0x88>
 800f606:	4610      	mov	r0, r2
 800f608:	9105      	str	r1, [sp, #20]
 800f60a:	9204      	str	r2, [sp, #16]
 800f60c:	f7ff fd94 	bl	800f138 <__hexdig_fun>
 800f610:	2800      	cmp	r0, #0
 800f612:	d151      	bne.n	800f6b8 <__hexnan+0xe8>
 800f614:	9a04      	ldr	r2, [sp, #16]
 800f616:	9905      	ldr	r1, [sp, #20]
 800f618:	2a20      	cmp	r2, #32
 800f61a:	d818      	bhi.n	800f64e <__hexnan+0x7e>
 800f61c:	9b02      	ldr	r3, [sp, #8]
 800f61e:	459b      	cmp	fp, r3
 800f620:	dd13      	ble.n	800f64a <__hexnan+0x7a>
 800f622:	454c      	cmp	r4, r9
 800f624:	d206      	bcs.n	800f634 <__hexnan+0x64>
 800f626:	2d07      	cmp	r5, #7
 800f628:	dc04      	bgt.n	800f634 <__hexnan+0x64>
 800f62a:	462a      	mov	r2, r5
 800f62c:	4649      	mov	r1, r9
 800f62e:	4620      	mov	r0, r4
 800f630:	f7ff ffa8 	bl	800f584 <L_shift>
 800f634:	4544      	cmp	r4, r8
 800f636:	d952      	bls.n	800f6de <__hexnan+0x10e>
 800f638:	2300      	movs	r3, #0
 800f63a:	f1a4 0904 	sub.w	r9, r4, #4
 800f63e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f642:	f8cd b008 	str.w	fp, [sp, #8]
 800f646:	464c      	mov	r4, r9
 800f648:	461d      	mov	r5, r3
 800f64a:	9903      	ldr	r1, [sp, #12]
 800f64c:	e7d7      	b.n	800f5fe <__hexnan+0x2e>
 800f64e:	2a29      	cmp	r2, #41	@ 0x29
 800f650:	d157      	bne.n	800f702 <__hexnan+0x132>
 800f652:	3102      	adds	r1, #2
 800f654:	f8ca 1000 	str.w	r1, [sl]
 800f658:	f1bb 0f00 	cmp.w	fp, #0
 800f65c:	d051      	beq.n	800f702 <__hexnan+0x132>
 800f65e:	454c      	cmp	r4, r9
 800f660:	d206      	bcs.n	800f670 <__hexnan+0xa0>
 800f662:	2d07      	cmp	r5, #7
 800f664:	dc04      	bgt.n	800f670 <__hexnan+0xa0>
 800f666:	462a      	mov	r2, r5
 800f668:	4649      	mov	r1, r9
 800f66a:	4620      	mov	r0, r4
 800f66c:	f7ff ff8a 	bl	800f584 <L_shift>
 800f670:	4544      	cmp	r4, r8
 800f672:	d936      	bls.n	800f6e2 <__hexnan+0x112>
 800f674:	f1a8 0204 	sub.w	r2, r8, #4
 800f678:	4623      	mov	r3, r4
 800f67a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f67e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f682:	429f      	cmp	r7, r3
 800f684:	d2f9      	bcs.n	800f67a <__hexnan+0xaa>
 800f686:	1b3b      	subs	r3, r7, r4
 800f688:	f023 0303 	bic.w	r3, r3, #3
 800f68c:	3304      	adds	r3, #4
 800f68e:	3401      	adds	r4, #1
 800f690:	3e03      	subs	r6, #3
 800f692:	42b4      	cmp	r4, r6
 800f694:	bf88      	it	hi
 800f696:	2304      	movhi	r3, #4
 800f698:	4443      	add	r3, r8
 800f69a:	2200      	movs	r2, #0
 800f69c:	f843 2b04 	str.w	r2, [r3], #4
 800f6a0:	429f      	cmp	r7, r3
 800f6a2:	d2fb      	bcs.n	800f69c <__hexnan+0xcc>
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	b91b      	cbnz	r3, 800f6b0 <__hexnan+0xe0>
 800f6a8:	4547      	cmp	r7, r8
 800f6aa:	d128      	bne.n	800f6fe <__hexnan+0x12e>
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	603b      	str	r3, [r7, #0]
 800f6b0:	2005      	movs	r0, #5
 800f6b2:	b007      	add	sp, #28
 800f6b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b8:	3501      	adds	r5, #1
 800f6ba:	2d08      	cmp	r5, #8
 800f6bc:	f10b 0b01 	add.w	fp, fp, #1
 800f6c0:	dd06      	ble.n	800f6d0 <__hexnan+0x100>
 800f6c2:	4544      	cmp	r4, r8
 800f6c4:	d9c1      	bls.n	800f64a <__hexnan+0x7a>
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f6cc:	2501      	movs	r5, #1
 800f6ce:	3c04      	subs	r4, #4
 800f6d0:	6822      	ldr	r2, [r4, #0]
 800f6d2:	f000 000f 	and.w	r0, r0, #15
 800f6d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f6da:	6020      	str	r0, [r4, #0]
 800f6dc:	e7b5      	b.n	800f64a <__hexnan+0x7a>
 800f6de:	2508      	movs	r5, #8
 800f6e0:	e7b3      	b.n	800f64a <__hexnan+0x7a>
 800f6e2:	9b01      	ldr	r3, [sp, #4]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d0dd      	beq.n	800f6a4 <__hexnan+0xd4>
 800f6e8:	f1c3 0320 	rsb	r3, r3, #32
 800f6ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f6f0:	40da      	lsrs	r2, r3
 800f6f2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f6f6:	4013      	ands	r3, r2
 800f6f8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f6fc:	e7d2      	b.n	800f6a4 <__hexnan+0xd4>
 800f6fe:	3f04      	subs	r7, #4
 800f700:	e7d0      	b.n	800f6a4 <__hexnan+0xd4>
 800f702:	2004      	movs	r0, #4
 800f704:	e7d5      	b.n	800f6b2 <__hexnan+0xe2>
	...

0800f708 <malloc>:
 800f708:	4b02      	ldr	r3, [pc, #8]	@ (800f714 <malloc+0xc>)
 800f70a:	4601      	mov	r1, r0
 800f70c:	6818      	ldr	r0, [r3, #0]
 800f70e:	f000 b825 	b.w	800f75c <_malloc_r>
 800f712:	bf00      	nop
 800f714:	20000230 	.word	0x20000230

0800f718 <sbrk_aligned>:
 800f718:	b570      	push	{r4, r5, r6, lr}
 800f71a:	4e0f      	ldr	r6, [pc, #60]	@ (800f758 <sbrk_aligned+0x40>)
 800f71c:	460c      	mov	r4, r1
 800f71e:	6831      	ldr	r1, [r6, #0]
 800f720:	4605      	mov	r5, r0
 800f722:	b911      	cbnz	r1, 800f72a <sbrk_aligned+0x12>
 800f724:	f001 f9e6 	bl	8010af4 <_sbrk_r>
 800f728:	6030      	str	r0, [r6, #0]
 800f72a:	4621      	mov	r1, r4
 800f72c:	4628      	mov	r0, r5
 800f72e:	f001 f9e1 	bl	8010af4 <_sbrk_r>
 800f732:	1c43      	adds	r3, r0, #1
 800f734:	d103      	bne.n	800f73e <sbrk_aligned+0x26>
 800f736:	f04f 34ff 	mov.w	r4, #4294967295
 800f73a:	4620      	mov	r0, r4
 800f73c:	bd70      	pop	{r4, r5, r6, pc}
 800f73e:	1cc4      	adds	r4, r0, #3
 800f740:	f024 0403 	bic.w	r4, r4, #3
 800f744:	42a0      	cmp	r0, r4
 800f746:	d0f8      	beq.n	800f73a <sbrk_aligned+0x22>
 800f748:	1a21      	subs	r1, r4, r0
 800f74a:	4628      	mov	r0, r5
 800f74c:	f001 f9d2 	bl	8010af4 <_sbrk_r>
 800f750:	3001      	adds	r0, #1
 800f752:	d1f2      	bne.n	800f73a <sbrk_aligned+0x22>
 800f754:	e7ef      	b.n	800f736 <sbrk_aligned+0x1e>
 800f756:	bf00      	nop
 800f758:	200029e0 	.word	0x200029e0

0800f75c <_malloc_r>:
 800f75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f760:	1ccd      	adds	r5, r1, #3
 800f762:	f025 0503 	bic.w	r5, r5, #3
 800f766:	3508      	adds	r5, #8
 800f768:	2d0c      	cmp	r5, #12
 800f76a:	bf38      	it	cc
 800f76c:	250c      	movcc	r5, #12
 800f76e:	2d00      	cmp	r5, #0
 800f770:	4606      	mov	r6, r0
 800f772:	db01      	blt.n	800f778 <_malloc_r+0x1c>
 800f774:	42a9      	cmp	r1, r5
 800f776:	d904      	bls.n	800f782 <_malloc_r+0x26>
 800f778:	230c      	movs	r3, #12
 800f77a:	6033      	str	r3, [r6, #0]
 800f77c:	2000      	movs	r0, #0
 800f77e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f782:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f858 <_malloc_r+0xfc>
 800f786:	f000 f87b 	bl	800f880 <__malloc_lock>
 800f78a:	f8d8 3000 	ldr.w	r3, [r8]
 800f78e:	461c      	mov	r4, r3
 800f790:	bb44      	cbnz	r4, 800f7e4 <_malloc_r+0x88>
 800f792:	4629      	mov	r1, r5
 800f794:	4630      	mov	r0, r6
 800f796:	f7ff ffbf 	bl	800f718 <sbrk_aligned>
 800f79a:	1c43      	adds	r3, r0, #1
 800f79c:	4604      	mov	r4, r0
 800f79e:	d158      	bne.n	800f852 <_malloc_r+0xf6>
 800f7a0:	f8d8 4000 	ldr.w	r4, [r8]
 800f7a4:	4627      	mov	r7, r4
 800f7a6:	2f00      	cmp	r7, #0
 800f7a8:	d143      	bne.n	800f832 <_malloc_r+0xd6>
 800f7aa:	2c00      	cmp	r4, #0
 800f7ac:	d04b      	beq.n	800f846 <_malloc_r+0xea>
 800f7ae:	6823      	ldr	r3, [r4, #0]
 800f7b0:	4639      	mov	r1, r7
 800f7b2:	4630      	mov	r0, r6
 800f7b4:	eb04 0903 	add.w	r9, r4, r3
 800f7b8:	f001 f99c 	bl	8010af4 <_sbrk_r>
 800f7bc:	4581      	cmp	r9, r0
 800f7be:	d142      	bne.n	800f846 <_malloc_r+0xea>
 800f7c0:	6821      	ldr	r1, [r4, #0]
 800f7c2:	1a6d      	subs	r5, r5, r1
 800f7c4:	4629      	mov	r1, r5
 800f7c6:	4630      	mov	r0, r6
 800f7c8:	f7ff ffa6 	bl	800f718 <sbrk_aligned>
 800f7cc:	3001      	adds	r0, #1
 800f7ce:	d03a      	beq.n	800f846 <_malloc_r+0xea>
 800f7d0:	6823      	ldr	r3, [r4, #0]
 800f7d2:	442b      	add	r3, r5
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	f8d8 3000 	ldr.w	r3, [r8]
 800f7da:	685a      	ldr	r2, [r3, #4]
 800f7dc:	bb62      	cbnz	r2, 800f838 <_malloc_r+0xdc>
 800f7de:	f8c8 7000 	str.w	r7, [r8]
 800f7e2:	e00f      	b.n	800f804 <_malloc_r+0xa8>
 800f7e4:	6822      	ldr	r2, [r4, #0]
 800f7e6:	1b52      	subs	r2, r2, r5
 800f7e8:	d420      	bmi.n	800f82c <_malloc_r+0xd0>
 800f7ea:	2a0b      	cmp	r2, #11
 800f7ec:	d917      	bls.n	800f81e <_malloc_r+0xc2>
 800f7ee:	1961      	adds	r1, r4, r5
 800f7f0:	42a3      	cmp	r3, r4
 800f7f2:	6025      	str	r5, [r4, #0]
 800f7f4:	bf18      	it	ne
 800f7f6:	6059      	strne	r1, [r3, #4]
 800f7f8:	6863      	ldr	r3, [r4, #4]
 800f7fa:	bf08      	it	eq
 800f7fc:	f8c8 1000 	streq.w	r1, [r8]
 800f800:	5162      	str	r2, [r4, r5]
 800f802:	604b      	str	r3, [r1, #4]
 800f804:	4630      	mov	r0, r6
 800f806:	f000 f841 	bl	800f88c <__malloc_unlock>
 800f80a:	f104 000b 	add.w	r0, r4, #11
 800f80e:	1d23      	adds	r3, r4, #4
 800f810:	f020 0007 	bic.w	r0, r0, #7
 800f814:	1ac2      	subs	r2, r0, r3
 800f816:	bf1c      	itt	ne
 800f818:	1a1b      	subne	r3, r3, r0
 800f81a:	50a3      	strne	r3, [r4, r2]
 800f81c:	e7af      	b.n	800f77e <_malloc_r+0x22>
 800f81e:	6862      	ldr	r2, [r4, #4]
 800f820:	42a3      	cmp	r3, r4
 800f822:	bf0c      	ite	eq
 800f824:	f8c8 2000 	streq.w	r2, [r8]
 800f828:	605a      	strne	r2, [r3, #4]
 800f82a:	e7eb      	b.n	800f804 <_malloc_r+0xa8>
 800f82c:	4623      	mov	r3, r4
 800f82e:	6864      	ldr	r4, [r4, #4]
 800f830:	e7ae      	b.n	800f790 <_malloc_r+0x34>
 800f832:	463c      	mov	r4, r7
 800f834:	687f      	ldr	r7, [r7, #4]
 800f836:	e7b6      	b.n	800f7a6 <_malloc_r+0x4a>
 800f838:	461a      	mov	r2, r3
 800f83a:	685b      	ldr	r3, [r3, #4]
 800f83c:	42a3      	cmp	r3, r4
 800f83e:	d1fb      	bne.n	800f838 <_malloc_r+0xdc>
 800f840:	2300      	movs	r3, #0
 800f842:	6053      	str	r3, [r2, #4]
 800f844:	e7de      	b.n	800f804 <_malloc_r+0xa8>
 800f846:	230c      	movs	r3, #12
 800f848:	6033      	str	r3, [r6, #0]
 800f84a:	4630      	mov	r0, r6
 800f84c:	f000 f81e 	bl	800f88c <__malloc_unlock>
 800f850:	e794      	b.n	800f77c <_malloc_r+0x20>
 800f852:	6005      	str	r5, [r0, #0]
 800f854:	e7d6      	b.n	800f804 <_malloc_r+0xa8>
 800f856:	bf00      	nop
 800f858:	200029e4 	.word	0x200029e4

0800f85c <__ascii_mbtowc>:
 800f85c:	b082      	sub	sp, #8
 800f85e:	b901      	cbnz	r1, 800f862 <__ascii_mbtowc+0x6>
 800f860:	a901      	add	r1, sp, #4
 800f862:	b142      	cbz	r2, 800f876 <__ascii_mbtowc+0x1a>
 800f864:	b14b      	cbz	r3, 800f87a <__ascii_mbtowc+0x1e>
 800f866:	7813      	ldrb	r3, [r2, #0]
 800f868:	600b      	str	r3, [r1, #0]
 800f86a:	7812      	ldrb	r2, [r2, #0]
 800f86c:	1e10      	subs	r0, r2, #0
 800f86e:	bf18      	it	ne
 800f870:	2001      	movne	r0, #1
 800f872:	b002      	add	sp, #8
 800f874:	4770      	bx	lr
 800f876:	4610      	mov	r0, r2
 800f878:	e7fb      	b.n	800f872 <__ascii_mbtowc+0x16>
 800f87a:	f06f 0001 	mvn.w	r0, #1
 800f87e:	e7f8      	b.n	800f872 <__ascii_mbtowc+0x16>

0800f880 <__malloc_lock>:
 800f880:	4801      	ldr	r0, [pc, #4]	@ (800f888 <__malloc_lock+0x8>)
 800f882:	f7fe bd4e 	b.w	800e322 <__retarget_lock_acquire_recursive>
 800f886:	bf00      	nop
 800f888:	200029dc 	.word	0x200029dc

0800f88c <__malloc_unlock>:
 800f88c:	4801      	ldr	r0, [pc, #4]	@ (800f894 <__malloc_unlock+0x8>)
 800f88e:	f7fe bd49 	b.w	800e324 <__retarget_lock_release_recursive>
 800f892:	bf00      	nop
 800f894:	200029dc 	.word	0x200029dc

0800f898 <_Balloc>:
 800f898:	b570      	push	{r4, r5, r6, lr}
 800f89a:	69c6      	ldr	r6, [r0, #28]
 800f89c:	4604      	mov	r4, r0
 800f89e:	460d      	mov	r5, r1
 800f8a0:	b976      	cbnz	r6, 800f8c0 <_Balloc+0x28>
 800f8a2:	2010      	movs	r0, #16
 800f8a4:	f7ff ff30 	bl	800f708 <malloc>
 800f8a8:	4602      	mov	r2, r0
 800f8aa:	61e0      	str	r0, [r4, #28]
 800f8ac:	b920      	cbnz	r0, 800f8b8 <_Balloc+0x20>
 800f8ae:	4b18      	ldr	r3, [pc, #96]	@ (800f910 <_Balloc+0x78>)
 800f8b0:	4818      	ldr	r0, [pc, #96]	@ (800f914 <_Balloc+0x7c>)
 800f8b2:	216b      	movs	r1, #107	@ 0x6b
 800f8b4:	f001 f92e 	bl	8010b14 <__assert_func>
 800f8b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f8bc:	6006      	str	r6, [r0, #0]
 800f8be:	60c6      	str	r6, [r0, #12]
 800f8c0:	69e6      	ldr	r6, [r4, #28]
 800f8c2:	68f3      	ldr	r3, [r6, #12]
 800f8c4:	b183      	cbz	r3, 800f8e8 <_Balloc+0x50>
 800f8c6:	69e3      	ldr	r3, [r4, #28]
 800f8c8:	68db      	ldr	r3, [r3, #12]
 800f8ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f8ce:	b9b8      	cbnz	r0, 800f900 <_Balloc+0x68>
 800f8d0:	2101      	movs	r1, #1
 800f8d2:	fa01 f605 	lsl.w	r6, r1, r5
 800f8d6:	1d72      	adds	r2, r6, #5
 800f8d8:	0092      	lsls	r2, r2, #2
 800f8da:	4620      	mov	r0, r4
 800f8dc:	f001 f938 	bl	8010b50 <_calloc_r>
 800f8e0:	b160      	cbz	r0, 800f8fc <_Balloc+0x64>
 800f8e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f8e6:	e00e      	b.n	800f906 <_Balloc+0x6e>
 800f8e8:	2221      	movs	r2, #33	@ 0x21
 800f8ea:	2104      	movs	r1, #4
 800f8ec:	4620      	mov	r0, r4
 800f8ee:	f001 f92f 	bl	8010b50 <_calloc_r>
 800f8f2:	69e3      	ldr	r3, [r4, #28]
 800f8f4:	60f0      	str	r0, [r6, #12]
 800f8f6:	68db      	ldr	r3, [r3, #12]
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d1e4      	bne.n	800f8c6 <_Balloc+0x2e>
 800f8fc:	2000      	movs	r0, #0
 800f8fe:	bd70      	pop	{r4, r5, r6, pc}
 800f900:	6802      	ldr	r2, [r0, #0]
 800f902:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f906:	2300      	movs	r3, #0
 800f908:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f90c:	e7f7      	b.n	800f8fe <_Balloc+0x66>
 800f90e:	bf00      	nop
 800f910:	0801154e 	.word	0x0801154e
 800f914:	0801162e 	.word	0x0801162e

0800f918 <_Bfree>:
 800f918:	b570      	push	{r4, r5, r6, lr}
 800f91a:	69c6      	ldr	r6, [r0, #28]
 800f91c:	4605      	mov	r5, r0
 800f91e:	460c      	mov	r4, r1
 800f920:	b976      	cbnz	r6, 800f940 <_Bfree+0x28>
 800f922:	2010      	movs	r0, #16
 800f924:	f7ff fef0 	bl	800f708 <malloc>
 800f928:	4602      	mov	r2, r0
 800f92a:	61e8      	str	r0, [r5, #28]
 800f92c:	b920      	cbnz	r0, 800f938 <_Bfree+0x20>
 800f92e:	4b09      	ldr	r3, [pc, #36]	@ (800f954 <_Bfree+0x3c>)
 800f930:	4809      	ldr	r0, [pc, #36]	@ (800f958 <_Bfree+0x40>)
 800f932:	218f      	movs	r1, #143	@ 0x8f
 800f934:	f001 f8ee 	bl	8010b14 <__assert_func>
 800f938:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f93c:	6006      	str	r6, [r0, #0]
 800f93e:	60c6      	str	r6, [r0, #12]
 800f940:	b13c      	cbz	r4, 800f952 <_Bfree+0x3a>
 800f942:	69eb      	ldr	r3, [r5, #28]
 800f944:	6862      	ldr	r2, [r4, #4]
 800f946:	68db      	ldr	r3, [r3, #12]
 800f948:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f94c:	6021      	str	r1, [r4, #0]
 800f94e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f952:	bd70      	pop	{r4, r5, r6, pc}
 800f954:	0801154e 	.word	0x0801154e
 800f958:	0801162e 	.word	0x0801162e

0800f95c <__multadd>:
 800f95c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f960:	690d      	ldr	r5, [r1, #16]
 800f962:	4607      	mov	r7, r0
 800f964:	460c      	mov	r4, r1
 800f966:	461e      	mov	r6, r3
 800f968:	f101 0c14 	add.w	ip, r1, #20
 800f96c:	2000      	movs	r0, #0
 800f96e:	f8dc 3000 	ldr.w	r3, [ip]
 800f972:	b299      	uxth	r1, r3
 800f974:	fb02 6101 	mla	r1, r2, r1, r6
 800f978:	0c1e      	lsrs	r6, r3, #16
 800f97a:	0c0b      	lsrs	r3, r1, #16
 800f97c:	fb02 3306 	mla	r3, r2, r6, r3
 800f980:	b289      	uxth	r1, r1
 800f982:	3001      	adds	r0, #1
 800f984:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f988:	4285      	cmp	r5, r0
 800f98a:	f84c 1b04 	str.w	r1, [ip], #4
 800f98e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f992:	dcec      	bgt.n	800f96e <__multadd+0x12>
 800f994:	b30e      	cbz	r6, 800f9da <__multadd+0x7e>
 800f996:	68a3      	ldr	r3, [r4, #8]
 800f998:	42ab      	cmp	r3, r5
 800f99a:	dc19      	bgt.n	800f9d0 <__multadd+0x74>
 800f99c:	6861      	ldr	r1, [r4, #4]
 800f99e:	4638      	mov	r0, r7
 800f9a0:	3101      	adds	r1, #1
 800f9a2:	f7ff ff79 	bl	800f898 <_Balloc>
 800f9a6:	4680      	mov	r8, r0
 800f9a8:	b928      	cbnz	r0, 800f9b6 <__multadd+0x5a>
 800f9aa:	4602      	mov	r2, r0
 800f9ac:	4b0c      	ldr	r3, [pc, #48]	@ (800f9e0 <__multadd+0x84>)
 800f9ae:	480d      	ldr	r0, [pc, #52]	@ (800f9e4 <__multadd+0x88>)
 800f9b0:	21ba      	movs	r1, #186	@ 0xba
 800f9b2:	f001 f8af 	bl	8010b14 <__assert_func>
 800f9b6:	6922      	ldr	r2, [r4, #16]
 800f9b8:	3202      	adds	r2, #2
 800f9ba:	f104 010c 	add.w	r1, r4, #12
 800f9be:	0092      	lsls	r2, r2, #2
 800f9c0:	300c      	adds	r0, #12
 800f9c2:	f7fe fcb0 	bl	800e326 <memcpy>
 800f9c6:	4621      	mov	r1, r4
 800f9c8:	4638      	mov	r0, r7
 800f9ca:	f7ff ffa5 	bl	800f918 <_Bfree>
 800f9ce:	4644      	mov	r4, r8
 800f9d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f9d4:	3501      	adds	r5, #1
 800f9d6:	615e      	str	r6, [r3, #20]
 800f9d8:	6125      	str	r5, [r4, #16]
 800f9da:	4620      	mov	r0, r4
 800f9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9e0:	080115bd 	.word	0x080115bd
 800f9e4:	0801162e 	.word	0x0801162e

0800f9e8 <__s2b>:
 800f9e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9ec:	460c      	mov	r4, r1
 800f9ee:	4615      	mov	r5, r2
 800f9f0:	461f      	mov	r7, r3
 800f9f2:	2209      	movs	r2, #9
 800f9f4:	3308      	adds	r3, #8
 800f9f6:	4606      	mov	r6, r0
 800f9f8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9fc:	2100      	movs	r1, #0
 800f9fe:	2201      	movs	r2, #1
 800fa00:	429a      	cmp	r2, r3
 800fa02:	db09      	blt.n	800fa18 <__s2b+0x30>
 800fa04:	4630      	mov	r0, r6
 800fa06:	f7ff ff47 	bl	800f898 <_Balloc>
 800fa0a:	b940      	cbnz	r0, 800fa1e <__s2b+0x36>
 800fa0c:	4602      	mov	r2, r0
 800fa0e:	4b19      	ldr	r3, [pc, #100]	@ (800fa74 <__s2b+0x8c>)
 800fa10:	4819      	ldr	r0, [pc, #100]	@ (800fa78 <__s2b+0x90>)
 800fa12:	21d3      	movs	r1, #211	@ 0xd3
 800fa14:	f001 f87e 	bl	8010b14 <__assert_func>
 800fa18:	0052      	lsls	r2, r2, #1
 800fa1a:	3101      	adds	r1, #1
 800fa1c:	e7f0      	b.n	800fa00 <__s2b+0x18>
 800fa1e:	9b08      	ldr	r3, [sp, #32]
 800fa20:	6143      	str	r3, [r0, #20]
 800fa22:	2d09      	cmp	r5, #9
 800fa24:	f04f 0301 	mov.w	r3, #1
 800fa28:	6103      	str	r3, [r0, #16]
 800fa2a:	dd16      	ble.n	800fa5a <__s2b+0x72>
 800fa2c:	f104 0909 	add.w	r9, r4, #9
 800fa30:	46c8      	mov	r8, r9
 800fa32:	442c      	add	r4, r5
 800fa34:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fa38:	4601      	mov	r1, r0
 800fa3a:	3b30      	subs	r3, #48	@ 0x30
 800fa3c:	220a      	movs	r2, #10
 800fa3e:	4630      	mov	r0, r6
 800fa40:	f7ff ff8c 	bl	800f95c <__multadd>
 800fa44:	45a0      	cmp	r8, r4
 800fa46:	d1f5      	bne.n	800fa34 <__s2b+0x4c>
 800fa48:	f1a5 0408 	sub.w	r4, r5, #8
 800fa4c:	444c      	add	r4, r9
 800fa4e:	1b2d      	subs	r5, r5, r4
 800fa50:	1963      	adds	r3, r4, r5
 800fa52:	42bb      	cmp	r3, r7
 800fa54:	db04      	blt.n	800fa60 <__s2b+0x78>
 800fa56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa5a:	340a      	adds	r4, #10
 800fa5c:	2509      	movs	r5, #9
 800fa5e:	e7f6      	b.n	800fa4e <__s2b+0x66>
 800fa60:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fa64:	4601      	mov	r1, r0
 800fa66:	3b30      	subs	r3, #48	@ 0x30
 800fa68:	220a      	movs	r2, #10
 800fa6a:	4630      	mov	r0, r6
 800fa6c:	f7ff ff76 	bl	800f95c <__multadd>
 800fa70:	e7ee      	b.n	800fa50 <__s2b+0x68>
 800fa72:	bf00      	nop
 800fa74:	080115bd 	.word	0x080115bd
 800fa78:	0801162e 	.word	0x0801162e

0800fa7c <__hi0bits>:
 800fa7c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fa80:	4603      	mov	r3, r0
 800fa82:	bf36      	itet	cc
 800fa84:	0403      	lslcc	r3, r0, #16
 800fa86:	2000      	movcs	r0, #0
 800fa88:	2010      	movcc	r0, #16
 800fa8a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fa8e:	bf3c      	itt	cc
 800fa90:	021b      	lslcc	r3, r3, #8
 800fa92:	3008      	addcc	r0, #8
 800fa94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa98:	bf3c      	itt	cc
 800fa9a:	011b      	lslcc	r3, r3, #4
 800fa9c:	3004      	addcc	r0, #4
 800fa9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800faa2:	bf3c      	itt	cc
 800faa4:	009b      	lslcc	r3, r3, #2
 800faa6:	3002      	addcc	r0, #2
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	db05      	blt.n	800fab8 <__hi0bits+0x3c>
 800faac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fab0:	f100 0001 	add.w	r0, r0, #1
 800fab4:	bf08      	it	eq
 800fab6:	2020      	moveq	r0, #32
 800fab8:	4770      	bx	lr

0800faba <__lo0bits>:
 800faba:	6803      	ldr	r3, [r0, #0]
 800fabc:	4602      	mov	r2, r0
 800fabe:	f013 0007 	ands.w	r0, r3, #7
 800fac2:	d00b      	beq.n	800fadc <__lo0bits+0x22>
 800fac4:	07d9      	lsls	r1, r3, #31
 800fac6:	d421      	bmi.n	800fb0c <__lo0bits+0x52>
 800fac8:	0798      	lsls	r0, r3, #30
 800faca:	bf49      	itett	mi
 800facc:	085b      	lsrmi	r3, r3, #1
 800face:	089b      	lsrpl	r3, r3, #2
 800fad0:	2001      	movmi	r0, #1
 800fad2:	6013      	strmi	r3, [r2, #0]
 800fad4:	bf5c      	itt	pl
 800fad6:	6013      	strpl	r3, [r2, #0]
 800fad8:	2002      	movpl	r0, #2
 800fada:	4770      	bx	lr
 800fadc:	b299      	uxth	r1, r3
 800fade:	b909      	cbnz	r1, 800fae4 <__lo0bits+0x2a>
 800fae0:	0c1b      	lsrs	r3, r3, #16
 800fae2:	2010      	movs	r0, #16
 800fae4:	b2d9      	uxtb	r1, r3
 800fae6:	b909      	cbnz	r1, 800faec <__lo0bits+0x32>
 800fae8:	3008      	adds	r0, #8
 800faea:	0a1b      	lsrs	r3, r3, #8
 800faec:	0719      	lsls	r1, r3, #28
 800faee:	bf04      	itt	eq
 800faf0:	091b      	lsreq	r3, r3, #4
 800faf2:	3004      	addeq	r0, #4
 800faf4:	0799      	lsls	r1, r3, #30
 800faf6:	bf04      	itt	eq
 800faf8:	089b      	lsreq	r3, r3, #2
 800fafa:	3002      	addeq	r0, #2
 800fafc:	07d9      	lsls	r1, r3, #31
 800fafe:	d403      	bmi.n	800fb08 <__lo0bits+0x4e>
 800fb00:	085b      	lsrs	r3, r3, #1
 800fb02:	f100 0001 	add.w	r0, r0, #1
 800fb06:	d003      	beq.n	800fb10 <__lo0bits+0x56>
 800fb08:	6013      	str	r3, [r2, #0]
 800fb0a:	4770      	bx	lr
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	4770      	bx	lr
 800fb10:	2020      	movs	r0, #32
 800fb12:	4770      	bx	lr

0800fb14 <__i2b>:
 800fb14:	b510      	push	{r4, lr}
 800fb16:	460c      	mov	r4, r1
 800fb18:	2101      	movs	r1, #1
 800fb1a:	f7ff febd 	bl	800f898 <_Balloc>
 800fb1e:	4602      	mov	r2, r0
 800fb20:	b928      	cbnz	r0, 800fb2e <__i2b+0x1a>
 800fb22:	4b05      	ldr	r3, [pc, #20]	@ (800fb38 <__i2b+0x24>)
 800fb24:	4805      	ldr	r0, [pc, #20]	@ (800fb3c <__i2b+0x28>)
 800fb26:	f240 1145 	movw	r1, #325	@ 0x145
 800fb2a:	f000 fff3 	bl	8010b14 <__assert_func>
 800fb2e:	2301      	movs	r3, #1
 800fb30:	6144      	str	r4, [r0, #20]
 800fb32:	6103      	str	r3, [r0, #16]
 800fb34:	bd10      	pop	{r4, pc}
 800fb36:	bf00      	nop
 800fb38:	080115bd 	.word	0x080115bd
 800fb3c:	0801162e 	.word	0x0801162e

0800fb40 <__multiply>:
 800fb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb44:	4614      	mov	r4, r2
 800fb46:	690a      	ldr	r2, [r1, #16]
 800fb48:	6923      	ldr	r3, [r4, #16]
 800fb4a:	429a      	cmp	r2, r3
 800fb4c:	bfa8      	it	ge
 800fb4e:	4623      	movge	r3, r4
 800fb50:	460f      	mov	r7, r1
 800fb52:	bfa4      	itt	ge
 800fb54:	460c      	movge	r4, r1
 800fb56:	461f      	movge	r7, r3
 800fb58:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fb5c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800fb60:	68a3      	ldr	r3, [r4, #8]
 800fb62:	6861      	ldr	r1, [r4, #4]
 800fb64:	eb0a 0609 	add.w	r6, sl, r9
 800fb68:	42b3      	cmp	r3, r6
 800fb6a:	b085      	sub	sp, #20
 800fb6c:	bfb8      	it	lt
 800fb6e:	3101      	addlt	r1, #1
 800fb70:	f7ff fe92 	bl	800f898 <_Balloc>
 800fb74:	b930      	cbnz	r0, 800fb84 <__multiply+0x44>
 800fb76:	4602      	mov	r2, r0
 800fb78:	4b44      	ldr	r3, [pc, #272]	@ (800fc8c <__multiply+0x14c>)
 800fb7a:	4845      	ldr	r0, [pc, #276]	@ (800fc90 <__multiply+0x150>)
 800fb7c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fb80:	f000 ffc8 	bl	8010b14 <__assert_func>
 800fb84:	f100 0514 	add.w	r5, r0, #20
 800fb88:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fb8c:	462b      	mov	r3, r5
 800fb8e:	2200      	movs	r2, #0
 800fb90:	4543      	cmp	r3, r8
 800fb92:	d321      	bcc.n	800fbd8 <__multiply+0x98>
 800fb94:	f107 0114 	add.w	r1, r7, #20
 800fb98:	f104 0214 	add.w	r2, r4, #20
 800fb9c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800fba0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800fba4:	9302      	str	r3, [sp, #8]
 800fba6:	1b13      	subs	r3, r2, r4
 800fba8:	3b15      	subs	r3, #21
 800fbaa:	f023 0303 	bic.w	r3, r3, #3
 800fbae:	3304      	adds	r3, #4
 800fbb0:	f104 0715 	add.w	r7, r4, #21
 800fbb4:	42ba      	cmp	r2, r7
 800fbb6:	bf38      	it	cc
 800fbb8:	2304      	movcc	r3, #4
 800fbba:	9301      	str	r3, [sp, #4]
 800fbbc:	9b02      	ldr	r3, [sp, #8]
 800fbbe:	9103      	str	r1, [sp, #12]
 800fbc0:	428b      	cmp	r3, r1
 800fbc2:	d80c      	bhi.n	800fbde <__multiply+0x9e>
 800fbc4:	2e00      	cmp	r6, #0
 800fbc6:	dd03      	ble.n	800fbd0 <__multiply+0x90>
 800fbc8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d05b      	beq.n	800fc88 <__multiply+0x148>
 800fbd0:	6106      	str	r6, [r0, #16]
 800fbd2:	b005      	add	sp, #20
 800fbd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fbd8:	f843 2b04 	str.w	r2, [r3], #4
 800fbdc:	e7d8      	b.n	800fb90 <__multiply+0x50>
 800fbde:	f8b1 a000 	ldrh.w	sl, [r1]
 800fbe2:	f1ba 0f00 	cmp.w	sl, #0
 800fbe6:	d024      	beq.n	800fc32 <__multiply+0xf2>
 800fbe8:	f104 0e14 	add.w	lr, r4, #20
 800fbec:	46a9      	mov	r9, r5
 800fbee:	f04f 0c00 	mov.w	ip, #0
 800fbf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fbf6:	f8d9 3000 	ldr.w	r3, [r9]
 800fbfa:	fa1f fb87 	uxth.w	fp, r7
 800fbfe:	b29b      	uxth	r3, r3
 800fc00:	fb0a 330b 	mla	r3, sl, fp, r3
 800fc04:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800fc08:	f8d9 7000 	ldr.w	r7, [r9]
 800fc0c:	4463      	add	r3, ip
 800fc0e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fc12:	fb0a c70b 	mla	r7, sl, fp, ip
 800fc16:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800fc1a:	b29b      	uxth	r3, r3
 800fc1c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fc20:	4572      	cmp	r2, lr
 800fc22:	f849 3b04 	str.w	r3, [r9], #4
 800fc26:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fc2a:	d8e2      	bhi.n	800fbf2 <__multiply+0xb2>
 800fc2c:	9b01      	ldr	r3, [sp, #4]
 800fc2e:	f845 c003 	str.w	ip, [r5, r3]
 800fc32:	9b03      	ldr	r3, [sp, #12]
 800fc34:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fc38:	3104      	adds	r1, #4
 800fc3a:	f1b9 0f00 	cmp.w	r9, #0
 800fc3e:	d021      	beq.n	800fc84 <__multiply+0x144>
 800fc40:	682b      	ldr	r3, [r5, #0]
 800fc42:	f104 0c14 	add.w	ip, r4, #20
 800fc46:	46ae      	mov	lr, r5
 800fc48:	f04f 0a00 	mov.w	sl, #0
 800fc4c:	f8bc b000 	ldrh.w	fp, [ip]
 800fc50:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800fc54:	fb09 770b 	mla	r7, r9, fp, r7
 800fc58:	4457      	add	r7, sl
 800fc5a:	b29b      	uxth	r3, r3
 800fc5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fc60:	f84e 3b04 	str.w	r3, [lr], #4
 800fc64:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fc68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc6c:	f8be 3000 	ldrh.w	r3, [lr]
 800fc70:	fb09 330a 	mla	r3, r9, sl, r3
 800fc74:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800fc78:	4562      	cmp	r2, ip
 800fc7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc7e:	d8e5      	bhi.n	800fc4c <__multiply+0x10c>
 800fc80:	9f01      	ldr	r7, [sp, #4]
 800fc82:	51eb      	str	r3, [r5, r7]
 800fc84:	3504      	adds	r5, #4
 800fc86:	e799      	b.n	800fbbc <__multiply+0x7c>
 800fc88:	3e01      	subs	r6, #1
 800fc8a:	e79b      	b.n	800fbc4 <__multiply+0x84>
 800fc8c:	080115bd 	.word	0x080115bd
 800fc90:	0801162e 	.word	0x0801162e

0800fc94 <__pow5mult>:
 800fc94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc98:	4615      	mov	r5, r2
 800fc9a:	f012 0203 	ands.w	r2, r2, #3
 800fc9e:	4607      	mov	r7, r0
 800fca0:	460e      	mov	r6, r1
 800fca2:	d007      	beq.n	800fcb4 <__pow5mult+0x20>
 800fca4:	4c25      	ldr	r4, [pc, #148]	@ (800fd3c <__pow5mult+0xa8>)
 800fca6:	3a01      	subs	r2, #1
 800fca8:	2300      	movs	r3, #0
 800fcaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fcae:	f7ff fe55 	bl	800f95c <__multadd>
 800fcb2:	4606      	mov	r6, r0
 800fcb4:	10ad      	asrs	r5, r5, #2
 800fcb6:	d03d      	beq.n	800fd34 <__pow5mult+0xa0>
 800fcb8:	69fc      	ldr	r4, [r7, #28]
 800fcba:	b97c      	cbnz	r4, 800fcdc <__pow5mult+0x48>
 800fcbc:	2010      	movs	r0, #16
 800fcbe:	f7ff fd23 	bl	800f708 <malloc>
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	61f8      	str	r0, [r7, #28]
 800fcc6:	b928      	cbnz	r0, 800fcd4 <__pow5mult+0x40>
 800fcc8:	4b1d      	ldr	r3, [pc, #116]	@ (800fd40 <__pow5mult+0xac>)
 800fcca:	481e      	ldr	r0, [pc, #120]	@ (800fd44 <__pow5mult+0xb0>)
 800fccc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fcd0:	f000 ff20 	bl	8010b14 <__assert_func>
 800fcd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fcd8:	6004      	str	r4, [r0, #0]
 800fcda:	60c4      	str	r4, [r0, #12]
 800fcdc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fce0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fce4:	b94c      	cbnz	r4, 800fcfa <__pow5mult+0x66>
 800fce6:	f240 2171 	movw	r1, #625	@ 0x271
 800fcea:	4638      	mov	r0, r7
 800fcec:	f7ff ff12 	bl	800fb14 <__i2b>
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	f8c8 0008 	str.w	r0, [r8, #8]
 800fcf6:	4604      	mov	r4, r0
 800fcf8:	6003      	str	r3, [r0, #0]
 800fcfa:	f04f 0900 	mov.w	r9, #0
 800fcfe:	07eb      	lsls	r3, r5, #31
 800fd00:	d50a      	bpl.n	800fd18 <__pow5mult+0x84>
 800fd02:	4631      	mov	r1, r6
 800fd04:	4622      	mov	r2, r4
 800fd06:	4638      	mov	r0, r7
 800fd08:	f7ff ff1a 	bl	800fb40 <__multiply>
 800fd0c:	4631      	mov	r1, r6
 800fd0e:	4680      	mov	r8, r0
 800fd10:	4638      	mov	r0, r7
 800fd12:	f7ff fe01 	bl	800f918 <_Bfree>
 800fd16:	4646      	mov	r6, r8
 800fd18:	106d      	asrs	r5, r5, #1
 800fd1a:	d00b      	beq.n	800fd34 <__pow5mult+0xa0>
 800fd1c:	6820      	ldr	r0, [r4, #0]
 800fd1e:	b938      	cbnz	r0, 800fd30 <__pow5mult+0x9c>
 800fd20:	4622      	mov	r2, r4
 800fd22:	4621      	mov	r1, r4
 800fd24:	4638      	mov	r0, r7
 800fd26:	f7ff ff0b 	bl	800fb40 <__multiply>
 800fd2a:	6020      	str	r0, [r4, #0]
 800fd2c:	f8c0 9000 	str.w	r9, [r0]
 800fd30:	4604      	mov	r4, r0
 800fd32:	e7e4      	b.n	800fcfe <__pow5mult+0x6a>
 800fd34:	4630      	mov	r0, r6
 800fd36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd3a:	bf00      	nop
 800fd3c:	08011688 	.word	0x08011688
 800fd40:	0801154e 	.word	0x0801154e
 800fd44:	0801162e 	.word	0x0801162e

0800fd48 <__lshift>:
 800fd48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd4c:	460c      	mov	r4, r1
 800fd4e:	6849      	ldr	r1, [r1, #4]
 800fd50:	6923      	ldr	r3, [r4, #16]
 800fd52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fd56:	68a3      	ldr	r3, [r4, #8]
 800fd58:	4607      	mov	r7, r0
 800fd5a:	4691      	mov	r9, r2
 800fd5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd60:	f108 0601 	add.w	r6, r8, #1
 800fd64:	42b3      	cmp	r3, r6
 800fd66:	db0b      	blt.n	800fd80 <__lshift+0x38>
 800fd68:	4638      	mov	r0, r7
 800fd6a:	f7ff fd95 	bl	800f898 <_Balloc>
 800fd6e:	4605      	mov	r5, r0
 800fd70:	b948      	cbnz	r0, 800fd86 <__lshift+0x3e>
 800fd72:	4602      	mov	r2, r0
 800fd74:	4b28      	ldr	r3, [pc, #160]	@ (800fe18 <__lshift+0xd0>)
 800fd76:	4829      	ldr	r0, [pc, #164]	@ (800fe1c <__lshift+0xd4>)
 800fd78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fd7c:	f000 feca 	bl	8010b14 <__assert_func>
 800fd80:	3101      	adds	r1, #1
 800fd82:	005b      	lsls	r3, r3, #1
 800fd84:	e7ee      	b.n	800fd64 <__lshift+0x1c>
 800fd86:	2300      	movs	r3, #0
 800fd88:	f100 0114 	add.w	r1, r0, #20
 800fd8c:	f100 0210 	add.w	r2, r0, #16
 800fd90:	4618      	mov	r0, r3
 800fd92:	4553      	cmp	r3, sl
 800fd94:	db33      	blt.n	800fdfe <__lshift+0xb6>
 800fd96:	6920      	ldr	r0, [r4, #16]
 800fd98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fd9c:	f104 0314 	add.w	r3, r4, #20
 800fda0:	f019 091f 	ands.w	r9, r9, #31
 800fda4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fda8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fdac:	d02b      	beq.n	800fe06 <__lshift+0xbe>
 800fdae:	f1c9 0e20 	rsb	lr, r9, #32
 800fdb2:	468a      	mov	sl, r1
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	6818      	ldr	r0, [r3, #0]
 800fdb8:	fa00 f009 	lsl.w	r0, r0, r9
 800fdbc:	4310      	orrs	r0, r2
 800fdbe:	f84a 0b04 	str.w	r0, [sl], #4
 800fdc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdc6:	459c      	cmp	ip, r3
 800fdc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800fdcc:	d8f3      	bhi.n	800fdb6 <__lshift+0x6e>
 800fdce:	ebac 0304 	sub.w	r3, ip, r4
 800fdd2:	3b15      	subs	r3, #21
 800fdd4:	f023 0303 	bic.w	r3, r3, #3
 800fdd8:	3304      	adds	r3, #4
 800fdda:	f104 0015 	add.w	r0, r4, #21
 800fdde:	4584      	cmp	ip, r0
 800fde0:	bf38      	it	cc
 800fde2:	2304      	movcc	r3, #4
 800fde4:	50ca      	str	r2, [r1, r3]
 800fde6:	b10a      	cbz	r2, 800fdec <__lshift+0xa4>
 800fde8:	f108 0602 	add.w	r6, r8, #2
 800fdec:	3e01      	subs	r6, #1
 800fdee:	4638      	mov	r0, r7
 800fdf0:	612e      	str	r6, [r5, #16]
 800fdf2:	4621      	mov	r1, r4
 800fdf4:	f7ff fd90 	bl	800f918 <_Bfree>
 800fdf8:	4628      	mov	r0, r5
 800fdfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdfe:	f842 0f04 	str.w	r0, [r2, #4]!
 800fe02:	3301      	adds	r3, #1
 800fe04:	e7c5      	b.n	800fd92 <__lshift+0x4a>
 800fe06:	3904      	subs	r1, #4
 800fe08:	f853 2b04 	ldr.w	r2, [r3], #4
 800fe0c:	f841 2f04 	str.w	r2, [r1, #4]!
 800fe10:	459c      	cmp	ip, r3
 800fe12:	d8f9      	bhi.n	800fe08 <__lshift+0xc0>
 800fe14:	e7ea      	b.n	800fdec <__lshift+0xa4>
 800fe16:	bf00      	nop
 800fe18:	080115bd 	.word	0x080115bd
 800fe1c:	0801162e 	.word	0x0801162e

0800fe20 <__mcmp>:
 800fe20:	690a      	ldr	r2, [r1, #16]
 800fe22:	4603      	mov	r3, r0
 800fe24:	6900      	ldr	r0, [r0, #16]
 800fe26:	1a80      	subs	r0, r0, r2
 800fe28:	b530      	push	{r4, r5, lr}
 800fe2a:	d10e      	bne.n	800fe4a <__mcmp+0x2a>
 800fe2c:	3314      	adds	r3, #20
 800fe2e:	3114      	adds	r1, #20
 800fe30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fe34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fe38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fe3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fe40:	4295      	cmp	r5, r2
 800fe42:	d003      	beq.n	800fe4c <__mcmp+0x2c>
 800fe44:	d205      	bcs.n	800fe52 <__mcmp+0x32>
 800fe46:	f04f 30ff 	mov.w	r0, #4294967295
 800fe4a:	bd30      	pop	{r4, r5, pc}
 800fe4c:	42a3      	cmp	r3, r4
 800fe4e:	d3f3      	bcc.n	800fe38 <__mcmp+0x18>
 800fe50:	e7fb      	b.n	800fe4a <__mcmp+0x2a>
 800fe52:	2001      	movs	r0, #1
 800fe54:	e7f9      	b.n	800fe4a <__mcmp+0x2a>
	...

0800fe58 <__mdiff>:
 800fe58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe5c:	4689      	mov	r9, r1
 800fe5e:	4606      	mov	r6, r0
 800fe60:	4611      	mov	r1, r2
 800fe62:	4648      	mov	r0, r9
 800fe64:	4614      	mov	r4, r2
 800fe66:	f7ff ffdb 	bl	800fe20 <__mcmp>
 800fe6a:	1e05      	subs	r5, r0, #0
 800fe6c:	d112      	bne.n	800fe94 <__mdiff+0x3c>
 800fe6e:	4629      	mov	r1, r5
 800fe70:	4630      	mov	r0, r6
 800fe72:	f7ff fd11 	bl	800f898 <_Balloc>
 800fe76:	4602      	mov	r2, r0
 800fe78:	b928      	cbnz	r0, 800fe86 <__mdiff+0x2e>
 800fe7a:	4b3f      	ldr	r3, [pc, #252]	@ (800ff78 <__mdiff+0x120>)
 800fe7c:	f240 2137 	movw	r1, #567	@ 0x237
 800fe80:	483e      	ldr	r0, [pc, #248]	@ (800ff7c <__mdiff+0x124>)
 800fe82:	f000 fe47 	bl	8010b14 <__assert_func>
 800fe86:	2301      	movs	r3, #1
 800fe88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fe8c:	4610      	mov	r0, r2
 800fe8e:	b003      	add	sp, #12
 800fe90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe94:	bfbc      	itt	lt
 800fe96:	464b      	movlt	r3, r9
 800fe98:	46a1      	movlt	r9, r4
 800fe9a:	4630      	mov	r0, r6
 800fe9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fea0:	bfba      	itte	lt
 800fea2:	461c      	movlt	r4, r3
 800fea4:	2501      	movlt	r5, #1
 800fea6:	2500      	movge	r5, #0
 800fea8:	f7ff fcf6 	bl	800f898 <_Balloc>
 800feac:	4602      	mov	r2, r0
 800feae:	b918      	cbnz	r0, 800feb8 <__mdiff+0x60>
 800feb0:	4b31      	ldr	r3, [pc, #196]	@ (800ff78 <__mdiff+0x120>)
 800feb2:	f240 2145 	movw	r1, #581	@ 0x245
 800feb6:	e7e3      	b.n	800fe80 <__mdiff+0x28>
 800feb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800febc:	6926      	ldr	r6, [r4, #16]
 800febe:	60c5      	str	r5, [r0, #12]
 800fec0:	f109 0310 	add.w	r3, r9, #16
 800fec4:	f109 0514 	add.w	r5, r9, #20
 800fec8:	f104 0e14 	add.w	lr, r4, #20
 800fecc:	f100 0b14 	add.w	fp, r0, #20
 800fed0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fed4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fed8:	9301      	str	r3, [sp, #4]
 800feda:	46d9      	mov	r9, fp
 800fedc:	f04f 0c00 	mov.w	ip, #0
 800fee0:	9b01      	ldr	r3, [sp, #4]
 800fee2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fee6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800feea:	9301      	str	r3, [sp, #4]
 800feec:	fa1f f38a 	uxth.w	r3, sl
 800fef0:	4619      	mov	r1, r3
 800fef2:	b283      	uxth	r3, r0
 800fef4:	1acb      	subs	r3, r1, r3
 800fef6:	0c00      	lsrs	r0, r0, #16
 800fef8:	4463      	add	r3, ip
 800fefa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fefe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ff02:	b29b      	uxth	r3, r3
 800ff04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ff08:	4576      	cmp	r6, lr
 800ff0a:	f849 3b04 	str.w	r3, [r9], #4
 800ff0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff12:	d8e5      	bhi.n	800fee0 <__mdiff+0x88>
 800ff14:	1b33      	subs	r3, r6, r4
 800ff16:	3b15      	subs	r3, #21
 800ff18:	f023 0303 	bic.w	r3, r3, #3
 800ff1c:	3415      	adds	r4, #21
 800ff1e:	3304      	adds	r3, #4
 800ff20:	42a6      	cmp	r6, r4
 800ff22:	bf38      	it	cc
 800ff24:	2304      	movcc	r3, #4
 800ff26:	441d      	add	r5, r3
 800ff28:	445b      	add	r3, fp
 800ff2a:	461e      	mov	r6, r3
 800ff2c:	462c      	mov	r4, r5
 800ff2e:	4544      	cmp	r4, r8
 800ff30:	d30e      	bcc.n	800ff50 <__mdiff+0xf8>
 800ff32:	f108 0103 	add.w	r1, r8, #3
 800ff36:	1b49      	subs	r1, r1, r5
 800ff38:	f021 0103 	bic.w	r1, r1, #3
 800ff3c:	3d03      	subs	r5, #3
 800ff3e:	45a8      	cmp	r8, r5
 800ff40:	bf38      	it	cc
 800ff42:	2100      	movcc	r1, #0
 800ff44:	440b      	add	r3, r1
 800ff46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ff4a:	b191      	cbz	r1, 800ff72 <__mdiff+0x11a>
 800ff4c:	6117      	str	r7, [r2, #16]
 800ff4e:	e79d      	b.n	800fe8c <__mdiff+0x34>
 800ff50:	f854 1b04 	ldr.w	r1, [r4], #4
 800ff54:	46e6      	mov	lr, ip
 800ff56:	0c08      	lsrs	r0, r1, #16
 800ff58:	fa1c fc81 	uxtah	ip, ip, r1
 800ff5c:	4471      	add	r1, lr
 800ff5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ff62:	b289      	uxth	r1, r1
 800ff64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ff68:	f846 1b04 	str.w	r1, [r6], #4
 800ff6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff70:	e7dd      	b.n	800ff2e <__mdiff+0xd6>
 800ff72:	3f01      	subs	r7, #1
 800ff74:	e7e7      	b.n	800ff46 <__mdiff+0xee>
 800ff76:	bf00      	nop
 800ff78:	080115bd 	.word	0x080115bd
 800ff7c:	0801162e 	.word	0x0801162e

0800ff80 <__ulp>:
 800ff80:	b082      	sub	sp, #8
 800ff82:	ed8d 0b00 	vstr	d0, [sp]
 800ff86:	9a01      	ldr	r2, [sp, #4]
 800ff88:	4b0f      	ldr	r3, [pc, #60]	@ (800ffc8 <__ulp+0x48>)
 800ff8a:	4013      	ands	r3, r2
 800ff8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	dc08      	bgt.n	800ffa6 <__ulp+0x26>
 800ff94:	425b      	negs	r3, r3
 800ff96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ff9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ff9e:	da04      	bge.n	800ffaa <__ulp+0x2a>
 800ffa0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ffa4:	4113      	asrs	r3, r2
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	e008      	b.n	800ffbc <__ulp+0x3c>
 800ffaa:	f1a2 0314 	sub.w	r3, r2, #20
 800ffae:	2b1e      	cmp	r3, #30
 800ffb0:	bfda      	itte	le
 800ffb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ffb6:	40da      	lsrle	r2, r3
 800ffb8:	2201      	movgt	r2, #1
 800ffba:	2300      	movs	r3, #0
 800ffbc:	4619      	mov	r1, r3
 800ffbe:	4610      	mov	r0, r2
 800ffc0:	ec41 0b10 	vmov	d0, r0, r1
 800ffc4:	b002      	add	sp, #8
 800ffc6:	4770      	bx	lr
 800ffc8:	7ff00000 	.word	0x7ff00000

0800ffcc <__b2d>:
 800ffcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffd0:	6906      	ldr	r6, [r0, #16]
 800ffd2:	f100 0814 	add.w	r8, r0, #20
 800ffd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ffda:	1f37      	subs	r7, r6, #4
 800ffdc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ffe0:	4610      	mov	r0, r2
 800ffe2:	f7ff fd4b 	bl	800fa7c <__hi0bits>
 800ffe6:	f1c0 0320 	rsb	r3, r0, #32
 800ffea:	280a      	cmp	r0, #10
 800ffec:	600b      	str	r3, [r1, #0]
 800ffee:	491b      	ldr	r1, [pc, #108]	@ (801005c <__b2d+0x90>)
 800fff0:	dc15      	bgt.n	801001e <__b2d+0x52>
 800fff2:	f1c0 0c0b 	rsb	ip, r0, #11
 800fff6:	fa22 f30c 	lsr.w	r3, r2, ip
 800fffa:	45b8      	cmp	r8, r7
 800fffc:	ea43 0501 	orr.w	r5, r3, r1
 8010000:	bf34      	ite	cc
 8010002:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010006:	2300      	movcs	r3, #0
 8010008:	3015      	adds	r0, #21
 801000a:	fa02 f000 	lsl.w	r0, r2, r0
 801000e:	fa23 f30c 	lsr.w	r3, r3, ip
 8010012:	4303      	orrs	r3, r0
 8010014:	461c      	mov	r4, r3
 8010016:	ec45 4b10 	vmov	d0, r4, r5
 801001a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801001e:	45b8      	cmp	r8, r7
 8010020:	bf3a      	itte	cc
 8010022:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010026:	f1a6 0708 	subcc.w	r7, r6, #8
 801002a:	2300      	movcs	r3, #0
 801002c:	380b      	subs	r0, #11
 801002e:	d012      	beq.n	8010056 <__b2d+0x8a>
 8010030:	f1c0 0120 	rsb	r1, r0, #32
 8010034:	fa23 f401 	lsr.w	r4, r3, r1
 8010038:	4082      	lsls	r2, r0
 801003a:	4322      	orrs	r2, r4
 801003c:	4547      	cmp	r7, r8
 801003e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010042:	bf8c      	ite	hi
 8010044:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010048:	2200      	movls	r2, #0
 801004a:	4083      	lsls	r3, r0
 801004c:	40ca      	lsrs	r2, r1
 801004e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010052:	4313      	orrs	r3, r2
 8010054:	e7de      	b.n	8010014 <__b2d+0x48>
 8010056:	ea42 0501 	orr.w	r5, r2, r1
 801005a:	e7db      	b.n	8010014 <__b2d+0x48>
 801005c:	3ff00000 	.word	0x3ff00000

08010060 <__d2b>:
 8010060:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010064:	460f      	mov	r7, r1
 8010066:	2101      	movs	r1, #1
 8010068:	ec59 8b10 	vmov	r8, r9, d0
 801006c:	4616      	mov	r6, r2
 801006e:	f7ff fc13 	bl	800f898 <_Balloc>
 8010072:	4604      	mov	r4, r0
 8010074:	b930      	cbnz	r0, 8010084 <__d2b+0x24>
 8010076:	4602      	mov	r2, r0
 8010078:	4b23      	ldr	r3, [pc, #140]	@ (8010108 <__d2b+0xa8>)
 801007a:	4824      	ldr	r0, [pc, #144]	@ (801010c <__d2b+0xac>)
 801007c:	f240 310f 	movw	r1, #783	@ 0x30f
 8010080:	f000 fd48 	bl	8010b14 <__assert_func>
 8010084:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010088:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801008c:	b10d      	cbz	r5, 8010092 <__d2b+0x32>
 801008e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010092:	9301      	str	r3, [sp, #4]
 8010094:	f1b8 0300 	subs.w	r3, r8, #0
 8010098:	d023      	beq.n	80100e2 <__d2b+0x82>
 801009a:	4668      	mov	r0, sp
 801009c:	9300      	str	r3, [sp, #0]
 801009e:	f7ff fd0c 	bl	800faba <__lo0bits>
 80100a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80100a6:	b1d0      	cbz	r0, 80100de <__d2b+0x7e>
 80100a8:	f1c0 0320 	rsb	r3, r0, #32
 80100ac:	fa02 f303 	lsl.w	r3, r2, r3
 80100b0:	430b      	orrs	r3, r1
 80100b2:	40c2      	lsrs	r2, r0
 80100b4:	6163      	str	r3, [r4, #20]
 80100b6:	9201      	str	r2, [sp, #4]
 80100b8:	9b01      	ldr	r3, [sp, #4]
 80100ba:	61a3      	str	r3, [r4, #24]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	bf0c      	ite	eq
 80100c0:	2201      	moveq	r2, #1
 80100c2:	2202      	movne	r2, #2
 80100c4:	6122      	str	r2, [r4, #16]
 80100c6:	b1a5      	cbz	r5, 80100f2 <__d2b+0x92>
 80100c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80100cc:	4405      	add	r5, r0
 80100ce:	603d      	str	r5, [r7, #0]
 80100d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80100d4:	6030      	str	r0, [r6, #0]
 80100d6:	4620      	mov	r0, r4
 80100d8:	b003      	add	sp, #12
 80100da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80100de:	6161      	str	r1, [r4, #20]
 80100e0:	e7ea      	b.n	80100b8 <__d2b+0x58>
 80100e2:	a801      	add	r0, sp, #4
 80100e4:	f7ff fce9 	bl	800faba <__lo0bits>
 80100e8:	9b01      	ldr	r3, [sp, #4]
 80100ea:	6163      	str	r3, [r4, #20]
 80100ec:	3020      	adds	r0, #32
 80100ee:	2201      	movs	r2, #1
 80100f0:	e7e8      	b.n	80100c4 <__d2b+0x64>
 80100f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80100f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80100fa:	6038      	str	r0, [r7, #0]
 80100fc:	6918      	ldr	r0, [r3, #16]
 80100fe:	f7ff fcbd 	bl	800fa7c <__hi0bits>
 8010102:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010106:	e7e5      	b.n	80100d4 <__d2b+0x74>
 8010108:	080115bd 	.word	0x080115bd
 801010c:	0801162e 	.word	0x0801162e

08010110 <__ratio>:
 8010110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010114:	b085      	sub	sp, #20
 8010116:	e9cd 1000 	strd	r1, r0, [sp]
 801011a:	a902      	add	r1, sp, #8
 801011c:	f7ff ff56 	bl	800ffcc <__b2d>
 8010120:	9800      	ldr	r0, [sp, #0]
 8010122:	a903      	add	r1, sp, #12
 8010124:	ec55 4b10 	vmov	r4, r5, d0
 8010128:	f7ff ff50 	bl	800ffcc <__b2d>
 801012c:	9b01      	ldr	r3, [sp, #4]
 801012e:	6919      	ldr	r1, [r3, #16]
 8010130:	9b00      	ldr	r3, [sp, #0]
 8010132:	691b      	ldr	r3, [r3, #16]
 8010134:	1ac9      	subs	r1, r1, r3
 8010136:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801013a:	1a9b      	subs	r3, r3, r2
 801013c:	ec5b ab10 	vmov	sl, fp, d0
 8010140:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010144:	2b00      	cmp	r3, #0
 8010146:	bfce      	itee	gt
 8010148:	462a      	movgt	r2, r5
 801014a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801014e:	465a      	movle	r2, fp
 8010150:	462f      	mov	r7, r5
 8010152:	46d9      	mov	r9, fp
 8010154:	bfcc      	ite	gt
 8010156:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801015a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801015e:	464b      	mov	r3, r9
 8010160:	4652      	mov	r2, sl
 8010162:	4620      	mov	r0, r4
 8010164:	4639      	mov	r1, r7
 8010166:	f7f0 fb91 	bl	800088c <__aeabi_ddiv>
 801016a:	ec41 0b10 	vmov	d0, r0, r1
 801016e:	b005      	add	sp, #20
 8010170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010174 <__copybits>:
 8010174:	3901      	subs	r1, #1
 8010176:	b570      	push	{r4, r5, r6, lr}
 8010178:	1149      	asrs	r1, r1, #5
 801017a:	6914      	ldr	r4, [r2, #16]
 801017c:	3101      	adds	r1, #1
 801017e:	f102 0314 	add.w	r3, r2, #20
 8010182:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010186:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801018a:	1f05      	subs	r5, r0, #4
 801018c:	42a3      	cmp	r3, r4
 801018e:	d30c      	bcc.n	80101aa <__copybits+0x36>
 8010190:	1aa3      	subs	r3, r4, r2
 8010192:	3b11      	subs	r3, #17
 8010194:	f023 0303 	bic.w	r3, r3, #3
 8010198:	3211      	adds	r2, #17
 801019a:	42a2      	cmp	r2, r4
 801019c:	bf88      	it	hi
 801019e:	2300      	movhi	r3, #0
 80101a0:	4418      	add	r0, r3
 80101a2:	2300      	movs	r3, #0
 80101a4:	4288      	cmp	r0, r1
 80101a6:	d305      	bcc.n	80101b4 <__copybits+0x40>
 80101a8:	bd70      	pop	{r4, r5, r6, pc}
 80101aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80101ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80101b2:	e7eb      	b.n	801018c <__copybits+0x18>
 80101b4:	f840 3b04 	str.w	r3, [r0], #4
 80101b8:	e7f4      	b.n	80101a4 <__copybits+0x30>

080101ba <__any_on>:
 80101ba:	f100 0214 	add.w	r2, r0, #20
 80101be:	6900      	ldr	r0, [r0, #16]
 80101c0:	114b      	asrs	r3, r1, #5
 80101c2:	4298      	cmp	r0, r3
 80101c4:	b510      	push	{r4, lr}
 80101c6:	db11      	blt.n	80101ec <__any_on+0x32>
 80101c8:	dd0a      	ble.n	80101e0 <__any_on+0x26>
 80101ca:	f011 011f 	ands.w	r1, r1, #31
 80101ce:	d007      	beq.n	80101e0 <__any_on+0x26>
 80101d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80101d4:	fa24 f001 	lsr.w	r0, r4, r1
 80101d8:	fa00 f101 	lsl.w	r1, r0, r1
 80101dc:	428c      	cmp	r4, r1
 80101de:	d10b      	bne.n	80101f8 <__any_on+0x3e>
 80101e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80101e4:	4293      	cmp	r3, r2
 80101e6:	d803      	bhi.n	80101f0 <__any_on+0x36>
 80101e8:	2000      	movs	r0, #0
 80101ea:	bd10      	pop	{r4, pc}
 80101ec:	4603      	mov	r3, r0
 80101ee:	e7f7      	b.n	80101e0 <__any_on+0x26>
 80101f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80101f4:	2900      	cmp	r1, #0
 80101f6:	d0f5      	beq.n	80101e4 <__any_on+0x2a>
 80101f8:	2001      	movs	r0, #1
 80101fa:	e7f6      	b.n	80101ea <__any_on+0x30>

080101fc <_strtol_l.constprop.0>:
 80101fc:	2b24      	cmp	r3, #36	@ 0x24
 80101fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010202:	4686      	mov	lr, r0
 8010204:	4690      	mov	r8, r2
 8010206:	d801      	bhi.n	801020c <_strtol_l.constprop.0+0x10>
 8010208:	2b01      	cmp	r3, #1
 801020a:	d106      	bne.n	801021a <_strtol_l.constprop.0+0x1e>
 801020c:	f7fe f85e 	bl	800e2cc <__errno>
 8010210:	2316      	movs	r3, #22
 8010212:	6003      	str	r3, [r0, #0]
 8010214:	2000      	movs	r0, #0
 8010216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801021a:	4834      	ldr	r0, [pc, #208]	@ (80102ec <_strtol_l.constprop.0+0xf0>)
 801021c:	460d      	mov	r5, r1
 801021e:	462a      	mov	r2, r5
 8010220:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010224:	5d06      	ldrb	r6, [r0, r4]
 8010226:	f016 0608 	ands.w	r6, r6, #8
 801022a:	d1f8      	bne.n	801021e <_strtol_l.constprop.0+0x22>
 801022c:	2c2d      	cmp	r4, #45	@ 0x2d
 801022e:	d12d      	bne.n	801028c <_strtol_l.constprop.0+0x90>
 8010230:	782c      	ldrb	r4, [r5, #0]
 8010232:	2601      	movs	r6, #1
 8010234:	1c95      	adds	r5, r2, #2
 8010236:	f033 0210 	bics.w	r2, r3, #16
 801023a:	d109      	bne.n	8010250 <_strtol_l.constprop.0+0x54>
 801023c:	2c30      	cmp	r4, #48	@ 0x30
 801023e:	d12a      	bne.n	8010296 <_strtol_l.constprop.0+0x9a>
 8010240:	782a      	ldrb	r2, [r5, #0]
 8010242:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010246:	2a58      	cmp	r2, #88	@ 0x58
 8010248:	d125      	bne.n	8010296 <_strtol_l.constprop.0+0x9a>
 801024a:	786c      	ldrb	r4, [r5, #1]
 801024c:	2310      	movs	r3, #16
 801024e:	3502      	adds	r5, #2
 8010250:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010254:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010258:	2200      	movs	r2, #0
 801025a:	fbbc f9f3 	udiv	r9, ip, r3
 801025e:	4610      	mov	r0, r2
 8010260:	fb03 ca19 	mls	sl, r3, r9, ip
 8010264:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010268:	2f09      	cmp	r7, #9
 801026a:	d81b      	bhi.n	80102a4 <_strtol_l.constprop.0+0xa8>
 801026c:	463c      	mov	r4, r7
 801026e:	42a3      	cmp	r3, r4
 8010270:	dd27      	ble.n	80102c2 <_strtol_l.constprop.0+0xc6>
 8010272:	1c57      	adds	r7, r2, #1
 8010274:	d007      	beq.n	8010286 <_strtol_l.constprop.0+0x8a>
 8010276:	4581      	cmp	r9, r0
 8010278:	d320      	bcc.n	80102bc <_strtol_l.constprop.0+0xc0>
 801027a:	d101      	bne.n	8010280 <_strtol_l.constprop.0+0x84>
 801027c:	45a2      	cmp	sl, r4
 801027e:	db1d      	blt.n	80102bc <_strtol_l.constprop.0+0xc0>
 8010280:	fb00 4003 	mla	r0, r0, r3, r4
 8010284:	2201      	movs	r2, #1
 8010286:	f815 4b01 	ldrb.w	r4, [r5], #1
 801028a:	e7eb      	b.n	8010264 <_strtol_l.constprop.0+0x68>
 801028c:	2c2b      	cmp	r4, #43	@ 0x2b
 801028e:	bf04      	itt	eq
 8010290:	782c      	ldrbeq	r4, [r5, #0]
 8010292:	1c95      	addeq	r5, r2, #2
 8010294:	e7cf      	b.n	8010236 <_strtol_l.constprop.0+0x3a>
 8010296:	2b00      	cmp	r3, #0
 8010298:	d1da      	bne.n	8010250 <_strtol_l.constprop.0+0x54>
 801029a:	2c30      	cmp	r4, #48	@ 0x30
 801029c:	bf0c      	ite	eq
 801029e:	2308      	moveq	r3, #8
 80102a0:	230a      	movne	r3, #10
 80102a2:	e7d5      	b.n	8010250 <_strtol_l.constprop.0+0x54>
 80102a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80102a8:	2f19      	cmp	r7, #25
 80102aa:	d801      	bhi.n	80102b0 <_strtol_l.constprop.0+0xb4>
 80102ac:	3c37      	subs	r4, #55	@ 0x37
 80102ae:	e7de      	b.n	801026e <_strtol_l.constprop.0+0x72>
 80102b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80102b4:	2f19      	cmp	r7, #25
 80102b6:	d804      	bhi.n	80102c2 <_strtol_l.constprop.0+0xc6>
 80102b8:	3c57      	subs	r4, #87	@ 0x57
 80102ba:	e7d8      	b.n	801026e <_strtol_l.constprop.0+0x72>
 80102bc:	f04f 32ff 	mov.w	r2, #4294967295
 80102c0:	e7e1      	b.n	8010286 <_strtol_l.constprop.0+0x8a>
 80102c2:	1c53      	adds	r3, r2, #1
 80102c4:	d108      	bne.n	80102d8 <_strtol_l.constprop.0+0xdc>
 80102c6:	2322      	movs	r3, #34	@ 0x22
 80102c8:	f8ce 3000 	str.w	r3, [lr]
 80102cc:	4660      	mov	r0, ip
 80102ce:	f1b8 0f00 	cmp.w	r8, #0
 80102d2:	d0a0      	beq.n	8010216 <_strtol_l.constprop.0+0x1a>
 80102d4:	1e69      	subs	r1, r5, #1
 80102d6:	e006      	b.n	80102e6 <_strtol_l.constprop.0+0xea>
 80102d8:	b106      	cbz	r6, 80102dc <_strtol_l.constprop.0+0xe0>
 80102da:	4240      	negs	r0, r0
 80102dc:	f1b8 0f00 	cmp.w	r8, #0
 80102e0:	d099      	beq.n	8010216 <_strtol_l.constprop.0+0x1a>
 80102e2:	2a00      	cmp	r2, #0
 80102e4:	d1f6      	bne.n	80102d4 <_strtol_l.constprop.0+0xd8>
 80102e6:	f8c8 1000 	str.w	r1, [r8]
 80102ea:	e794      	b.n	8010216 <_strtol_l.constprop.0+0x1a>
 80102ec:	08011789 	.word	0x08011789

080102f0 <_strtol_r>:
 80102f0:	f7ff bf84 	b.w	80101fc <_strtol_l.constprop.0>

080102f4 <__ascii_wctomb>:
 80102f4:	4603      	mov	r3, r0
 80102f6:	4608      	mov	r0, r1
 80102f8:	b141      	cbz	r1, 801030c <__ascii_wctomb+0x18>
 80102fa:	2aff      	cmp	r2, #255	@ 0xff
 80102fc:	d904      	bls.n	8010308 <__ascii_wctomb+0x14>
 80102fe:	228a      	movs	r2, #138	@ 0x8a
 8010300:	601a      	str	r2, [r3, #0]
 8010302:	f04f 30ff 	mov.w	r0, #4294967295
 8010306:	4770      	bx	lr
 8010308:	700a      	strb	r2, [r1, #0]
 801030a:	2001      	movs	r0, #1
 801030c:	4770      	bx	lr

0801030e <__ssputs_r>:
 801030e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010312:	688e      	ldr	r6, [r1, #8]
 8010314:	461f      	mov	r7, r3
 8010316:	42be      	cmp	r6, r7
 8010318:	680b      	ldr	r3, [r1, #0]
 801031a:	4682      	mov	sl, r0
 801031c:	460c      	mov	r4, r1
 801031e:	4690      	mov	r8, r2
 8010320:	d82d      	bhi.n	801037e <__ssputs_r+0x70>
 8010322:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010326:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801032a:	d026      	beq.n	801037a <__ssputs_r+0x6c>
 801032c:	6965      	ldr	r5, [r4, #20]
 801032e:	6909      	ldr	r1, [r1, #16]
 8010330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010334:	eba3 0901 	sub.w	r9, r3, r1
 8010338:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801033c:	1c7b      	adds	r3, r7, #1
 801033e:	444b      	add	r3, r9
 8010340:	106d      	asrs	r5, r5, #1
 8010342:	429d      	cmp	r5, r3
 8010344:	bf38      	it	cc
 8010346:	461d      	movcc	r5, r3
 8010348:	0553      	lsls	r3, r2, #21
 801034a:	d527      	bpl.n	801039c <__ssputs_r+0x8e>
 801034c:	4629      	mov	r1, r5
 801034e:	f7ff fa05 	bl	800f75c <_malloc_r>
 8010352:	4606      	mov	r6, r0
 8010354:	b360      	cbz	r0, 80103b0 <__ssputs_r+0xa2>
 8010356:	6921      	ldr	r1, [r4, #16]
 8010358:	464a      	mov	r2, r9
 801035a:	f7fd ffe4 	bl	800e326 <memcpy>
 801035e:	89a3      	ldrh	r3, [r4, #12]
 8010360:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010368:	81a3      	strh	r3, [r4, #12]
 801036a:	6126      	str	r6, [r4, #16]
 801036c:	6165      	str	r5, [r4, #20]
 801036e:	444e      	add	r6, r9
 8010370:	eba5 0509 	sub.w	r5, r5, r9
 8010374:	6026      	str	r6, [r4, #0]
 8010376:	60a5      	str	r5, [r4, #8]
 8010378:	463e      	mov	r6, r7
 801037a:	42be      	cmp	r6, r7
 801037c:	d900      	bls.n	8010380 <__ssputs_r+0x72>
 801037e:	463e      	mov	r6, r7
 8010380:	6820      	ldr	r0, [r4, #0]
 8010382:	4632      	mov	r2, r6
 8010384:	4641      	mov	r1, r8
 8010386:	f000 fb9b 	bl	8010ac0 <memmove>
 801038a:	68a3      	ldr	r3, [r4, #8]
 801038c:	1b9b      	subs	r3, r3, r6
 801038e:	60a3      	str	r3, [r4, #8]
 8010390:	6823      	ldr	r3, [r4, #0]
 8010392:	4433      	add	r3, r6
 8010394:	6023      	str	r3, [r4, #0]
 8010396:	2000      	movs	r0, #0
 8010398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801039c:	462a      	mov	r2, r5
 801039e:	f000 fbeb 	bl	8010b78 <_realloc_r>
 80103a2:	4606      	mov	r6, r0
 80103a4:	2800      	cmp	r0, #0
 80103a6:	d1e0      	bne.n	801036a <__ssputs_r+0x5c>
 80103a8:	6921      	ldr	r1, [r4, #16]
 80103aa:	4650      	mov	r0, sl
 80103ac:	f7fe fe28 	bl	800f000 <_free_r>
 80103b0:	230c      	movs	r3, #12
 80103b2:	f8ca 3000 	str.w	r3, [sl]
 80103b6:	89a3      	ldrh	r3, [r4, #12]
 80103b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80103bc:	81a3      	strh	r3, [r4, #12]
 80103be:	f04f 30ff 	mov.w	r0, #4294967295
 80103c2:	e7e9      	b.n	8010398 <__ssputs_r+0x8a>

080103c4 <_svfiprintf_r>:
 80103c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103c8:	4698      	mov	r8, r3
 80103ca:	898b      	ldrh	r3, [r1, #12]
 80103cc:	061b      	lsls	r3, r3, #24
 80103ce:	b09d      	sub	sp, #116	@ 0x74
 80103d0:	4607      	mov	r7, r0
 80103d2:	460d      	mov	r5, r1
 80103d4:	4614      	mov	r4, r2
 80103d6:	d510      	bpl.n	80103fa <_svfiprintf_r+0x36>
 80103d8:	690b      	ldr	r3, [r1, #16]
 80103da:	b973      	cbnz	r3, 80103fa <_svfiprintf_r+0x36>
 80103dc:	2140      	movs	r1, #64	@ 0x40
 80103de:	f7ff f9bd 	bl	800f75c <_malloc_r>
 80103e2:	6028      	str	r0, [r5, #0]
 80103e4:	6128      	str	r0, [r5, #16]
 80103e6:	b930      	cbnz	r0, 80103f6 <_svfiprintf_r+0x32>
 80103e8:	230c      	movs	r3, #12
 80103ea:	603b      	str	r3, [r7, #0]
 80103ec:	f04f 30ff 	mov.w	r0, #4294967295
 80103f0:	b01d      	add	sp, #116	@ 0x74
 80103f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103f6:	2340      	movs	r3, #64	@ 0x40
 80103f8:	616b      	str	r3, [r5, #20]
 80103fa:	2300      	movs	r3, #0
 80103fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80103fe:	2320      	movs	r3, #32
 8010400:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010404:	f8cd 800c 	str.w	r8, [sp, #12]
 8010408:	2330      	movs	r3, #48	@ 0x30
 801040a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80105a8 <_svfiprintf_r+0x1e4>
 801040e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010412:	f04f 0901 	mov.w	r9, #1
 8010416:	4623      	mov	r3, r4
 8010418:	469a      	mov	sl, r3
 801041a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801041e:	b10a      	cbz	r2, 8010424 <_svfiprintf_r+0x60>
 8010420:	2a25      	cmp	r2, #37	@ 0x25
 8010422:	d1f9      	bne.n	8010418 <_svfiprintf_r+0x54>
 8010424:	ebba 0b04 	subs.w	fp, sl, r4
 8010428:	d00b      	beq.n	8010442 <_svfiprintf_r+0x7e>
 801042a:	465b      	mov	r3, fp
 801042c:	4622      	mov	r2, r4
 801042e:	4629      	mov	r1, r5
 8010430:	4638      	mov	r0, r7
 8010432:	f7ff ff6c 	bl	801030e <__ssputs_r>
 8010436:	3001      	adds	r0, #1
 8010438:	f000 80a7 	beq.w	801058a <_svfiprintf_r+0x1c6>
 801043c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801043e:	445a      	add	r2, fp
 8010440:	9209      	str	r2, [sp, #36]	@ 0x24
 8010442:	f89a 3000 	ldrb.w	r3, [sl]
 8010446:	2b00      	cmp	r3, #0
 8010448:	f000 809f 	beq.w	801058a <_svfiprintf_r+0x1c6>
 801044c:	2300      	movs	r3, #0
 801044e:	f04f 32ff 	mov.w	r2, #4294967295
 8010452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010456:	f10a 0a01 	add.w	sl, sl, #1
 801045a:	9304      	str	r3, [sp, #16]
 801045c:	9307      	str	r3, [sp, #28]
 801045e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010462:	931a      	str	r3, [sp, #104]	@ 0x68
 8010464:	4654      	mov	r4, sl
 8010466:	2205      	movs	r2, #5
 8010468:	f814 1b01 	ldrb.w	r1, [r4], #1
 801046c:	484e      	ldr	r0, [pc, #312]	@ (80105a8 <_svfiprintf_r+0x1e4>)
 801046e:	f7ef fecf 	bl	8000210 <memchr>
 8010472:	9a04      	ldr	r2, [sp, #16]
 8010474:	b9d8      	cbnz	r0, 80104ae <_svfiprintf_r+0xea>
 8010476:	06d0      	lsls	r0, r2, #27
 8010478:	bf44      	itt	mi
 801047a:	2320      	movmi	r3, #32
 801047c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010480:	0711      	lsls	r1, r2, #28
 8010482:	bf44      	itt	mi
 8010484:	232b      	movmi	r3, #43	@ 0x2b
 8010486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801048a:	f89a 3000 	ldrb.w	r3, [sl]
 801048e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010490:	d015      	beq.n	80104be <_svfiprintf_r+0xfa>
 8010492:	9a07      	ldr	r2, [sp, #28]
 8010494:	4654      	mov	r4, sl
 8010496:	2000      	movs	r0, #0
 8010498:	f04f 0c0a 	mov.w	ip, #10
 801049c:	4621      	mov	r1, r4
 801049e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80104a2:	3b30      	subs	r3, #48	@ 0x30
 80104a4:	2b09      	cmp	r3, #9
 80104a6:	d94b      	bls.n	8010540 <_svfiprintf_r+0x17c>
 80104a8:	b1b0      	cbz	r0, 80104d8 <_svfiprintf_r+0x114>
 80104aa:	9207      	str	r2, [sp, #28]
 80104ac:	e014      	b.n	80104d8 <_svfiprintf_r+0x114>
 80104ae:	eba0 0308 	sub.w	r3, r0, r8
 80104b2:	fa09 f303 	lsl.w	r3, r9, r3
 80104b6:	4313      	orrs	r3, r2
 80104b8:	9304      	str	r3, [sp, #16]
 80104ba:	46a2      	mov	sl, r4
 80104bc:	e7d2      	b.n	8010464 <_svfiprintf_r+0xa0>
 80104be:	9b03      	ldr	r3, [sp, #12]
 80104c0:	1d19      	adds	r1, r3, #4
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	9103      	str	r1, [sp, #12]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	bfbb      	ittet	lt
 80104ca:	425b      	neglt	r3, r3
 80104cc:	f042 0202 	orrlt.w	r2, r2, #2
 80104d0:	9307      	strge	r3, [sp, #28]
 80104d2:	9307      	strlt	r3, [sp, #28]
 80104d4:	bfb8      	it	lt
 80104d6:	9204      	strlt	r2, [sp, #16]
 80104d8:	7823      	ldrb	r3, [r4, #0]
 80104da:	2b2e      	cmp	r3, #46	@ 0x2e
 80104dc:	d10a      	bne.n	80104f4 <_svfiprintf_r+0x130>
 80104de:	7863      	ldrb	r3, [r4, #1]
 80104e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80104e2:	d132      	bne.n	801054a <_svfiprintf_r+0x186>
 80104e4:	9b03      	ldr	r3, [sp, #12]
 80104e6:	1d1a      	adds	r2, r3, #4
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	9203      	str	r2, [sp, #12]
 80104ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80104f0:	3402      	adds	r4, #2
 80104f2:	9305      	str	r3, [sp, #20]
 80104f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80105b8 <_svfiprintf_r+0x1f4>
 80104f8:	7821      	ldrb	r1, [r4, #0]
 80104fa:	2203      	movs	r2, #3
 80104fc:	4650      	mov	r0, sl
 80104fe:	f7ef fe87 	bl	8000210 <memchr>
 8010502:	b138      	cbz	r0, 8010514 <_svfiprintf_r+0x150>
 8010504:	9b04      	ldr	r3, [sp, #16]
 8010506:	eba0 000a 	sub.w	r0, r0, sl
 801050a:	2240      	movs	r2, #64	@ 0x40
 801050c:	4082      	lsls	r2, r0
 801050e:	4313      	orrs	r3, r2
 8010510:	3401      	adds	r4, #1
 8010512:	9304      	str	r3, [sp, #16]
 8010514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010518:	4824      	ldr	r0, [pc, #144]	@ (80105ac <_svfiprintf_r+0x1e8>)
 801051a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801051e:	2206      	movs	r2, #6
 8010520:	f7ef fe76 	bl	8000210 <memchr>
 8010524:	2800      	cmp	r0, #0
 8010526:	d036      	beq.n	8010596 <_svfiprintf_r+0x1d2>
 8010528:	4b21      	ldr	r3, [pc, #132]	@ (80105b0 <_svfiprintf_r+0x1ec>)
 801052a:	bb1b      	cbnz	r3, 8010574 <_svfiprintf_r+0x1b0>
 801052c:	9b03      	ldr	r3, [sp, #12]
 801052e:	3307      	adds	r3, #7
 8010530:	f023 0307 	bic.w	r3, r3, #7
 8010534:	3308      	adds	r3, #8
 8010536:	9303      	str	r3, [sp, #12]
 8010538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801053a:	4433      	add	r3, r6
 801053c:	9309      	str	r3, [sp, #36]	@ 0x24
 801053e:	e76a      	b.n	8010416 <_svfiprintf_r+0x52>
 8010540:	fb0c 3202 	mla	r2, ip, r2, r3
 8010544:	460c      	mov	r4, r1
 8010546:	2001      	movs	r0, #1
 8010548:	e7a8      	b.n	801049c <_svfiprintf_r+0xd8>
 801054a:	2300      	movs	r3, #0
 801054c:	3401      	adds	r4, #1
 801054e:	9305      	str	r3, [sp, #20]
 8010550:	4619      	mov	r1, r3
 8010552:	f04f 0c0a 	mov.w	ip, #10
 8010556:	4620      	mov	r0, r4
 8010558:	f810 2b01 	ldrb.w	r2, [r0], #1
 801055c:	3a30      	subs	r2, #48	@ 0x30
 801055e:	2a09      	cmp	r2, #9
 8010560:	d903      	bls.n	801056a <_svfiprintf_r+0x1a6>
 8010562:	2b00      	cmp	r3, #0
 8010564:	d0c6      	beq.n	80104f4 <_svfiprintf_r+0x130>
 8010566:	9105      	str	r1, [sp, #20]
 8010568:	e7c4      	b.n	80104f4 <_svfiprintf_r+0x130>
 801056a:	fb0c 2101 	mla	r1, ip, r1, r2
 801056e:	4604      	mov	r4, r0
 8010570:	2301      	movs	r3, #1
 8010572:	e7f0      	b.n	8010556 <_svfiprintf_r+0x192>
 8010574:	ab03      	add	r3, sp, #12
 8010576:	9300      	str	r3, [sp, #0]
 8010578:	462a      	mov	r2, r5
 801057a:	4b0e      	ldr	r3, [pc, #56]	@ (80105b4 <_svfiprintf_r+0x1f0>)
 801057c:	a904      	add	r1, sp, #16
 801057e:	4638      	mov	r0, r7
 8010580:	f7fc ff08 	bl	800d394 <_printf_float>
 8010584:	1c42      	adds	r2, r0, #1
 8010586:	4606      	mov	r6, r0
 8010588:	d1d6      	bne.n	8010538 <_svfiprintf_r+0x174>
 801058a:	89ab      	ldrh	r3, [r5, #12]
 801058c:	065b      	lsls	r3, r3, #25
 801058e:	f53f af2d 	bmi.w	80103ec <_svfiprintf_r+0x28>
 8010592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010594:	e72c      	b.n	80103f0 <_svfiprintf_r+0x2c>
 8010596:	ab03      	add	r3, sp, #12
 8010598:	9300      	str	r3, [sp, #0]
 801059a:	462a      	mov	r2, r5
 801059c:	4b05      	ldr	r3, [pc, #20]	@ (80105b4 <_svfiprintf_r+0x1f0>)
 801059e:	a904      	add	r1, sp, #16
 80105a0:	4638      	mov	r0, r7
 80105a2:	f7fd f98f 	bl	800d8c4 <_printf_i>
 80105a6:	e7ed      	b.n	8010584 <_svfiprintf_r+0x1c0>
 80105a8:	08011889 	.word	0x08011889
 80105ac:	08011893 	.word	0x08011893
 80105b0:	0800d395 	.word	0x0800d395
 80105b4:	0801030f 	.word	0x0801030f
 80105b8:	0801188f 	.word	0x0801188f

080105bc <__sfputc_r>:
 80105bc:	6893      	ldr	r3, [r2, #8]
 80105be:	3b01      	subs	r3, #1
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	b410      	push	{r4}
 80105c4:	6093      	str	r3, [r2, #8]
 80105c6:	da08      	bge.n	80105da <__sfputc_r+0x1e>
 80105c8:	6994      	ldr	r4, [r2, #24]
 80105ca:	42a3      	cmp	r3, r4
 80105cc:	db01      	blt.n	80105d2 <__sfputc_r+0x16>
 80105ce:	290a      	cmp	r1, #10
 80105d0:	d103      	bne.n	80105da <__sfputc_r+0x1e>
 80105d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105d6:	f000 b9df 	b.w	8010998 <__swbuf_r>
 80105da:	6813      	ldr	r3, [r2, #0]
 80105dc:	1c58      	adds	r0, r3, #1
 80105de:	6010      	str	r0, [r2, #0]
 80105e0:	7019      	strb	r1, [r3, #0]
 80105e2:	4608      	mov	r0, r1
 80105e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105e8:	4770      	bx	lr

080105ea <__sfputs_r>:
 80105ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105ec:	4606      	mov	r6, r0
 80105ee:	460f      	mov	r7, r1
 80105f0:	4614      	mov	r4, r2
 80105f2:	18d5      	adds	r5, r2, r3
 80105f4:	42ac      	cmp	r4, r5
 80105f6:	d101      	bne.n	80105fc <__sfputs_r+0x12>
 80105f8:	2000      	movs	r0, #0
 80105fa:	e007      	b.n	801060c <__sfputs_r+0x22>
 80105fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010600:	463a      	mov	r2, r7
 8010602:	4630      	mov	r0, r6
 8010604:	f7ff ffda 	bl	80105bc <__sfputc_r>
 8010608:	1c43      	adds	r3, r0, #1
 801060a:	d1f3      	bne.n	80105f4 <__sfputs_r+0xa>
 801060c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010610 <_vfiprintf_r>:
 8010610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010614:	460d      	mov	r5, r1
 8010616:	b09d      	sub	sp, #116	@ 0x74
 8010618:	4614      	mov	r4, r2
 801061a:	4698      	mov	r8, r3
 801061c:	4606      	mov	r6, r0
 801061e:	b118      	cbz	r0, 8010628 <_vfiprintf_r+0x18>
 8010620:	6a03      	ldr	r3, [r0, #32]
 8010622:	b90b      	cbnz	r3, 8010628 <_vfiprintf_r+0x18>
 8010624:	f7fd fd0e 	bl	800e044 <__sinit>
 8010628:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801062a:	07d9      	lsls	r1, r3, #31
 801062c:	d405      	bmi.n	801063a <_vfiprintf_r+0x2a>
 801062e:	89ab      	ldrh	r3, [r5, #12]
 8010630:	059a      	lsls	r2, r3, #22
 8010632:	d402      	bmi.n	801063a <_vfiprintf_r+0x2a>
 8010634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010636:	f7fd fe74 	bl	800e322 <__retarget_lock_acquire_recursive>
 801063a:	89ab      	ldrh	r3, [r5, #12]
 801063c:	071b      	lsls	r3, r3, #28
 801063e:	d501      	bpl.n	8010644 <_vfiprintf_r+0x34>
 8010640:	692b      	ldr	r3, [r5, #16]
 8010642:	b99b      	cbnz	r3, 801066c <_vfiprintf_r+0x5c>
 8010644:	4629      	mov	r1, r5
 8010646:	4630      	mov	r0, r6
 8010648:	f000 f9e4 	bl	8010a14 <__swsetup_r>
 801064c:	b170      	cbz	r0, 801066c <_vfiprintf_r+0x5c>
 801064e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010650:	07dc      	lsls	r4, r3, #31
 8010652:	d504      	bpl.n	801065e <_vfiprintf_r+0x4e>
 8010654:	f04f 30ff 	mov.w	r0, #4294967295
 8010658:	b01d      	add	sp, #116	@ 0x74
 801065a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801065e:	89ab      	ldrh	r3, [r5, #12]
 8010660:	0598      	lsls	r0, r3, #22
 8010662:	d4f7      	bmi.n	8010654 <_vfiprintf_r+0x44>
 8010664:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010666:	f7fd fe5d 	bl	800e324 <__retarget_lock_release_recursive>
 801066a:	e7f3      	b.n	8010654 <_vfiprintf_r+0x44>
 801066c:	2300      	movs	r3, #0
 801066e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010670:	2320      	movs	r3, #32
 8010672:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010676:	f8cd 800c 	str.w	r8, [sp, #12]
 801067a:	2330      	movs	r3, #48	@ 0x30
 801067c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801082c <_vfiprintf_r+0x21c>
 8010680:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010684:	f04f 0901 	mov.w	r9, #1
 8010688:	4623      	mov	r3, r4
 801068a:	469a      	mov	sl, r3
 801068c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010690:	b10a      	cbz	r2, 8010696 <_vfiprintf_r+0x86>
 8010692:	2a25      	cmp	r2, #37	@ 0x25
 8010694:	d1f9      	bne.n	801068a <_vfiprintf_r+0x7a>
 8010696:	ebba 0b04 	subs.w	fp, sl, r4
 801069a:	d00b      	beq.n	80106b4 <_vfiprintf_r+0xa4>
 801069c:	465b      	mov	r3, fp
 801069e:	4622      	mov	r2, r4
 80106a0:	4629      	mov	r1, r5
 80106a2:	4630      	mov	r0, r6
 80106a4:	f7ff ffa1 	bl	80105ea <__sfputs_r>
 80106a8:	3001      	adds	r0, #1
 80106aa:	f000 80a7 	beq.w	80107fc <_vfiprintf_r+0x1ec>
 80106ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106b0:	445a      	add	r2, fp
 80106b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80106b4:	f89a 3000 	ldrb.w	r3, [sl]
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f000 809f 	beq.w	80107fc <_vfiprintf_r+0x1ec>
 80106be:	2300      	movs	r3, #0
 80106c0:	f04f 32ff 	mov.w	r2, #4294967295
 80106c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80106c8:	f10a 0a01 	add.w	sl, sl, #1
 80106cc:	9304      	str	r3, [sp, #16]
 80106ce:	9307      	str	r3, [sp, #28]
 80106d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80106d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80106d6:	4654      	mov	r4, sl
 80106d8:	2205      	movs	r2, #5
 80106da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106de:	4853      	ldr	r0, [pc, #332]	@ (801082c <_vfiprintf_r+0x21c>)
 80106e0:	f7ef fd96 	bl	8000210 <memchr>
 80106e4:	9a04      	ldr	r2, [sp, #16]
 80106e6:	b9d8      	cbnz	r0, 8010720 <_vfiprintf_r+0x110>
 80106e8:	06d1      	lsls	r1, r2, #27
 80106ea:	bf44      	itt	mi
 80106ec:	2320      	movmi	r3, #32
 80106ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106f2:	0713      	lsls	r3, r2, #28
 80106f4:	bf44      	itt	mi
 80106f6:	232b      	movmi	r3, #43	@ 0x2b
 80106f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80106fc:	f89a 3000 	ldrb.w	r3, [sl]
 8010700:	2b2a      	cmp	r3, #42	@ 0x2a
 8010702:	d015      	beq.n	8010730 <_vfiprintf_r+0x120>
 8010704:	9a07      	ldr	r2, [sp, #28]
 8010706:	4654      	mov	r4, sl
 8010708:	2000      	movs	r0, #0
 801070a:	f04f 0c0a 	mov.w	ip, #10
 801070e:	4621      	mov	r1, r4
 8010710:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010714:	3b30      	subs	r3, #48	@ 0x30
 8010716:	2b09      	cmp	r3, #9
 8010718:	d94b      	bls.n	80107b2 <_vfiprintf_r+0x1a2>
 801071a:	b1b0      	cbz	r0, 801074a <_vfiprintf_r+0x13a>
 801071c:	9207      	str	r2, [sp, #28]
 801071e:	e014      	b.n	801074a <_vfiprintf_r+0x13a>
 8010720:	eba0 0308 	sub.w	r3, r0, r8
 8010724:	fa09 f303 	lsl.w	r3, r9, r3
 8010728:	4313      	orrs	r3, r2
 801072a:	9304      	str	r3, [sp, #16]
 801072c:	46a2      	mov	sl, r4
 801072e:	e7d2      	b.n	80106d6 <_vfiprintf_r+0xc6>
 8010730:	9b03      	ldr	r3, [sp, #12]
 8010732:	1d19      	adds	r1, r3, #4
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	9103      	str	r1, [sp, #12]
 8010738:	2b00      	cmp	r3, #0
 801073a:	bfbb      	ittet	lt
 801073c:	425b      	neglt	r3, r3
 801073e:	f042 0202 	orrlt.w	r2, r2, #2
 8010742:	9307      	strge	r3, [sp, #28]
 8010744:	9307      	strlt	r3, [sp, #28]
 8010746:	bfb8      	it	lt
 8010748:	9204      	strlt	r2, [sp, #16]
 801074a:	7823      	ldrb	r3, [r4, #0]
 801074c:	2b2e      	cmp	r3, #46	@ 0x2e
 801074e:	d10a      	bne.n	8010766 <_vfiprintf_r+0x156>
 8010750:	7863      	ldrb	r3, [r4, #1]
 8010752:	2b2a      	cmp	r3, #42	@ 0x2a
 8010754:	d132      	bne.n	80107bc <_vfiprintf_r+0x1ac>
 8010756:	9b03      	ldr	r3, [sp, #12]
 8010758:	1d1a      	adds	r2, r3, #4
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	9203      	str	r2, [sp, #12]
 801075e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010762:	3402      	adds	r4, #2
 8010764:	9305      	str	r3, [sp, #20]
 8010766:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801083c <_vfiprintf_r+0x22c>
 801076a:	7821      	ldrb	r1, [r4, #0]
 801076c:	2203      	movs	r2, #3
 801076e:	4650      	mov	r0, sl
 8010770:	f7ef fd4e 	bl	8000210 <memchr>
 8010774:	b138      	cbz	r0, 8010786 <_vfiprintf_r+0x176>
 8010776:	9b04      	ldr	r3, [sp, #16]
 8010778:	eba0 000a 	sub.w	r0, r0, sl
 801077c:	2240      	movs	r2, #64	@ 0x40
 801077e:	4082      	lsls	r2, r0
 8010780:	4313      	orrs	r3, r2
 8010782:	3401      	adds	r4, #1
 8010784:	9304      	str	r3, [sp, #16]
 8010786:	f814 1b01 	ldrb.w	r1, [r4], #1
 801078a:	4829      	ldr	r0, [pc, #164]	@ (8010830 <_vfiprintf_r+0x220>)
 801078c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010790:	2206      	movs	r2, #6
 8010792:	f7ef fd3d 	bl	8000210 <memchr>
 8010796:	2800      	cmp	r0, #0
 8010798:	d03f      	beq.n	801081a <_vfiprintf_r+0x20a>
 801079a:	4b26      	ldr	r3, [pc, #152]	@ (8010834 <_vfiprintf_r+0x224>)
 801079c:	bb1b      	cbnz	r3, 80107e6 <_vfiprintf_r+0x1d6>
 801079e:	9b03      	ldr	r3, [sp, #12]
 80107a0:	3307      	adds	r3, #7
 80107a2:	f023 0307 	bic.w	r3, r3, #7
 80107a6:	3308      	adds	r3, #8
 80107a8:	9303      	str	r3, [sp, #12]
 80107aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107ac:	443b      	add	r3, r7
 80107ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80107b0:	e76a      	b.n	8010688 <_vfiprintf_r+0x78>
 80107b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80107b6:	460c      	mov	r4, r1
 80107b8:	2001      	movs	r0, #1
 80107ba:	e7a8      	b.n	801070e <_vfiprintf_r+0xfe>
 80107bc:	2300      	movs	r3, #0
 80107be:	3401      	adds	r4, #1
 80107c0:	9305      	str	r3, [sp, #20]
 80107c2:	4619      	mov	r1, r3
 80107c4:	f04f 0c0a 	mov.w	ip, #10
 80107c8:	4620      	mov	r0, r4
 80107ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80107ce:	3a30      	subs	r2, #48	@ 0x30
 80107d0:	2a09      	cmp	r2, #9
 80107d2:	d903      	bls.n	80107dc <_vfiprintf_r+0x1cc>
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d0c6      	beq.n	8010766 <_vfiprintf_r+0x156>
 80107d8:	9105      	str	r1, [sp, #20]
 80107da:	e7c4      	b.n	8010766 <_vfiprintf_r+0x156>
 80107dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80107e0:	4604      	mov	r4, r0
 80107e2:	2301      	movs	r3, #1
 80107e4:	e7f0      	b.n	80107c8 <_vfiprintf_r+0x1b8>
 80107e6:	ab03      	add	r3, sp, #12
 80107e8:	9300      	str	r3, [sp, #0]
 80107ea:	462a      	mov	r2, r5
 80107ec:	4b12      	ldr	r3, [pc, #72]	@ (8010838 <_vfiprintf_r+0x228>)
 80107ee:	a904      	add	r1, sp, #16
 80107f0:	4630      	mov	r0, r6
 80107f2:	f7fc fdcf 	bl	800d394 <_printf_float>
 80107f6:	4607      	mov	r7, r0
 80107f8:	1c78      	adds	r0, r7, #1
 80107fa:	d1d6      	bne.n	80107aa <_vfiprintf_r+0x19a>
 80107fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80107fe:	07d9      	lsls	r1, r3, #31
 8010800:	d405      	bmi.n	801080e <_vfiprintf_r+0x1fe>
 8010802:	89ab      	ldrh	r3, [r5, #12]
 8010804:	059a      	lsls	r2, r3, #22
 8010806:	d402      	bmi.n	801080e <_vfiprintf_r+0x1fe>
 8010808:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801080a:	f7fd fd8b 	bl	800e324 <__retarget_lock_release_recursive>
 801080e:	89ab      	ldrh	r3, [r5, #12]
 8010810:	065b      	lsls	r3, r3, #25
 8010812:	f53f af1f 	bmi.w	8010654 <_vfiprintf_r+0x44>
 8010816:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010818:	e71e      	b.n	8010658 <_vfiprintf_r+0x48>
 801081a:	ab03      	add	r3, sp, #12
 801081c:	9300      	str	r3, [sp, #0]
 801081e:	462a      	mov	r2, r5
 8010820:	4b05      	ldr	r3, [pc, #20]	@ (8010838 <_vfiprintf_r+0x228>)
 8010822:	a904      	add	r1, sp, #16
 8010824:	4630      	mov	r0, r6
 8010826:	f7fd f84d 	bl	800d8c4 <_printf_i>
 801082a:	e7e4      	b.n	80107f6 <_vfiprintf_r+0x1e6>
 801082c:	08011889 	.word	0x08011889
 8010830:	08011893 	.word	0x08011893
 8010834:	0800d395 	.word	0x0800d395
 8010838:	080105eb 	.word	0x080105eb
 801083c:	0801188f 	.word	0x0801188f

08010840 <__sflush_r>:
 8010840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010848:	0716      	lsls	r6, r2, #28
 801084a:	4605      	mov	r5, r0
 801084c:	460c      	mov	r4, r1
 801084e:	d454      	bmi.n	80108fa <__sflush_r+0xba>
 8010850:	684b      	ldr	r3, [r1, #4]
 8010852:	2b00      	cmp	r3, #0
 8010854:	dc02      	bgt.n	801085c <__sflush_r+0x1c>
 8010856:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010858:	2b00      	cmp	r3, #0
 801085a:	dd48      	ble.n	80108ee <__sflush_r+0xae>
 801085c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801085e:	2e00      	cmp	r6, #0
 8010860:	d045      	beq.n	80108ee <__sflush_r+0xae>
 8010862:	2300      	movs	r3, #0
 8010864:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010868:	682f      	ldr	r7, [r5, #0]
 801086a:	6a21      	ldr	r1, [r4, #32]
 801086c:	602b      	str	r3, [r5, #0]
 801086e:	d030      	beq.n	80108d2 <__sflush_r+0x92>
 8010870:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010872:	89a3      	ldrh	r3, [r4, #12]
 8010874:	0759      	lsls	r1, r3, #29
 8010876:	d505      	bpl.n	8010884 <__sflush_r+0x44>
 8010878:	6863      	ldr	r3, [r4, #4]
 801087a:	1ad2      	subs	r2, r2, r3
 801087c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801087e:	b10b      	cbz	r3, 8010884 <__sflush_r+0x44>
 8010880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010882:	1ad2      	subs	r2, r2, r3
 8010884:	2300      	movs	r3, #0
 8010886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010888:	6a21      	ldr	r1, [r4, #32]
 801088a:	4628      	mov	r0, r5
 801088c:	47b0      	blx	r6
 801088e:	1c43      	adds	r3, r0, #1
 8010890:	89a3      	ldrh	r3, [r4, #12]
 8010892:	d106      	bne.n	80108a2 <__sflush_r+0x62>
 8010894:	6829      	ldr	r1, [r5, #0]
 8010896:	291d      	cmp	r1, #29
 8010898:	d82b      	bhi.n	80108f2 <__sflush_r+0xb2>
 801089a:	4a2a      	ldr	r2, [pc, #168]	@ (8010944 <__sflush_r+0x104>)
 801089c:	410a      	asrs	r2, r1
 801089e:	07d6      	lsls	r6, r2, #31
 80108a0:	d427      	bmi.n	80108f2 <__sflush_r+0xb2>
 80108a2:	2200      	movs	r2, #0
 80108a4:	6062      	str	r2, [r4, #4]
 80108a6:	04d9      	lsls	r1, r3, #19
 80108a8:	6922      	ldr	r2, [r4, #16]
 80108aa:	6022      	str	r2, [r4, #0]
 80108ac:	d504      	bpl.n	80108b8 <__sflush_r+0x78>
 80108ae:	1c42      	adds	r2, r0, #1
 80108b0:	d101      	bne.n	80108b6 <__sflush_r+0x76>
 80108b2:	682b      	ldr	r3, [r5, #0]
 80108b4:	b903      	cbnz	r3, 80108b8 <__sflush_r+0x78>
 80108b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80108b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80108ba:	602f      	str	r7, [r5, #0]
 80108bc:	b1b9      	cbz	r1, 80108ee <__sflush_r+0xae>
 80108be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80108c2:	4299      	cmp	r1, r3
 80108c4:	d002      	beq.n	80108cc <__sflush_r+0x8c>
 80108c6:	4628      	mov	r0, r5
 80108c8:	f7fe fb9a 	bl	800f000 <_free_r>
 80108cc:	2300      	movs	r3, #0
 80108ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80108d0:	e00d      	b.n	80108ee <__sflush_r+0xae>
 80108d2:	2301      	movs	r3, #1
 80108d4:	4628      	mov	r0, r5
 80108d6:	47b0      	blx	r6
 80108d8:	4602      	mov	r2, r0
 80108da:	1c50      	adds	r0, r2, #1
 80108dc:	d1c9      	bne.n	8010872 <__sflush_r+0x32>
 80108de:	682b      	ldr	r3, [r5, #0]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d0c6      	beq.n	8010872 <__sflush_r+0x32>
 80108e4:	2b1d      	cmp	r3, #29
 80108e6:	d001      	beq.n	80108ec <__sflush_r+0xac>
 80108e8:	2b16      	cmp	r3, #22
 80108ea:	d11e      	bne.n	801092a <__sflush_r+0xea>
 80108ec:	602f      	str	r7, [r5, #0]
 80108ee:	2000      	movs	r0, #0
 80108f0:	e022      	b.n	8010938 <__sflush_r+0xf8>
 80108f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80108f6:	b21b      	sxth	r3, r3
 80108f8:	e01b      	b.n	8010932 <__sflush_r+0xf2>
 80108fa:	690f      	ldr	r7, [r1, #16]
 80108fc:	2f00      	cmp	r7, #0
 80108fe:	d0f6      	beq.n	80108ee <__sflush_r+0xae>
 8010900:	0793      	lsls	r3, r2, #30
 8010902:	680e      	ldr	r6, [r1, #0]
 8010904:	bf08      	it	eq
 8010906:	694b      	ldreq	r3, [r1, #20]
 8010908:	600f      	str	r7, [r1, #0]
 801090a:	bf18      	it	ne
 801090c:	2300      	movne	r3, #0
 801090e:	eba6 0807 	sub.w	r8, r6, r7
 8010912:	608b      	str	r3, [r1, #8]
 8010914:	f1b8 0f00 	cmp.w	r8, #0
 8010918:	dde9      	ble.n	80108ee <__sflush_r+0xae>
 801091a:	6a21      	ldr	r1, [r4, #32]
 801091c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801091e:	4643      	mov	r3, r8
 8010920:	463a      	mov	r2, r7
 8010922:	4628      	mov	r0, r5
 8010924:	47b0      	blx	r6
 8010926:	2800      	cmp	r0, #0
 8010928:	dc08      	bgt.n	801093c <__sflush_r+0xfc>
 801092a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801092e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010932:	81a3      	strh	r3, [r4, #12]
 8010934:	f04f 30ff 	mov.w	r0, #4294967295
 8010938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801093c:	4407      	add	r7, r0
 801093e:	eba8 0800 	sub.w	r8, r8, r0
 8010942:	e7e7      	b.n	8010914 <__sflush_r+0xd4>
 8010944:	dfbffffe 	.word	0xdfbffffe

08010948 <_fflush_r>:
 8010948:	b538      	push	{r3, r4, r5, lr}
 801094a:	690b      	ldr	r3, [r1, #16]
 801094c:	4605      	mov	r5, r0
 801094e:	460c      	mov	r4, r1
 8010950:	b913      	cbnz	r3, 8010958 <_fflush_r+0x10>
 8010952:	2500      	movs	r5, #0
 8010954:	4628      	mov	r0, r5
 8010956:	bd38      	pop	{r3, r4, r5, pc}
 8010958:	b118      	cbz	r0, 8010962 <_fflush_r+0x1a>
 801095a:	6a03      	ldr	r3, [r0, #32]
 801095c:	b90b      	cbnz	r3, 8010962 <_fflush_r+0x1a>
 801095e:	f7fd fb71 	bl	800e044 <__sinit>
 8010962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d0f3      	beq.n	8010952 <_fflush_r+0xa>
 801096a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801096c:	07d0      	lsls	r0, r2, #31
 801096e:	d404      	bmi.n	801097a <_fflush_r+0x32>
 8010970:	0599      	lsls	r1, r3, #22
 8010972:	d402      	bmi.n	801097a <_fflush_r+0x32>
 8010974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010976:	f7fd fcd4 	bl	800e322 <__retarget_lock_acquire_recursive>
 801097a:	4628      	mov	r0, r5
 801097c:	4621      	mov	r1, r4
 801097e:	f7ff ff5f 	bl	8010840 <__sflush_r>
 8010982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010984:	07da      	lsls	r2, r3, #31
 8010986:	4605      	mov	r5, r0
 8010988:	d4e4      	bmi.n	8010954 <_fflush_r+0xc>
 801098a:	89a3      	ldrh	r3, [r4, #12]
 801098c:	059b      	lsls	r3, r3, #22
 801098e:	d4e1      	bmi.n	8010954 <_fflush_r+0xc>
 8010990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010992:	f7fd fcc7 	bl	800e324 <__retarget_lock_release_recursive>
 8010996:	e7dd      	b.n	8010954 <_fflush_r+0xc>

08010998 <__swbuf_r>:
 8010998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801099a:	460e      	mov	r6, r1
 801099c:	4614      	mov	r4, r2
 801099e:	4605      	mov	r5, r0
 80109a0:	b118      	cbz	r0, 80109aa <__swbuf_r+0x12>
 80109a2:	6a03      	ldr	r3, [r0, #32]
 80109a4:	b90b      	cbnz	r3, 80109aa <__swbuf_r+0x12>
 80109a6:	f7fd fb4d 	bl	800e044 <__sinit>
 80109aa:	69a3      	ldr	r3, [r4, #24]
 80109ac:	60a3      	str	r3, [r4, #8]
 80109ae:	89a3      	ldrh	r3, [r4, #12]
 80109b0:	071a      	lsls	r2, r3, #28
 80109b2:	d501      	bpl.n	80109b8 <__swbuf_r+0x20>
 80109b4:	6923      	ldr	r3, [r4, #16]
 80109b6:	b943      	cbnz	r3, 80109ca <__swbuf_r+0x32>
 80109b8:	4621      	mov	r1, r4
 80109ba:	4628      	mov	r0, r5
 80109bc:	f000 f82a 	bl	8010a14 <__swsetup_r>
 80109c0:	b118      	cbz	r0, 80109ca <__swbuf_r+0x32>
 80109c2:	f04f 37ff 	mov.w	r7, #4294967295
 80109c6:	4638      	mov	r0, r7
 80109c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80109ca:	6823      	ldr	r3, [r4, #0]
 80109cc:	6922      	ldr	r2, [r4, #16]
 80109ce:	1a98      	subs	r0, r3, r2
 80109d0:	6963      	ldr	r3, [r4, #20]
 80109d2:	b2f6      	uxtb	r6, r6
 80109d4:	4283      	cmp	r3, r0
 80109d6:	4637      	mov	r7, r6
 80109d8:	dc05      	bgt.n	80109e6 <__swbuf_r+0x4e>
 80109da:	4621      	mov	r1, r4
 80109dc:	4628      	mov	r0, r5
 80109de:	f7ff ffb3 	bl	8010948 <_fflush_r>
 80109e2:	2800      	cmp	r0, #0
 80109e4:	d1ed      	bne.n	80109c2 <__swbuf_r+0x2a>
 80109e6:	68a3      	ldr	r3, [r4, #8]
 80109e8:	3b01      	subs	r3, #1
 80109ea:	60a3      	str	r3, [r4, #8]
 80109ec:	6823      	ldr	r3, [r4, #0]
 80109ee:	1c5a      	adds	r2, r3, #1
 80109f0:	6022      	str	r2, [r4, #0]
 80109f2:	701e      	strb	r6, [r3, #0]
 80109f4:	6962      	ldr	r2, [r4, #20]
 80109f6:	1c43      	adds	r3, r0, #1
 80109f8:	429a      	cmp	r2, r3
 80109fa:	d004      	beq.n	8010a06 <__swbuf_r+0x6e>
 80109fc:	89a3      	ldrh	r3, [r4, #12]
 80109fe:	07db      	lsls	r3, r3, #31
 8010a00:	d5e1      	bpl.n	80109c6 <__swbuf_r+0x2e>
 8010a02:	2e0a      	cmp	r6, #10
 8010a04:	d1df      	bne.n	80109c6 <__swbuf_r+0x2e>
 8010a06:	4621      	mov	r1, r4
 8010a08:	4628      	mov	r0, r5
 8010a0a:	f7ff ff9d 	bl	8010948 <_fflush_r>
 8010a0e:	2800      	cmp	r0, #0
 8010a10:	d0d9      	beq.n	80109c6 <__swbuf_r+0x2e>
 8010a12:	e7d6      	b.n	80109c2 <__swbuf_r+0x2a>

08010a14 <__swsetup_r>:
 8010a14:	b538      	push	{r3, r4, r5, lr}
 8010a16:	4b29      	ldr	r3, [pc, #164]	@ (8010abc <__swsetup_r+0xa8>)
 8010a18:	4605      	mov	r5, r0
 8010a1a:	6818      	ldr	r0, [r3, #0]
 8010a1c:	460c      	mov	r4, r1
 8010a1e:	b118      	cbz	r0, 8010a28 <__swsetup_r+0x14>
 8010a20:	6a03      	ldr	r3, [r0, #32]
 8010a22:	b90b      	cbnz	r3, 8010a28 <__swsetup_r+0x14>
 8010a24:	f7fd fb0e 	bl	800e044 <__sinit>
 8010a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a2c:	0719      	lsls	r1, r3, #28
 8010a2e:	d422      	bmi.n	8010a76 <__swsetup_r+0x62>
 8010a30:	06da      	lsls	r2, r3, #27
 8010a32:	d407      	bmi.n	8010a44 <__swsetup_r+0x30>
 8010a34:	2209      	movs	r2, #9
 8010a36:	602a      	str	r2, [r5, #0]
 8010a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010a3c:	81a3      	strh	r3, [r4, #12]
 8010a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a42:	e033      	b.n	8010aac <__swsetup_r+0x98>
 8010a44:	0758      	lsls	r0, r3, #29
 8010a46:	d512      	bpl.n	8010a6e <__swsetup_r+0x5a>
 8010a48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a4a:	b141      	cbz	r1, 8010a5e <__swsetup_r+0x4a>
 8010a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a50:	4299      	cmp	r1, r3
 8010a52:	d002      	beq.n	8010a5a <__swsetup_r+0x46>
 8010a54:	4628      	mov	r0, r5
 8010a56:	f7fe fad3 	bl	800f000 <_free_r>
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a5e:	89a3      	ldrh	r3, [r4, #12]
 8010a60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010a64:	81a3      	strh	r3, [r4, #12]
 8010a66:	2300      	movs	r3, #0
 8010a68:	6063      	str	r3, [r4, #4]
 8010a6a:	6923      	ldr	r3, [r4, #16]
 8010a6c:	6023      	str	r3, [r4, #0]
 8010a6e:	89a3      	ldrh	r3, [r4, #12]
 8010a70:	f043 0308 	orr.w	r3, r3, #8
 8010a74:	81a3      	strh	r3, [r4, #12]
 8010a76:	6923      	ldr	r3, [r4, #16]
 8010a78:	b94b      	cbnz	r3, 8010a8e <__swsetup_r+0x7a>
 8010a7a:	89a3      	ldrh	r3, [r4, #12]
 8010a7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a84:	d003      	beq.n	8010a8e <__swsetup_r+0x7a>
 8010a86:	4621      	mov	r1, r4
 8010a88:	4628      	mov	r0, r5
 8010a8a:	f000 f8db 	bl	8010c44 <__smakebuf_r>
 8010a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a92:	f013 0201 	ands.w	r2, r3, #1
 8010a96:	d00a      	beq.n	8010aae <__swsetup_r+0x9a>
 8010a98:	2200      	movs	r2, #0
 8010a9a:	60a2      	str	r2, [r4, #8]
 8010a9c:	6962      	ldr	r2, [r4, #20]
 8010a9e:	4252      	negs	r2, r2
 8010aa0:	61a2      	str	r2, [r4, #24]
 8010aa2:	6922      	ldr	r2, [r4, #16]
 8010aa4:	b942      	cbnz	r2, 8010ab8 <__swsetup_r+0xa4>
 8010aa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010aaa:	d1c5      	bne.n	8010a38 <__swsetup_r+0x24>
 8010aac:	bd38      	pop	{r3, r4, r5, pc}
 8010aae:	0799      	lsls	r1, r3, #30
 8010ab0:	bf58      	it	pl
 8010ab2:	6962      	ldrpl	r2, [r4, #20]
 8010ab4:	60a2      	str	r2, [r4, #8]
 8010ab6:	e7f4      	b.n	8010aa2 <__swsetup_r+0x8e>
 8010ab8:	2000      	movs	r0, #0
 8010aba:	e7f7      	b.n	8010aac <__swsetup_r+0x98>
 8010abc:	20000230 	.word	0x20000230

08010ac0 <memmove>:
 8010ac0:	4288      	cmp	r0, r1
 8010ac2:	b510      	push	{r4, lr}
 8010ac4:	eb01 0402 	add.w	r4, r1, r2
 8010ac8:	d902      	bls.n	8010ad0 <memmove+0x10>
 8010aca:	4284      	cmp	r4, r0
 8010acc:	4623      	mov	r3, r4
 8010ace:	d807      	bhi.n	8010ae0 <memmove+0x20>
 8010ad0:	1e43      	subs	r3, r0, #1
 8010ad2:	42a1      	cmp	r1, r4
 8010ad4:	d008      	beq.n	8010ae8 <memmove+0x28>
 8010ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010ade:	e7f8      	b.n	8010ad2 <memmove+0x12>
 8010ae0:	4402      	add	r2, r0
 8010ae2:	4601      	mov	r1, r0
 8010ae4:	428a      	cmp	r2, r1
 8010ae6:	d100      	bne.n	8010aea <memmove+0x2a>
 8010ae8:	bd10      	pop	{r4, pc}
 8010aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010af2:	e7f7      	b.n	8010ae4 <memmove+0x24>

08010af4 <_sbrk_r>:
 8010af4:	b538      	push	{r3, r4, r5, lr}
 8010af6:	4d06      	ldr	r5, [pc, #24]	@ (8010b10 <_sbrk_r+0x1c>)
 8010af8:	2300      	movs	r3, #0
 8010afa:	4604      	mov	r4, r0
 8010afc:	4608      	mov	r0, r1
 8010afe:	602b      	str	r3, [r5, #0]
 8010b00:	f7f3 fa98 	bl	8004034 <_sbrk>
 8010b04:	1c43      	adds	r3, r0, #1
 8010b06:	d102      	bne.n	8010b0e <_sbrk_r+0x1a>
 8010b08:	682b      	ldr	r3, [r5, #0]
 8010b0a:	b103      	cbz	r3, 8010b0e <_sbrk_r+0x1a>
 8010b0c:	6023      	str	r3, [r4, #0]
 8010b0e:	bd38      	pop	{r3, r4, r5, pc}
 8010b10:	200029d8 	.word	0x200029d8

08010b14 <__assert_func>:
 8010b14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010b16:	4614      	mov	r4, r2
 8010b18:	461a      	mov	r2, r3
 8010b1a:	4b09      	ldr	r3, [pc, #36]	@ (8010b40 <__assert_func+0x2c>)
 8010b1c:	681b      	ldr	r3, [r3, #0]
 8010b1e:	4605      	mov	r5, r0
 8010b20:	68d8      	ldr	r0, [r3, #12]
 8010b22:	b954      	cbnz	r4, 8010b3a <__assert_func+0x26>
 8010b24:	4b07      	ldr	r3, [pc, #28]	@ (8010b44 <__assert_func+0x30>)
 8010b26:	461c      	mov	r4, r3
 8010b28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010b2c:	9100      	str	r1, [sp, #0]
 8010b2e:	462b      	mov	r3, r5
 8010b30:	4905      	ldr	r1, [pc, #20]	@ (8010b48 <__assert_func+0x34>)
 8010b32:	f000 f84f 	bl	8010bd4 <fiprintf>
 8010b36:	f000 f8e3 	bl	8010d00 <abort>
 8010b3a:	4b04      	ldr	r3, [pc, #16]	@ (8010b4c <__assert_func+0x38>)
 8010b3c:	e7f4      	b.n	8010b28 <__assert_func+0x14>
 8010b3e:	bf00      	nop
 8010b40:	20000230 	.word	0x20000230
 8010b44:	080118d5 	.word	0x080118d5
 8010b48:	080118a7 	.word	0x080118a7
 8010b4c:	0801189a 	.word	0x0801189a

08010b50 <_calloc_r>:
 8010b50:	b570      	push	{r4, r5, r6, lr}
 8010b52:	fba1 5402 	umull	r5, r4, r1, r2
 8010b56:	b93c      	cbnz	r4, 8010b68 <_calloc_r+0x18>
 8010b58:	4629      	mov	r1, r5
 8010b5a:	f7fe fdff 	bl	800f75c <_malloc_r>
 8010b5e:	4606      	mov	r6, r0
 8010b60:	b928      	cbnz	r0, 8010b6e <_calloc_r+0x1e>
 8010b62:	2600      	movs	r6, #0
 8010b64:	4630      	mov	r0, r6
 8010b66:	bd70      	pop	{r4, r5, r6, pc}
 8010b68:	220c      	movs	r2, #12
 8010b6a:	6002      	str	r2, [r0, #0]
 8010b6c:	e7f9      	b.n	8010b62 <_calloc_r+0x12>
 8010b6e:	462a      	mov	r2, r5
 8010b70:	4621      	mov	r1, r4
 8010b72:	f7fd fb46 	bl	800e202 <memset>
 8010b76:	e7f5      	b.n	8010b64 <_calloc_r+0x14>

08010b78 <_realloc_r>:
 8010b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b7c:	4680      	mov	r8, r0
 8010b7e:	4615      	mov	r5, r2
 8010b80:	460c      	mov	r4, r1
 8010b82:	b921      	cbnz	r1, 8010b8e <_realloc_r+0x16>
 8010b84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b88:	4611      	mov	r1, r2
 8010b8a:	f7fe bde7 	b.w	800f75c <_malloc_r>
 8010b8e:	b92a      	cbnz	r2, 8010b9c <_realloc_r+0x24>
 8010b90:	f7fe fa36 	bl	800f000 <_free_r>
 8010b94:	2400      	movs	r4, #0
 8010b96:	4620      	mov	r0, r4
 8010b98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b9c:	f000 f8b7 	bl	8010d0e <_malloc_usable_size_r>
 8010ba0:	4285      	cmp	r5, r0
 8010ba2:	4606      	mov	r6, r0
 8010ba4:	d802      	bhi.n	8010bac <_realloc_r+0x34>
 8010ba6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8010baa:	d8f4      	bhi.n	8010b96 <_realloc_r+0x1e>
 8010bac:	4629      	mov	r1, r5
 8010bae:	4640      	mov	r0, r8
 8010bb0:	f7fe fdd4 	bl	800f75c <_malloc_r>
 8010bb4:	4607      	mov	r7, r0
 8010bb6:	2800      	cmp	r0, #0
 8010bb8:	d0ec      	beq.n	8010b94 <_realloc_r+0x1c>
 8010bba:	42b5      	cmp	r5, r6
 8010bbc:	462a      	mov	r2, r5
 8010bbe:	4621      	mov	r1, r4
 8010bc0:	bf28      	it	cs
 8010bc2:	4632      	movcs	r2, r6
 8010bc4:	f7fd fbaf 	bl	800e326 <memcpy>
 8010bc8:	4621      	mov	r1, r4
 8010bca:	4640      	mov	r0, r8
 8010bcc:	f7fe fa18 	bl	800f000 <_free_r>
 8010bd0:	463c      	mov	r4, r7
 8010bd2:	e7e0      	b.n	8010b96 <_realloc_r+0x1e>

08010bd4 <fiprintf>:
 8010bd4:	b40e      	push	{r1, r2, r3}
 8010bd6:	b503      	push	{r0, r1, lr}
 8010bd8:	4601      	mov	r1, r0
 8010bda:	ab03      	add	r3, sp, #12
 8010bdc:	4805      	ldr	r0, [pc, #20]	@ (8010bf4 <fiprintf+0x20>)
 8010bde:	f853 2b04 	ldr.w	r2, [r3], #4
 8010be2:	6800      	ldr	r0, [r0, #0]
 8010be4:	9301      	str	r3, [sp, #4]
 8010be6:	f7ff fd13 	bl	8010610 <_vfiprintf_r>
 8010bea:	b002      	add	sp, #8
 8010bec:	f85d eb04 	ldr.w	lr, [sp], #4
 8010bf0:	b003      	add	sp, #12
 8010bf2:	4770      	bx	lr
 8010bf4:	20000230 	.word	0x20000230

08010bf8 <__swhatbuf_r>:
 8010bf8:	b570      	push	{r4, r5, r6, lr}
 8010bfa:	460c      	mov	r4, r1
 8010bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010c00:	2900      	cmp	r1, #0
 8010c02:	b096      	sub	sp, #88	@ 0x58
 8010c04:	4615      	mov	r5, r2
 8010c06:	461e      	mov	r6, r3
 8010c08:	da0d      	bge.n	8010c26 <__swhatbuf_r+0x2e>
 8010c0a:	89a3      	ldrh	r3, [r4, #12]
 8010c0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010c10:	f04f 0100 	mov.w	r1, #0
 8010c14:	bf14      	ite	ne
 8010c16:	2340      	movne	r3, #64	@ 0x40
 8010c18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010c1c:	2000      	movs	r0, #0
 8010c1e:	6031      	str	r1, [r6, #0]
 8010c20:	602b      	str	r3, [r5, #0]
 8010c22:	b016      	add	sp, #88	@ 0x58
 8010c24:	bd70      	pop	{r4, r5, r6, pc}
 8010c26:	466a      	mov	r2, sp
 8010c28:	f000 f848 	bl	8010cbc <_fstat_r>
 8010c2c:	2800      	cmp	r0, #0
 8010c2e:	dbec      	blt.n	8010c0a <__swhatbuf_r+0x12>
 8010c30:	9901      	ldr	r1, [sp, #4]
 8010c32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010c36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010c3a:	4259      	negs	r1, r3
 8010c3c:	4159      	adcs	r1, r3
 8010c3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c42:	e7eb      	b.n	8010c1c <__swhatbuf_r+0x24>

08010c44 <__smakebuf_r>:
 8010c44:	898b      	ldrh	r3, [r1, #12]
 8010c46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010c48:	079d      	lsls	r5, r3, #30
 8010c4a:	4606      	mov	r6, r0
 8010c4c:	460c      	mov	r4, r1
 8010c4e:	d507      	bpl.n	8010c60 <__smakebuf_r+0x1c>
 8010c50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010c54:	6023      	str	r3, [r4, #0]
 8010c56:	6123      	str	r3, [r4, #16]
 8010c58:	2301      	movs	r3, #1
 8010c5a:	6163      	str	r3, [r4, #20]
 8010c5c:	b003      	add	sp, #12
 8010c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c60:	ab01      	add	r3, sp, #4
 8010c62:	466a      	mov	r2, sp
 8010c64:	f7ff ffc8 	bl	8010bf8 <__swhatbuf_r>
 8010c68:	9f00      	ldr	r7, [sp, #0]
 8010c6a:	4605      	mov	r5, r0
 8010c6c:	4639      	mov	r1, r7
 8010c6e:	4630      	mov	r0, r6
 8010c70:	f7fe fd74 	bl	800f75c <_malloc_r>
 8010c74:	b948      	cbnz	r0, 8010c8a <__smakebuf_r+0x46>
 8010c76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c7a:	059a      	lsls	r2, r3, #22
 8010c7c:	d4ee      	bmi.n	8010c5c <__smakebuf_r+0x18>
 8010c7e:	f023 0303 	bic.w	r3, r3, #3
 8010c82:	f043 0302 	orr.w	r3, r3, #2
 8010c86:	81a3      	strh	r3, [r4, #12]
 8010c88:	e7e2      	b.n	8010c50 <__smakebuf_r+0xc>
 8010c8a:	89a3      	ldrh	r3, [r4, #12]
 8010c8c:	6020      	str	r0, [r4, #0]
 8010c8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c92:	81a3      	strh	r3, [r4, #12]
 8010c94:	9b01      	ldr	r3, [sp, #4]
 8010c96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010c9a:	b15b      	cbz	r3, 8010cb4 <__smakebuf_r+0x70>
 8010c9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ca0:	4630      	mov	r0, r6
 8010ca2:	f000 f81d 	bl	8010ce0 <_isatty_r>
 8010ca6:	b128      	cbz	r0, 8010cb4 <__smakebuf_r+0x70>
 8010ca8:	89a3      	ldrh	r3, [r4, #12]
 8010caa:	f023 0303 	bic.w	r3, r3, #3
 8010cae:	f043 0301 	orr.w	r3, r3, #1
 8010cb2:	81a3      	strh	r3, [r4, #12]
 8010cb4:	89a3      	ldrh	r3, [r4, #12]
 8010cb6:	431d      	orrs	r5, r3
 8010cb8:	81a5      	strh	r5, [r4, #12]
 8010cba:	e7cf      	b.n	8010c5c <__smakebuf_r+0x18>

08010cbc <_fstat_r>:
 8010cbc:	b538      	push	{r3, r4, r5, lr}
 8010cbe:	4d07      	ldr	r5, [pc, #28]	@ (8010cdc <_fstat_r+0x20>)
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	4604      	mov	r4, r0
 8010cc4:	4608      	mov	r0, r1
 8010cc6:	4611      	mov	r1, r2
 8010cc8:	602b      	str	r3, [r5, #0]
 8010cca:	f7f3 f98b 	bl	8003fe4 <_fstat>
 8010cce:	1c43      	adds	r3, r0, #1
 8010cd0:	d102      	bne.n	8010cd8 <_fstat_r+0x1c>
 8010cd2:	682b      	ldr	r3, [r5, #0]
 8010cd4:	b103      	cbz	r3, 8010cd8 <_fstat_r+0x1c>
 8010cd6:	6023      	str	r3, [r4, #0]
 8010cd8:	bd38      	pop	{r3, r4, r5, pc}
 8010cda:	bf00      	nop
 8010cdc:	200029d8 	.word	0x200029d8

08010ce0 <_isatty_r>:
 8010ce0:	b538      	push	{r3, r4, r5, lr}
 8010ce2:	4d06      	ldr	r5, [pc, #24]	@ (8010cfc <_isatty_r+0x1c>)
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	4604      	mov	r4, r0
 8010ce8:	4608      	mov	r0, r1
 8010cea:	602b      	str	r3, [r5, #0]
 8010cec:	f7f3 f98a 	bl	8004004 <_isatty>
 8010cf0:	1c43      	adds	r3, r0, #1
 8010cf2:	d102      	bne.n	8010cfa <_isatty_r+0x1a>
 8010cf4:	682b      	ldr	r3, [r5, #0]
 8010cf6:	b103      	cbz	r3, 8010cfa <_isatty_r+0x1a>
 8010cf8:	6023      	str	r3, [r4, #0]
 8010cfa:	bd38      	pop	{r3, r4, r5, pc}
 8010cfc:	200029d8 	.word	0x200029d8

08010d00 <abort>:
 8010d00:	b508      	push	{r3, lr}
 8010d02:	2006      	movs	r0, #6
 8010d04:	f000 f834 	bl	8010d70 <raise>
 8010d08:	2001      	movs	r0, #1
 8010d0a:	f7f3 f937 	bl	8003f7c <_exit>

08010d0e <_malloc_usable_size_r>:
 8010d0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d12:	1f18      	subs	r0, r3, #4
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	bfbc      	itt	lt
 8010d18:	580b      	ldrlt	r3, [r1, r0]
 8010d1a:	18c0      	addlt	r0, r0, r3
 8010d1c:	4770      	bx	lr

08010d1e <_raise_r>:
 8010d1e:	291f      	cmp	r1, #31
 8010d20:	b538      	push	{r3, r4, r5, lr}
 8010d22:	4605      	mov	r5, r0
 8010d24:	460c      	mov	r4, r1
 8010d26:	d904      	bls.n	8010d32 <_raise_r+0x14>
 8010d28:	2316      	movs	r3, #22
 8010d2a:	6003      	str	r3, [r0, #0]
 8010d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8010d30:	bd38      	pop	{r3, r4, r5, pc}
 8010d32:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d34:	b112      	cbz	r2, 8010d3c <_raise_r+0x1e>
 8010d36:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d3a:	b94b      	cbnz	r3, 8010d50 <_raise_r+0x32>
 8010d3c:	4628      	mov	r0, r5
 8010d3e:	f000 f831 	bl	8010da4 <_getpid_r>
 8010d42:	4622      	mov	r2, r4
 8010d44:	4601      	mov	r1, r0
 8010d46:	4628      	mov	r0, r5
 8010d48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d4c:	f000 b818 	b.w	8010d80 <_kill_r>
 8010d50:	2b01      	cmp	r3, #1
 8010d52:	d00a      	beq.n	8010d6a <_raise_r+0x4c>
 8010d54:	1c59      	adds	r1, r3, #1
 8010d56:	d103      	bne.n	8010d60 <_raise_r+0x42>
 8010d58:	2316      	movs	r3, #22
 8010d5a:	6003      	str	r3, [r0, #0]
 8010d5c:	2001      	movs	r0, #1
 8010d5e:	e7e7      	b.n	8010d30 <_raise_r+0x12>
 8010d60:	2100      	movs	r1, #0
 8010d62:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d66:	4620      	mov	r0, r4
 8010d68:	4798      	blx	r3
 8010d6a:	2000      	movs	r0, #0
 8010d6c:	e7e0      	b.n	8010d30 <_raise_r+0x12>
	...

08010d70 <raise>:
 8010d70:	4b02      	ldr	r3, [pc, #8]	@ (8010d7c <raise+0xc>)
 8010d72:	4601      	mov	r1, r0
 8010d74:	6818      	ldr	r0, [r3, #0]
 8010d76:	f7ff bfd2 	b.w	8010d1e <_raise_r>
 8010d7a:	bf00      	nop
 8010d7c:	20000230 	.word	0x20000230

08010d80 <_kill_r>:
 8010d80:	b538      	push	{r3, r4, r5, lr}
 8010d82:	4d07      	ldr	r5, [pc, #28]	@ (8010da0 <_kill_r+0x20>)
 8010d84:	2300      	movs	r3, #0
 8010d86:	4604      	mov	r4, r0
 8010d88:	4608      	mov	r0, r1
 8010d8a:	4611      	mov	r1, r2
 8010d8c:	602b      	str	r3, [r5, #0]
 8010d8e:	f7f3 f8e5 	bl	8003f5c <_kill>
 8010d92:	1c43      	adds	r3, r0, #1
 8010d94:	d102      	bne.n	8010d9c <_kill_r+0x1c>
 8010d96:	682b      	ldr	r3, [r5, #0]
 8010d98:	b103      	cbz	r3, 8010d9c <_kill_r+0x1c>
 8010d9a:	6023      	str	r3, [r4, #0]
 8010d9c:	bd38      	pop	{r3, r4, r5, pc}
 8010d9e:	bf00      	nop
 8010da0:	200029d8 	.word	0x200029d8

08010da4 <_getpid_r>:
 8010da4:	f7f3 b8d2 	b.w	8003f4c <_getpid>

08010da8 <fmaxf>:
 8010da8:	b508      	push	{r3, lr}
 8010daa:	ed2d 8b02 	vpush	{d8}
 8010dae:	eeb0 8a40 	vmov.f32	s16, s0
 8010db2:	eef0 8a60 	vmov.f32	s17, s1
 8010db6:	f000 f831 	bl	8010e1c <__fpclassifyf>
 8010dba:	b930      	cbnz	r0, 8010dca <fmaxf+0x22>
 8010dbc:	eeb0 8a68 	vmov.f32	s16, s17
 8010dc0:	eeb0 0a48 	vmov.f32	s0, s16
 8010dc4:	ecbd 8b02 	vpop	{d8}
 8010dc8:	bd08      	pop	{r3, pc}
 8010dca:	eeb0 0a68 	vmov.f32	s0, s17
 8010dce:	f000 f825 	bl	8010e1c <__fpclassifyf>
 8010dd2:	2800      	cmp	r0, #0
 8010dd4:	d0f4      	beq.n	8010dc0 <fmaxf+0x18>
 8010dd6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dde:	dded      	ble.n	8010dbc <fmaxf+0x14>
 8010de0:	e7ee      	b.n	8010dc0 <fmaxf+0x18>

08010de2 <fminf>:
 8010de2:	b508      	push	{r3, lr}
 8010de4:	ed2d 8b02 	vpush	{d8}
 8010de8:	eeb0 8a40 	vmov.f32	s16, s0
 8010dec:	eef0 8a60 	vmov.f32	s17, s1
 8010df0:	f000 f814 	bl	8010e1c <__fpclassifyf>
 8010df4:	b930      	cbnz	r0, 8010e04 <fminf+0x22>
 8010df6:	eeb0 8a68 	vmov.f32	s16, s17
 8010dfa:	eeb0 0a48 	vmov.f32	s0, s16
 8010dfe:	ecbd 8b02 	vpop	{d8}
 8010e02:	bd08      	pop	{r3, pc}
 8010e04:	eeb0 0a68 	vmov.f32	s0, s17
 8010e08:	f000 f808 	bl	8010e1c <__fpclassifyf>
 8010e0c:	2800      	cmp	r0, #0
 8010e0e:	d0f4      	beq.n	8010dfa <fminf+0x18>
 8010e10:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e18:	d5ed      	bpl.n	8010df6 <fminf+0x14>
 8010e1a:	e7ee      	b.n	8010dfa <fminf+0x18>

08010e1c <__fpclassifyf>:
 8010e1c:	ee10 3a10 	vmov	r3, s0
 8010e20:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8010e24:	d00d      	beq.n	8010e42 <__fpclassifyf+0x26>
 8010e26:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8010e2a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8010e2e:	d30a      	bcc.n	8010e46 <__fpclassifyf+0x2a>
 8010e30:	4b07      	ldr	r3, [pc, #28]	@ (8010e50 <__fpclassifyf+0x34>)
 8010e32:	1e42      	subs	r2, r0, #1
 8010e34:	429a      	cmp	r2, r3
 8010e36:	d908      	bls.n	8010e4a <__fpclassifyf+0x2e>
 8010e38:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8010e3c:	4258      	negs	r0, r3
 8010e3e:	4158      	adcs	r0, r3
 8010e40:	4770      	bx	lr
 8010e42:	2002      	movs	r0, #2
 8010e44:	4770      	bx	lr
 8010e46:	2004      	movs	r0, #4
 8010e48:	4770      	bx	lr
 8010e4a:	2003      	movs	r0, #3
 8010e4c:	4770      	bx	lr
 8010e4e:	bf00      	nop
 8010e50:	007ffffe 	.word	0x007ffffe

08010e54 <_init>:
 8010e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e56:	bf00      	nop
 8010e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e5a:	bc08      	pop	{r3}
 8010e5c:	469e      	mov	lr, r3
 8010e5e:	4770      	bx	lr

08010e60 <_fini>:
 8010e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e62:	bf00      	nop
 8010e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e66:	bc08      	pop	{r3}
 8010e68:	469e      	mov	lr, r3
 8010e6a:	4770      	bx	lr
