

================================================================
== Vivado HLS Report for 'Loop_5_proc'
================================================================
* Date:           Mon Jun  1 11:35:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.481 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %i2_load_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.93ns)   --->   "%i2_load_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %i2_load_loc)"   --->   Operation 5 'read' 'i2_load_loc_read' <Predicate = true> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i32 %i2_load_loc_read, 1" [matvec.cpp:35]   --->   Operation 6 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %.preheader.i.i"   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.05>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i6_0_i_i = phi i2 [ %i, %0 ], [ 0, %entry ]"   --->   Operation 8 'phi' 'i6_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %i6_0_i_i to i32" [matvec.cpp:33]   --->   Operation 9 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.61ns)   --->   "%icmp_ln33 = icmp eq i2 %i6_0_i_i, -2" [matvec.cpp:33]   --->   Operation 10 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 11 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.00ns)   --->   "%i = add i2 %i6_0_i_i, 1" [matvec.cpp:33]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.exit, label %0" [matvec.cpp:33]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %i6_0_i_i to i64" [matvec.cpp:35]   --->   Operation 14 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%y_addr = getelementptr inbounds [2 x i32]* %y, i64 0, i64 %zext_ln35" [matvec.cpp:35]   --->   Operation 15 'getelementptr' 'y_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.42ns)   --->   "%y_load = load i32* %y_addr, align 4" [matvec.cpp:35]   --->   Operation 16 'load' 'y_load' <Predicate = (!icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln35 = add nsw i32 %shl_ln35, %zext_ln33" [matvec.cpp:35]   --->   Operation 17 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %add_ln35 to i64" [matvec.cpp:35]   --->   Operation 18 'sext' 'sext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ypartial_addr = getelementptr [8 x i32]* %ypartial, i64 0, i64 %sext_ln35" [matvec.cpp:35]   --->   Operation 19 'getelementptr' 'ypartial_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.42ns)   --->   "%ypartial_load = load i32* %ypartial_addr, align 4" [matvec.cpp:35]   --->   Operation 20 'load' 'ypartial_load' <Predicate = (!icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.48>
ST_3 : Operation 22 [1/2] (1.42ns)   --->   "%y_load = load i32* %y_addr, align 4" [matvec.cpp:35]   --->   Operation 22 'load' 'y_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 23 [1/2] (1.42ns)   --->   "%ypartial_load = load i32* %ypartial_addr, align 4" [matvec.cpp:35]   --->   Operation 23 'load' 'ypartial_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 24 [1/1] (1.63ns)   --->   "%add_ln35_1 = add nsw i32 %y_load, %ypartial_load" [matvec.cpp:35]   --->   Operation 24 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.42ns)   --->   "store i32 %add_ln35_1, i32* %ypartial_addr, align 4" [matvec.cpp:35]   --->   Operation 25 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [matvec.cpp:33]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i2_load_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ypartial]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 0000]
i2_load_loc_read (read             ) [ 0000]
shl_ln35         (shl              ) [ 0011]
br_ln0           (br               ) [ 0111]
i6_0_i_i         (phi              ) [ 0010]
zext_ln33        (zext             ) [ 0000]
icmp_ln33        (icmp             ) [ 0011]
empty_24         (speclooptripcount) [ 0000]
i                (add              ) [ 0111]
br_ln33          (br               ) [ 0000]
zext_ln35        (zext             ) [ 0000]
y_addr           (getelementptr    ) [ 0001]
add_ln35         (add              ) [ 0000]
sext_ln35        (sext             ) [ 0000]
ypartial_addr    (getelementptr    ) [ 0001]
ret_ln0          (ret              ) [ 0000]
y_load           (load             ) [ 0000]
ypartial_load    (load             ) [ 0000]
add_ln35_1       (add              ) [ 0000]
store_ln35       (store            ) [ 0000]
br_ln33          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i2_load_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2_load_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ypartial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ypartial"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i2_load_loc_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i2_load_loc_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="y_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="2" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="ypartial_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ypartial_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="ypartial_load/2 store_ln35/3 "/>
</bind>
</comp>

<comp id="68" class="1005" name="i6_0_i_i_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="1"/>
<pin id="70" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i6_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="i6_0_i_i_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="1" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0_i_i/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="shl_ln35_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln33_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln33_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="2" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln35_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln35_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln35_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln35_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="shl_ln35_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln35 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="136" class="1005" name="y_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="ypartial_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="1"/>
<pin id="143" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ypartial_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="20" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="34" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="36" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="72" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="72" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="72" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="72" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="110"><net_src comp="85" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="120"><net_src comp="49" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="62" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="116" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="126"><net_src comp="79" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="134"><net_src comp="95" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="139"><net_src comp="42" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="144"><net_src comp="55" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ypartial | {3 }
 - Input state : 
	Port: Loop_5_proc : y | {2 3 }
	Port: Loop_5_proc : i2_load_loc | {1 }
	Port: Loop_5_proc : ypartial | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln33 : 1
		icmp_ln33 : 1
		i : 1
		br_ln33 : 2
		zext_ln35 : 1
		y_addr : 2
		y_load : 3
		add_ln35 : 2
		sext_ln35 : 3
		ypartial_addr : 4
		ypartial_load : 5
	State 3
		add_ln35_1 : 1
		store_ln35 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |           i_fu_95           |    0    |    10   |
|    add   |       add_ln35_fu_106       |    0    |    39   |
|          |      add_ln35_1_fu_116      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln33_fu_89       |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   | i2_load_loc_read_read_fu_36 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |        shl_ln35_fu_79       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln33_fu_85       |    0    |    0    |
|          |       zext_ln35_fu_101      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln35_fu_111      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    96   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   i6_0_i_i_reg_68   |    2   |
|      i_reg_131      |    2   |
|   shl_ln35_reg_123  |   32   |
|    y_addr_reg_136   |    1   |
|ypartial_addr_reg_141|    3   |
+---------------------+--------+
|        Total        |   40   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  2.366  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   40   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   40   |   114  |
+-----------+--------+--------+--------+
