# Reading D:/modelsim/tcl/vsim/pref.tcl
# do {run_behav_compile.tcl}
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap usim D:/modelsim/pds2022_sp6_4/usim 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap adc_e2 D:/modelsim/pds2022_sp6_4/adc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap ddc_e2 D:/modelsim/pds2022_sp6_4/ddc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap dll_e2 D:/modelsim/pds2022_sp6_4/dll_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap hsstlp_lane D:/modelsim/pds2022_sp6_4/hsstlp_lane 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap hsstlp_pll D:/modelsim/pds2022_sp6_4/hsstlp_pll 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap iolhr_dft D:/modelsim/pds2022_sp6_4/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap ipal_e1 D:/modelsim/pds2022_sp6_4/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap ipal_e2 D:/modelsim/pds2022_sp6_4/ipal_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap iserdes_e2 D:/modelsim/pds2022_sp6_4/iserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap oserdes_e2 D:/modelsim/pds2022_sp6_4/oserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap pciegen2 D:/modelsim/pds2022_sp6_4/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim DE-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 17:50:58 on Feb 19,2025
# vlog -reportprogress 300 -work work D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_matrix_buf/rtl/ipm2l_fifo_ctrl_v1_1_fifo_matrix_buf.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_matrix_buf/rtl/ipm2l_sdpram_v1_10_fifo_matrix_buf.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_matrix_buf/rtl/ipm2l_fifo_v1_10_fifo_matrix_buf.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_matrix_buf/fifo_matrix_buf.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer/rtl/ipm2l_fifo_v1_10_fifo_line_buffer.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer/fifo_line_buffer.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer_1bit/rtl/ipm2l_fifo_ctrl_v1_1_fifo_line_buffer_1bit.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer_1bit/rtl/ipm2l_sdpram_v1_10_fifo_line_buffer_1bit.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer_1bit/rtl/ipm2l_fifo_v1_10_fifo_line_buffer_1bit.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/ipcore/fifo_line_buffer_1bit/fifo_line_buffer_1bit.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/img_process_tb.sv D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/video_data_gen.sv D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/RGB2YCbCr.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/binarization.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/dilate.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/erosion.v D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/matrix_3x3_1bit.v 
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_matrix_buf
# -- Compiling module ipm2l_sdpram_v1_10_fifo_matrix_buf
# -- Compiling module ipm2l_fifo_v1_10_fifo_matrix_buf
# -- Compiling module fifo_matrix_buf
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer
# -- Compiling module ipm2l_sdpram_v1_10_fifo_line_buffer
# -- Compiling module ipm2l_fifo_v1_10_fifo_line_buffer
# -- Compiling module fifo_line_buffer
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_line_buffer_1bit
# -- Compiling module ipm2l_sdpram_v1_10_fifo_line_buffer_1bit
# -- Compiling module ipm2l_fifo_v1_10_fifo_line_buffer_1bit
# -- Compiling module fifo_line_buffer_1bit
# -- Compiling module img_process_tb
# -- Compiling module video_data_gen
# -- Compiling module RGB2YCbCr
# -- Compiling module binarization
# -- Compiling module dilate
# -- Compiling module erosion
# -- Compiling module matrix_3x3_1bit
# 
# Top level modules:
# 	fifo_matrix_buf
# 	fifo_line_buffer
# 	img_process_tb
# End time: 17:50:58 on Feb 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -novopt -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 img_process_tb usim.GTP_GRS 
# Start time: 17:50:58 on Feb 19,2025
# Loading sv_std.std
# Loading work.img_process_tb
# Loading work.video_data_gen
# Loading work.RGB2YCbCr
# Loading work.binarization
# Loading work.matrix_3x3_1bit
# Loading work.fifo_line_buffer_1bit
# Loading work.ipm2l_fifo_v1_10_fifo_line_buffer_1bit
# Loading work.ipm2l_sdpram_v1_10_fifo_line_buffer_1bit
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_line_buffer_1bit
# Loading work.erosion
# Loading work.dilate
# Loading usim.GTP_GRS
# Loading usim.GTP_DRM18K_E1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 2000ms
# finish to write img in txt!
# ** Note: $stop    : D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/img_process_tb.sv(271)
#    Time: 12375125 ns  Iteration: 1  Instance: /img_process_tb
# Break in Module img_process_tb at D:/2L676demo/img_bin__ero_dil_sim_prj/img_bin__ero_dil_sim_prj/sim/img_process_tb.sv line 271
# End time: 17:54:40 on Feb 19,2025, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
