#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 29 14:20:20 2024
# Process ID: 24196
# Current directory: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26420 C:\git_repos\mnist_neuralnet\fpga\milestone2\projects\DMA_test2\DMA_test2.xpr
# Log file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/vivado.log
# Journal file: C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/DMA_test2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test2/DMA_test2.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_2/design_2.bd}
set_property is_enabled true [get_files  {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_1/design_1.bd}]
update_compile_order -fileset sources_1
open_bd_design {C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test/DMA_test.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs design_2]
set_property location {2 687 589} [get_bd_cells ps7_0_axi_periph]
set_property location {2 752 277} [get_bd_cells axi_dma_0]
set_property location {3 1084 634} [get_bd_cells axi_interconnect_0]
set_property location {3 1074 234} [get_bd_cells axi_bram_ctrl_0]
set_property location {3.5 1472 273} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mcdma:1.1 axi_mcdma_0
endgroup
delete_bd_objs [get_bd_cells axi_mcdma_0]
current_bd_design [get_bd_designs design_1]
close_project
create_project DMA_test4 C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_ports DDR] [get_bd_intf_ports FIXED_IO]
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {1.5 691 75} [get_bd_cells axi_cdma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_cdma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_cdma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
set_property location {1 307 344} [get_bd_cells rst_ps7_0_100M]
set_property location {2 749 293} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1025 325} [get_bd_cells axi_mem_intercon]
startgroup
set_property -dict [list CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
endgroup
save_bd_design
validate_bd_design
save_bd_design
generate_target all [get_files  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_cdma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
export_ip_user_files -of_objects [get_files C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_processing_system7_0_0_synth_1 design_1_axi_cdma_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_us_0_synth_1}
export_simulation -of_objects [get_files C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.ip_user_files/sim_scripts -ip_user_files_dir C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.ip_user_files -ipstatic_source_dir C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.cache/compile_simlib/modelsim} {questa=C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.cache/compile_simlib/questa} {riviera=C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.cache/compile_simlib/riviera} {activehdl=C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
write_hw_platform -fixed -force  -include_bit -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/design_1_wrapper.xsa
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/design_1_wrapper.xsa
file copy -force C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/DMA_test4.runs/impl_1/design_1_wrapper.bit C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test4/design_1_wrapper.bit
