// Seed: 3571404124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_7;
endmodule
module module_1 #(
    parameter id_29 = 32'd27,
    parameter id_4  = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input logic [7:0] id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout tri0 id_19;
  output wire id_18;
  input logic [7:0] id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_21,
      id_12,
      id_26,
      id_12,
      id_27,
      id_3,
      id_12
  );
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic _id_29 = id_17[1-1];
  assign id_19 = id_23[id_29 : id_4] ? id_2 - 1 !== -1 : -1;
endmodule
