Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 65b5b40dad0b435bbab390e4e4293f0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/2024_CA_LAB/LAB/week12_HW/MIPS_pipeline_hazard/sim/xsim/MIPS_pipeline_hazard/MIPS_pipeline_hazard.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID_pipe_reg
Compiling module xil_defaultlib.ID_EXE_pipe_reg
Compiling module xil_defaultlib.EXE_MEM_pipe_reg
Compiling module xil_defaultlib.MEM_WB_pipe_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_adder_default
Compiling module xil_defaultlib.next_pc_logic_pipe
Compiling module xil_defaultlib.reg_file_async
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.alu_32bit
Compiling module xil_defaultlib.write_back_data
Compiling module xil_defaultlib.write_back_address
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.MIPS_cpu
Compiling module xil_defaultlib.ASYNC_RAM_DP_default
Compiling module xil_defaultlib.MIPS_System
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
