
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
M
-Analyzing %s Unisim elements for replacement
17*netlist2
2123Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
é
Loading clock regions from %s
13*device2W
U/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xmlZ21-13
è
Loading clock buffers from %s
11*device2X
V/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
å
Loading package from %s
16*device2[
Y/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
Ñ
/Loading list of drcs for the architecture : %s
17*drc2?
=/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/virtex7/drc.xmlZ23-17
·
Parsing XDC File [%s]
179*designutils2™
ß/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.runs/impl_1/.Xil/Vivado-19659-nf-test104.cl.cam.ac.uk/dcp/nf10_input_arbiter.xdcZ20-179
Í
Finished Parsing XDC File [%s]
178*designutils2™
ß/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.runs/impl_1/.Xil/Vivado-19659-nf-test104.cl.cam.ac.uk/dcp/nf10_input_arbiter.xdcZ20-178
œ
Parsing XDC File [%s]
179*designutils2ò
ï/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdcZ20-179
ÿ
Finished Parsing XDC File [%s]
178*designutils2ò
ï/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdcZ20-178
*
closing all dcps
277*projectZ1-463
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: 50d3f8bf
*common
¢
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:00:572

00:00:582

1082.5622	
934.734Z17-268


End Record