#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 26 21:50:05 2020
# Process ID: 16240
# Current directory: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/slot_boundary_timing/xsim_script.tcl}
# Log file: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/xsim.log
# Journal file: E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/slot_boundary_timing/xsim_script.tcl
# xsim {slot_boundary_timing} -autoloadwcfg -tclbatch {slot_boundary_timing.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source slot_boundary_timing.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set idle_waiting_group [add_wave_group idle_waiting(wire) -into $coutputgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/idle_waiting_ap_vld -into $idle_waiting_group -color #ffff00 -radix hex
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/idle_waiting -into $idle_waiting_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set medium_state_group [add_wave_group medium_state(wire) -into $cinputgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/medium_state -into $medium_state_group -radix hex
## set timing_mode_group [add_wave_group timing_mode(wire) -into $cinputgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/timing_mode -into $timing_mode_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_start -into $blocksiggroup
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_done -into $blocksiggroup
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_idle -into $blocksiggroup
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_slot_boundary_timing_top/AESL_inst_slot_boundary_timing/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_slot_boundary_timing_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_slot_boundary_timing_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_slot_boundary_timing_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_slot_boundary_timing_top/LENGTH_timing_mode -into $tb_portdepth_group -radix hex
## add_wave /apatb_slot_boundary_timing_top/LENGTH_idle_waiting -into $tb_portdepth_group -radix hex
## add_wave /apatb_slot_boundary_timing_top/LENGTH_medium_state -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_idle_waiting_group [add_wave_group idle_waiting(wire) -into $tbcoutputgroup]
## add_wave /apatb_slot_boundary_timing_top/idle_waiting_ap_vld -into $tb_idle_waiting_group -color #ffff00 -radix hex
## add_wave /apatb_slot_boundary_timing_top/idle_waiting -into $tb_idle_waiting_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_medium_state_group [add_wave_group medium_state(wire) -into $tbcinputgroup]
## add_wave /apatb_slot_boundary_timing_top/medium_state -into $tb_medium_state_group -radix hex
## set tb_timing_mode_group [add_wave_group timing_mode(wire) -into $tbcinputgroup]
## add_wave /apatb_slot_boundary_timing_top/timing_mode -into $tb_timing_mode_group -radix hex
## save_wave_config slot_boundary_timing.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [n/a] @ "125000"
// RTL Simulation : 1 / 8 [n/a] @ "4175000"
// RTL Simulation : 2 / 8 [n/a] @ "6235000"
// RTL Simulation : 3 / 8 [n/a] @ "8265000"
// RTL Simulation : 4 / 8 [n/a] @ "8315000"
// RTL Simulation : 5 / 8 [n/a] @ "12355000"
// RTL Simulation : 6 / 8 [n/a] @ "14415000"
// RTL Simulation : 7 / 8 [n/a] @ "16445000"
// RTL Simulation : 8 / 8 [n/a] @ "16495000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 16535 ns : File "E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 26 21:50:13 2020...
