[{"name": "\u6797\u654f\u52dd", "email": "mslin@ee.ntut.edu.tw", "latestUpdate": "2008-09-11 10:59:59", "objective": "\u77ad\u89e3\u7d44\u5408\u908f\u8f2f\u8207\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\u4e4b\u5206\u6790\uff0c\u8a2d\u8a08\u53ca\u7c21\u5316\u4e4b\u65b9\u6cd5\uff0c\u5167\u5bb9\u5305\u542b\uff1a\r\n\uff11.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u7cfb\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\r\n\uff12.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f\u53ca\u908f\u8f2f\u9598\r\n\uff13.\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\r\n\uff14.\u7d44\u5408\u908f\u8f2f\uff1a\u64da\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\r\n\uff15.\u6578\u5b78\u904b\u7b97\u96fb\u8def\u8a2d\u8a08\uff1a\u4ecb\u7d39\u52a0\u6cd5\u5668\u3001\u6e1b\u6cd5\u5668\u7b49\u96fb\u8def\r\n\uff16.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\r\n\uff17.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207\u8a2d\u8a08\u4e4b\u65b9\u6cd5\r\n8 .\u66ab\u5b58\u5668\uff1a\u4ecb\u7d39\u66ab\u5b58\u5668\u8a2d\u8a08\u8207\u8f49\u79fb\u529f\u80fd\r\n9 .\u8a18\u61b6\u9ad4\uff1a\u4ecb\u7d39\u8a18\u61b6\u9ad4\u7684\u96fb\u8def\u8a2d\u8a08\u3002\r\n10.\u96fb\u8166\u8a2d\u8a08\uff1a\u4ecb\u7d39\u4e00\u90e8\u7c21\u55ae\u96fb\u8166\u7684\u786c\u9ad4\u8a2d\u8a08\r\n11.\u6307\u4ee4\u96c6\uff1a\u4ecb\u7d39\u96fb\u8166\u6307\u4ee4\u96c6\u7684\u6982\u5ff5\u8207\u898f\u5283", "schedule": "Week  1.Introduction\r\nWeek  2.Digital Computers and Information \r\nWeek  3.Combinational Logic Circuits (I)\r\nWeek  4.Combinational Logic Circuits (II)  \r\nWeek  5.Combinational Logic Design (I)\r\nWeek  6.Combinational Logic Design (II)\r\nWeek  7.Arithmetic Functions (I)\r\nWeek  8.Arithmetic Functions (II)\r\nWeek  9.Midterm Exam.\r\nWeek 10.Sequential Circuits (I)\r\nWeek 11.Sequential Circuits (II)\r\nWeek 12.Registers and Register Transfers \r\nWeek 13.Memory Basics\r\nWeek 14.Computer Design Basics (I)\r\nWeek 15.Computer Design Basics (II)\r\nWeek 16.Instruction Set Architecture (I)\r\nWeek 17.Instruction Set Architecture (II)\r\nWeek 18.Final Exam.", "scorePolicy": "Homework 20%\r\nMidterm 40%\r\nFinal 40%", "materials": "Logic and Computer Design Fundamentals, 4th Edition, by M. Morris Mano & Charles R. Kime, Pearson\r\n", "foreignLanguageTextbooks": false}]