


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ********************************************************
                       *********************
    2 00000000         ;* File Name          : stm32f746_map.s
    3 00000000         ;* Author             : Bryant
    4 00000000         ;* Version            : V1.0.0
    5 00000000         ;* Date               : 31-Jan-2016
    6 00000000         ;* Description        : Define all stm32f746 relative pe
                       ripheral address
    7 00000000         ;*******************************************************
                       ********************************************************
                       **********************
    8 00000000         
    9 00000000         
   10 00000000         ;*************************************Peripheral_memory_
                       map*****************************************************
                       ***********************
   11 00000000 00000000 
                       RAMITCM_BASE
                               EQU              0x00000000  ;   Base address of
                                                             :16KB RAM reserved
                                                             for CPU execution/
                                                            instruction accessi
                                                            ble over ITCM    
   12 00000000 00200000 
                       FLASHITCM_BASE
                               EQU              0x00200000  ;   Base address of
                                                             :  up to 1 MB   em
                                                            bedded FLASH memory
                                                              accessible over I
                                                            TCM                
                                                                               
                                                                
   13 00000000 08000000 
                       FLASHAXI_BASE
                               EQU              0x08000000  ;   Base address of
                                                             :   up to 1 MB   e
                                                            mbedded FLASH memor
                                                            y accessible over A
                                                            XI                 
                                                                               
                                                                
   14 00000000 20000000 
                       RAMDTCM_BASE
                               EQU              0x20000000  ;   Base address of
                                                             : 64KB system data
                                                             RAM accessible ove
                                                            r DTCM             
                                                                             
   15 00000000 20010000 
                       SRAM1_BASE
                               EQU              0x20010000  ;   Base address of
                                                             : 240KB RAM1 acces
                                                            sible over AXI/AHB 
                                                                               
                                                                             
   16 00000000 2004C000 
                       SRAM2_BASE
                               EQU              0x2004C000  ;   Base address of



ARM Macro Assembler    Page 2 


                                                             : 16KB RAM2 access
                                                            ible over AXI/AHB  
                                                                               
                                                                             
   17 00000000 40000000 
                       PERIPH_BASE
                               EQU              0x40000000  ;   Base address of
                                                             : AHB/ABP Peripher
                                                            als                
                                                                               
                                                                             
   18 00000000 40024000 
                       BKPSRAM_BASE
                               EQU              0x40024000  ;   Base address of
                                                             : Backup SRAM  4 K
                                                            B                  
                                                                               
                                                                               
                                                            
   19 00000000 90000000 
                       QSPI_BASE
                               EQU              0x90000000  ;   Base address of
                                                             : QSPI memories  a
                                                            ccessible over AXI 
                                                                               
                                                                             
   20 00000000 A0000000 
                       FMC_R_BASE
                               EQU              0xA0000000  ;   Base address of
                                                             : FMC Control regi
                                                            sters              
                                                                               
                                                                             
   21 00000000 A0001000 
                       QSPI_R_BASE
                               EQU              0xA0001000  ;   Base address of
                                                             : QSPI Control  re
                                                            gisters            
                                                                               
                                                                             
   22 00000000 080FFFFF 
                       FLASH_END
                               EQU              0x080FFFFF  ;   FLASH end addre
                                                            ss  
   23 00000000         
   24 00000000         ;*******************************************************
                       Legacy define*******************************************
                       ************************ 
   25 00000000 08000000 
                       FLASH_BASE
                               EQU              FLASHAXI_BASE
   26 00000000         
   27 00000000         ;******************************************************P
                       eripheral memory map************************************
                       ************************  
   28 00000000 40000000 
                       APB1PERIPH_BASE
                               EQU              PERIPH_BASE
   29 00000000 40010000 



ARM Macro Assembler    Page 3 


                       APB2PERIPH_BASE
                               EQU              PERIPH_BASE + 0x00010000
   30 00000000 40020000 
                       AHB1PERIPH_BASE
                               EQU              PERIPH_BASE + 0x00020000
   31 00000000 50000000 
                       AHB2PERIPH_BASE
                               EQU              PERIPH_BASE + 0x10000000
   32 00000000         
   33 00000000         ;******************************************************A
                       PB1 peripherals*****************************************
                       ************************ 
   34 00000000 40000000 
                       TIM2_BASE
                               EQU              APB1PERIPH_BASE + 0x0000
   35 00000000 40000400 
                       TIM3_BASE
                               EQU              APB1PERIPH_BASE + 0x0400
   36 00000000 40000800 
                       TIM4_BASE
                               EQU              APB1PERIPH_BASE + 0x0800
   37 00000000 40000C00 
                       TIM5_BASE
                               EQU              APB1PERIPH_BASE + 0x0C00
   38 00000000 40001000 
                       TIM6_BASE
                               EQU              APB1PERIPH_BASE + 0x1000
   39 00000000 40001400 
                       TIM7_BASE
                               EQU              APB1PERIPH_BASE + 0x1400
   40 00000000 40001800 
                       TIM12_BASE
                               EQU              APB1PERIPH_BASE + 0x1800
   41 00000000 40001C00 
                       TIM13_BASE
                               EQU              APB1PERIPH_BASE + 0x1C00
   42 00000000 40002000 
                       TIM14_BASE
                               EQU              APB1PERIPH_BASE + 0x2000
   43 00000000 40002400 
                       LPTIM1_BASE
                               EQU              APB1PERIPH_BASE + 0x2400
   44 00000000 40002800 
                       RTC_BASE
                               EQU              APB1PERIPH_BASE + 0x2800
   45 00000000 40002C00 
                       WWDG_BASE
                               EQU              APB1PERIPH_BASE + 0x2C00
   46 00000000 40003000 
                       IWDG_BASE
                               EQU              APB1PERIPH_BASE + 0x3000
   47 00000000 40003800 
                       SPI2_BASE
                               EQU              APB1PERIPH_BASE + 0x3800
   48 00000000 40003C00 
                       SPI3_BASE
                               EQU              APB1PERIPH_BASE + 0x3C00
   49 00000000 40004000 
                       SPDIFRX_BASE



ARM Macro Assembler    Page 4 


                               EQU              APB1PERIPH_BASE + 0x4000
   50 00000000 40004400 
                       USART2_BASE
                               EQU              APB1PERIPH_BASE + 0x4400
   51 00000000 40004800 
                       USART3_BASE
                               EQU              APB1PERIPH_BASE + 0x4800
   52 00000000 40004C00 
                       UART4_BASE
                               EQU              APB1PERIPH_BASE + 0x4C00
   53 00000000 40005000 
                       UART5_BASE
                               EQU              APB1PERIPH_BASE + 0x5000
   54 00000000 40005400 
                       I2C1_BASE
                               EQU              APB1PERIPH_BASE + 0x5400
   55 00000000 40005800 
                       I2C2_BASE
                               EQU              APB1PERIPH_BASE + 0x5800
   56 00000000 40005C00 
                       I2C3_BASE
                               EQU              APB1PERIPH_BASE + 0x5C00
   57 00000000 40006000 
                       I2C4_BASE
                               EQU              APB1PERIPH_BASE + 0x6000
   58 00000000 40006400 
                       CAN1_BASE
                               EQU              APB1PERIPH_BASE + 0x6400
   59 00000000 40006800 
                       CAN2_BASE
                               EQU              APB1PERIPH_BASE + 0x6800
   60 00000000 40006C00 
                       CEC_BASE
                               EQU              APB1PERIPH_BASE + 0x6C00
   61 00000000 40007000 
                       PWR_BASE
                               EQU              APB1PERIPH_BASE + 0x7000
   62 00000000 40007400 
                       DAC_BASE
                               EQU              APB1PERIPH_BASE + 0x7400
   63 00000000 40007800 
                       UART7_BASE
                               EQU              APB1PERIPH_BASE + 0x7800
   64 00000000 40007C00 
                       UART8_BASE
                               EQU              APB1PERIPH_BASE + 0x7C00
   65 00000000         
   66 00000000         ;*******************************************************
                       **********APB2 peripherals******************************
                       **********************
   67 00000000 40010000 
                       TIM1_BASE
                               EQU              APB2PERIPH_BASE + 0x0000
   68 00000000 40010400 
                       TIM8_BASE
                               EQU              APB2PERIPH_BASE + 0x0400
   69 00000000 40011000 
                       USART1_BASE
                               EQU              APB2PERIPH_BASE + 0x1000



ARM Macro Assembler    Page 5 


   70 00000000 40011400 
                       USART6_BASE
                               EQU              APB2PERIPH_BASE + 0x1400
   71 00000000 40012000 
                       ADC1_BASE
                               EQU              APB2PERIPH_BASE + 0x2000
   72 00000000 40012100 
                       ADC2_BASE
                               EQU              APB2PERIPH_BASE + 0x2100
   73 00000000 40012200 
                       ADC3_BASE
                               EQU              APB2PERIPH_BASE + 0x2200
   74 00000000 40012300 
                       ADC_BASE
                               EQU              APB2PERIPH_BASE + 0x2300
   75 00000000 40012C00 
                       SDMMC1_BASE
                               EQU              APB2PERIPH_BASE + 0x2C00
   76 00000000 40013000 
                       SPI1_BASE
                               EQU              APB2PERIPH_BASE + 0x3000
   77 00000000 40013400 
                       SPI4_BASE
                               EQU              APB2PERIPH_BASE + 0x3400
   78 00000000 40013800 
                       SYSCFG_BASE
                               EQU              APB2PERIPH_BASE + 0x3800
   79 00000000 40013C00 
                       EXTI_BASE
                               EQU              APB2PERIPH_BASE + 0x3C00
   80 00000000 40014000 
                       TIM9_BASE
                               EQU              APB2PERIPH_BASE + 0x4000
   81 00000000 40014400 
                       TIM10_BASE
                               EQU              APB2PERIPH_BASE + 0x4400
   82 00000000 40014800 
                       TIM11_BASE
                               EQU              APB2PERIPH_BASE + 0x4800
   83 00000000 40015000 
                       SPI5_BASE
                               EQU              APB2PERIPH_BASE + 0x5000
   84 00000000 40015400 
                       SPI6_BASE
                               EQU              APB2PERIPH_BASE + 0x5400
   85 00000000 40015800 
                       SAI1_BASE
                               EQU              APB2PERIPH_BASE + 0x5800
   86 00000000 40015C00 
                       SAI2_BASE
                               EQU              APB2PERIPH_BASE + 0x5C00
   87 00000000 40015804 
                       SAI1_Block_A_BASE
                               EQU              SAI1_BASE + 0x004
   88 00000000 40015824 
                       SAI1_Block_B_BASE
                               EQU              SAI1_BASE + 0x024
   89 00000000 40015C04 
                       SAI2_Block_A_BASE



ARM Macro Assembler    Page 6 


                               EQU              SAI2_BASE + 0x004
   90 00000000 40015C24 
                       SAI2_Block_B_BASE
                               EQU              SAI2_BASE + 0x024
   91 00000000 40016800 
                       LTDC_BASE
                               EQU              APB2PERIPH_BASE + 0x6800
   92 00000000 40016884 
                       LTDC_Layer1_BASE
                               EQU              LTDC_BASE + 0x84
   93 00000000 40016904 
                       LTDC_Layer2_BASE
                               EQU              LTDC_BASE + 0x104
   94 00000000         
   95 00000000         
   96 00000000         ;*******************************************************
                       **********AHB1 peripherals******************************
                       **********************
   97 00000000         
   98 00000000         
   99 00000000         ;*******************************************************
                       ****General Purpose I/O A*******************************
                       **********************
  100 00000000 40020000 
                       GPIOA_BASE
                               EQU              AHB1PERIPH_BASE + 0x0000
  101 00000000 40020000 
                       GPIOA_MODER
                               EQU              GPIOA_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  102 00000000 40020004 
                       GPIOA_OTYPER
                               EQU              GPIOA_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  103 00000000 40020008 
                       GPIOA_OSPEEDR
                               EQU              GPIOA_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  104 00000000 4002000C 
                       GPIOA_PUPDR
                               EQU              GPIOA_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                



ARM Macro Assembler    Page 7 


  105 00000000 40020010 
                       GPIOA_IDR
                               EQU              GPIOA_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  106 00000000 40020014 
                       GPIOA_ODR
                               EQU              GPIOA_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  107 00000000 40020018 
                       GPIOA_BSRR
                               EQU              GPIOA_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  108 00000000 4002001C 
                       GPIOA_LCKR
                               EQU              GPIOA_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  109 00000000 40020020 
                       GPIOA_AFRL
                               EQU              GPIOA_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  110 00000000 40020024 
                       GPIOA_AFRH
                               EQU              GPIOA_BASE + 0x0024
  111 00000000         
  112 00000000         ;*******************************************************
                       ****General Purpose I/O B*******************************
                       **********************
  113 00000000 40020400 
                       GPIOB_BASE
                               EQU              AHB1PERIPH_BASE + 0x0400
  114 00000000 40020400 
                       GPIOB_MODER
                               EQU              GPIOB_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               



ARM Macro Assembler    Page 8 


  115 00000000 40020404 
                       GPIOB_OTYPER
                               EQU              GPIOB_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  116 00000000 40020408 
                       GPIOB_OSPEEDR
                               EQU              GPIOB_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  117 00000000 4002040C 
                       GPIOB_PUPDR
                               EQU              GPIOB_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  118 00000000 40020410 
                       GPIOB_IDR
                               EQU              GPIOB_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  119 00000000 40020414 
                       GPIOB_ODR
                               EQU              GPIOB_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  120 00000000 40020418 
                       GPIOB_BSRR
                               EQU              GPIOB_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  121 00000000 4002041C 
                       GPIOB_LCKR
                               EQU              GPIOB_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  122 00000000 40020420 
                       GPIOB_AFRL
                               EQU              GPIOB_BASE + 0x0020 ; GPIO alte



ARM Macro Assembler    Page 9 


                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  123 00000000 40020424 
                       GPIOB_AFRH
                               EQU              GPIOB_BASE + 0x0024
  124 00000000         
  125 00000000         ;*******************************************************
                       ****General Purpose I/O C*******************************
                       **********************
  126 00000000 40020800 
                       GPIOC_BASE
                               EQU              AHB1PERIPH_BASE + 0x0800
  127 00000000 40020800 
                       GPIOC_MODER
                               EQU              GPIOC_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  128 00000000 40020804 
                       GPIOC_OTYPER
                               EQU              GPIOC_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  129 00000000 40020808 
                       GPIOC_OSPEEDR
                               EQU              GPIOC_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  130 00000000 4002080C 
                       GPIOC_PUPDR
                               EQU              GPIOC_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  131 00000000 40020810 
                       GPIOC_IDR
                               EQU              GPIOC_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  132 00000000 40020814 
                       GPIOC_ODR
                               EQU              GPIOC_BASE + 0x0014 ; GPIO port



ARM Macro Assembler    Page 10 


                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  133 00000000 40020818 
                       GPIOC_BSRR
                               EQU              GPIOC_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  134 00000000 4002081C 
                       GPIOC_LCKR
                               EQU              GPIOC_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  135 00000000 40020820 
                       GPIOC_AFRL
                               EQU              GPIOC_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  136 00000000 40020824 
                       GPIOC_AFRH
                               EQU              GPIOC_BASE + 0x0024
  137 00000000         
  138 00000000         ;*******************************************************
                       ****General Purpose I/O D*******************************
                       **********************
  139 00000000 40020C00 
                       GPIOD_BASE
                               EQU              AHB1PERIPH_BASE + 0x0C00
  140 00000000 40020C00 
                       GPIOD_MODER
                               EQU              GPIOD_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  141 00000000 40020C04 
                       GPIOD_OTYPER
                               EQU              GPIOD_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  142 00000000 40020C08 
                       GPIOD_OSPEEDR
                               EQU              GPIOD_BASE + 0x0008 ; GPIO port



ARM Macro Assembler    Page 11 


                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  143 00000000 40020C0C 
                       GPIOD_PUPDR
                               EQU              GPIOD_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  144 00000000 40020C10 
                       GPIOD_IDR
                               EQU              GPIOD_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  145 00000000 40020C14 
                       GPIOD_ODR
                               EQU              GPIOD_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  146 00000000 40020C18 
                       GPIOD_BSRR
                               EQU              GPIOD_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  147 00000000 40020C1C 
                       GPIOD_LCKR
                               EQU              GPIOD_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  148 00000000 40020C20 
                       GPIOD_AFRL
                               EQU              GPIOD_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  149 00000000 40020C24 
                       GPIOD_AFRH
                               EQU              GPIOD_BASE + 0x0024
  150 00000000         
  151 00000000         ;*******************************************************
                       ****General Purpose I/O E*******************************



ARM Macro Assembler    Page 12 


                       **********************
  152 00000000 40021000 
                       GPIOE_BASE
                               EQU              AHB1PERIPH_BASE + 0x1000
  153 00000000 40021000 
                       GPIOE_MODER
                               EQU              GPIOE_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  154 00000000 40021004 
                       GPIOE_OTYPER
                               EQU              GPIOE_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  155 00000000 40021008 
                       GPIOE_OSPEEDR
                               EQU              GPIOE_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  156 00000000 4002100C 
                       GPIOE_PUPDR
                               EQU              GPIOE_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  157 00000000 40021010 
                       GPIOE_IDR
                               EQU              GPIOE_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  158 00000000 40021014 
                       GPIOE_ODR
                               EQU              GPIOE_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  159 00000000 40021018 
                       GPIOE_BSRR
                               EQU              GPIOE_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr



ARM Macro Assembler    Page 13 


                                                            ess offset: 0x18   
                                                                         
  160 00000000 4002101C 
                       GPIOE_LCKR
                               EQU              GPIOE_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  161 00000000 40021020 
                       GPIOE_AFRL
                               EQU              GPIOE_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  162 00000000 40021024 
                       GPIOE_AFRH
                               EQU              GPIOE_BASE + 0x0024
  163 00000000         
  164 00000000         ;*******************************************************
                       ****General Purpose I/O F*******************************
                       **********************
  165 00000000 40021400 
                       GPIOF_BASE
                               EQU              AHB1PERIPH_BASE + 0x1400
  166 00000000 40021400 
                       GPIOF_MODER
                               EQU              GPIOF_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  167 00000000 40021404 
                       GPIOF_OTYPER
                               EQU              GPIOF_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  168 00000000 40021408 
                       GPIOF_OSPEEDR
                               EQU              GPIOF_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  169 00000000 4002140C 
                       GPIOF_PUPDR
                               EQU              GPIOF_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr



ARM Macro Assembler    Page 14 


                                                            ess offset: 0x0C   
                                                                
  170 00000000 40021410 
                       GPIOF_IDR
                               EQU              GPIOF_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  171 00000000 40021414 
                       GPIOF_ODR
                               EQU              GPIOF_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  172 00000000 40021418 
                       GPIOF_BSRR
                               EQU              GPIOF_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  173 00000000 4002141C 
                       GPIOF_LCKR
                               EQU              GPIOF_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  174 00000000 40021420 
                       GPIOF_AFRL
                               EQU              GPIOF_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  175 00000000 40021424 
                       GPIOF_AFRH
                               EQU              GPIOF_BASE + 0x0024
  176 00000000         
  177 00000000         ;*******************************************************
                       ****General Purpose I/O G*******************************
                       **********************
  178 00000000 40021800 
                       GPIOG_BASE
                               EQU              AHB1PERIPH_BASE + 0x1800
  179 00000000 40021800 
                       GPIOG_MODER
                               EQU              GPIOG_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   



ARM Macro Assembler    Page 15 


                                                                               
                                                               
  180 00000000 40021804 
                       GPIOG_OTYPER
                               EQU              GPIOG_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  181 00000000 40021808 
                       GPIOG_OSPEEDR
                               EQU              GPIOG_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  182 00000000 4002180C 
                       GPIOG_PUPDR
                               EQU              GPIOG_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  183 00000000 40021810 
                       GPIOG_IDR
                               EQU              GPIOG_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  184 00000000 40021814 
                       GPIOG_ODR
                               EQU              GPIOG_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  185 00000000 40021818 
                       GPIOG_BSRR
                               EQU              GPIOG_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  186 00000000 4002181C 
                       GPIOG_LCKR
                               EQU              GPIOG_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  187 00000000 40021820 



ARM Macro Assembler    Page 16 


                       GPIOG_AFRL
                               EQU              GPIOG_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  188 00000000 40021824 
                       GPIOG_AFRH
                               EQU              GPIOG_BASE + 0x0024
  189 00000000         
  190 00000000         ;*******************************************************
                       ****General Purpose I/O H*******************************
                       **********************
  191 00000000 40021C00 
                       GPIOH_BASE
                               EQU              AHB1PERIPH_BASE + 0x1C00
  192 00000000 40021C00 
                       GPIOH_MODER
                               EQU              GPIOH_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  193 00000000 40021C04 
                       GPIOH_OTYPER
                               EQU              GPIOH_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  194 00000000 40021C08 
                       GPIOH_OSPEEDR
                               EQU              GPIOH_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  195 00000000 40021C0C 
                       GPIOH_PUPDR
                               EQU              GPIOH_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  196 00000000 40021C10 
                       GPIOH_IDR
                               EQU              GPIOH_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  197 00000000 40021C14 



ARM Macro Assembler    Page 17 


                       GPIOH_ODR
                               EQU              GPIOH_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  198 00000000 40021C18 
                       GPIOH_BSRR
                               EQU              GPIOH_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  199 00000000 40021C1C 
                       GPIOH_LCKR
                               EQU              GPIOH_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  200 00000000 40021C20 
                       GPIOH_AFRL
                               EQU              GPIOH_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  201 00000000 40021C24 
                       GPIOH_AFRH
                               EQU              GPIOH_BASE + 0x0024
  202 00000000         
  203 00000000         
  204 00000000         ;*******************************************************
                       ****General Purpose I/O I*******************************
                       **********************
  205 00000000 40022000 
                       GPIOI_BASE
                               EQU              AHB1PERIPH_BASE + 0x2000
  206 00000000 40022000 
                       GPIOI_MODER
                               EQU              GPIOI_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  207 00000000 40022004 
                       GPIOI_OTYPER
                               EQU              GPIOI_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                



ARM Macro Assembler    Page 18 


  208 00000000 40022008 
                       GPIOI_OSPEEDR
                               EQU              GPIOI_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  209 00000000 4002200C 
                       GPIOI_PUPDR
                               EQU              GPIOI_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  210 00000000 40022010 
                       GPIOI_IDR
                               EQU              GPIOI_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  211 00000000 40022014 
                       GPIOI_ODR
                               EQU              GPIOI_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  212 00000000 40022018 
                       GPIOI_BSRR
                               EQU              GPIOI_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  213 00000000 4002201C 
                       GPIOI_LCKR
                               EQU              GPIOI_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  214 00000000 40022020 
                       GPIOI_AFRL
                               EQU              GPIOI_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  215 00000000 40022024 
                       GPIOI_AFRH
                               EQU              GPIOI_BASE + 0x0024



ARM Macro Assembler    Page 19 


  216 00000000         
  217 00000000         ;*******************************************************
                       ****General Purpose I/O J*******************************
                       **********************
  218 00000000 40022400 
                       GPIOJ_BASE
                               EQU              AHB1PERIPH_BASE + 0x2400
  219 00000000 40022400 
                       GPIOJ_MODER
                               EQU              GPIOJ_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  220 00000000 40022404 
                       GPIOJ_OTYPER
                               EQU              GPIOJ_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  221 00000000 40022408 
                       GPIOJ_OSPEEDR
                               EQU              GPIOJ_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  222 00000000 4002240C 
                       GPIOJ_PUPDR
                               EQU              GPIOJ_BASE + 0x000C ; GPIO port
                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  223 00000000 40022410 
                       GPIOJ_IDR
                               EQU              GPIOJ_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  224 00000000 40022414 
                       GPIOJ_ODR
                               EQU              GPIOJ_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  225 00000000 40022418 
                       GPIOJ_BSRR
                               EQU              GPIOJ_BASE + 0x0018 ; GPIO port



ARM Macro Assembler    Page 20 


                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  226 00000000 4002241C 
                       GPIOJ_LCKR
                               EQU              GPIOJ_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  227 00000000 40022420 
                       GPIOJ_AFRL
                               EQU              GPIOJ_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  228 00000000 40022424 
                       GPIOJ_AFRH
                               EQU              GPIOJ_BASE + 0x0024
  229 00000000         
  230 00000000         ;*******************************************************
                       ****General Purpose I/O K*******************************
                       **********************
  231 00000000 40022800 
                       GPIOK_BASE
                               EQU              AHB1PERIPH_BASE + 0x2800
  232 00000000 40022800 
                       GPIOK_MODER
                               EQU              GPIOK_BASE + 0x0000 ; GPIO port
                                                             mode register,    
                                                                               
                                                                           Addr
                                                            ess offset: 0x00   
                                                                               
                                                               
  233 00000000 40022804 
                       GPIOK_OTYPER
                               EQU              GPIOK_BASE + 0x0004 ; GPIO port
                                                             output type regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x04   
                                                                
  234 00000000 40022808 
                       GPIOK_OSPEEDR
                               EQU              GPIOK_BASE + 0x0008 ; GPIO port
                                                             output speed regis
                                                            ter,               
                                                                           Addr
                                                            ess offset: 0x08   
                                                                
  235 00000000 4002280C 
                       GPIOK_PUPDR
                               EQU              GPIOK_BASE + 0x000C ; GPIO port



ARM Macro Assembler    Page 21 


                                                             pull-up/pull-down 
                                                            register,          
                                                                           Addr
                                                            ess offset: 0x0C   
                                                                
  236 00000000 40022810 
                       GPIOK_IDR
                               EQU              GPIOK_BASE + 0x0010 ; GPIO port
                                                             input data registe
                                                            r,                 
                                                                           Addr
                                                            ess offset: 0x10   
                                                                
  237 00000000 40022814 
                       GPIOK_ODR
                               EQU              GPIOK_BASE + 0x0014 ; GPIO port
                                                             output data regist
                                                            er,                
                                                                           Addr
                                                            ess offset: 0x14   
                                                                
  238 00000000 40022818 
                       GPIOK_BSRR
                               EQU              GPIOK_BASE + 0x0018 ; GPIO port
                                                             bit set/reset regi
                                                            ster,              
                                                                           Addr
                                                            ess offset: 0x18   
                                                                         
  239 00000000 4002281C 
                       GPIOK_LCKR
                               EQU              GPIOK_BASE + 0x001C ; GPIO port
                                                             configuration lock
                                                             register,         
                                                                           Addr
                                                            ess offset: 0x1C   
                                                                
  240 00000000 40022820 
                       GPIOK_AFRL
                               EQU              GPIOK_BASE + 0x0020 ; GPIO alte
                                                            rnate function regi
                                                            sters,             
                                                                           Addr
                                                            ess offset: 0x20-0x
                                                            24         
  241 00000000 40022824 
                       GPIOK_AFRH
                               EQU              GPIOK_BASE + 0x0024
  242 00000000         
  243 00000000 40023000 
                       CRC_BASE
                               EQU              AHB1PERIPH_BASE + 0x3000
  244 00000000         
  245 00000000         ;*******************************************************
                       Reset and Clock Control*********************************
                       *********************
  246 00000000         ;*******************************************************
                       *****************
  247 00000000 40023800 



ARM Macro Assembler    Page 22 


                       RCC_BASE
                               EQU              AHB1PERIPH_BASE + 0x3800
  248 00000000 40023800 
                       RCC_CR  EQU              RCC_BASE + 0x0000 ;   RCC clock
                                                             control register, 
                                                                               
                                                                          Addre
                                                            ss offset: 0x00  
  249 00000000 40023804 
                       RCC_PLLCFGR
                               EQU              RCC_BASE + 0x0004 ;   RCC PLL c
                                                            onfiguration regist
                                                            er,                
                                                                          Addre
                                                            ss offset: 0x04   
  250 00000000 40023808 
                       RCC_CFGR
                               EQU              RCC_BASE + 0x0008 ;   RCC clock
                                                             configuration regi
                                                            ster,              
                                                                          Addre
                                                            ss offset: 0x08  
  251 00000000 4002380C 
                       RCC_CIR EQU              RCC_BASE + 0x000C ;   RCC clock
                                                             interrupt register
                                                            ,                  
                                                                          Addre
                                                            ss offset: 0x0C  
  252 00000000 40023810 
                       RCC_AHB1RSTR
                               EQU              RCC_BASE + 0x0010 ;   RCC AHB1 
                                                            peripheral reset re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x10  
  253 00000000 40023814 
                       RCC_AHB2RSTR
                               EQU              RCC_BASE + 0x0014 ;   RCC AHB2 
                                                            peripheral reset re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x14  
  254 00000000 40023818 
                       RCC_AHB3RSTR
                               EQU              RCC_BASE + 0x0018 ;   RCC AHB3 
                                                            peripheral reset re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x18  
  255 00000000 40023820 
                       RCC_APB1RSTR
                               EQU              RCC_BASE + 0x0020 ;   RCC APB1 
                                                            peripheral reset re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x20  
  256 00000000 40023824 
                       RCC_APB2RSTR
                               EQU              RCC_BASE + 0x0024 ;   RCC APB2 



ARM Macro Assembler    Page 23 


                                                            peripheral reset re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x24  
  257 00000000 40023830 
                       RCC_AHB1ENR
                               EQU              RCC_BASE + 0x0030 ;   RCC AHB1 
                                                            peripheral clock re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x30  
  258 00000000 40023834 
                       RCC_AHB2ENR
                               EQU              RCC_BASE + 0x0034 ;   RCC AHB2 
                                                            peripheral clock re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x34  
  259 00000000 40023838 
                       RCC_AHB3ENR
                               EQU              RCC_BASE + 0x0038 ;   RCC AHB3 
                                                            peripheral clock re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x38  
  260 00000000 40023840 
                       RCC_APB1ENR
                               EQU              RCC_BASE + 0x0040 ;   RCC APB1 
                                                            peripheral clock en
                                                            able register,     
                                                                          Addre
                                                            ss offset: 0x40  
  261 00000000 40023844 
                       RCC_APB2ENR
                               EQU              RCC_BASE + 0x0044 ;   RCC APB2 
                                                            peripheral clock en
                                                            able register,     
                                                                          Addre
                                                            ss offset: 0x44  
  262 00000000 40023850 
                       RCC_AHB1LPENR
                               EQU              RCC_BASE + 0x0050 ;   RCC AHB1 
                                                            peripheral clock en
                                                            able in low power m
                                                            ode register, Addre
                                                            ss offset: 0x50  
  263 00000000 40023854 
                       RCC_AHB2LPENR
                               EQU              RCC_BASE + 0x0054 ;   RCC AHB2 
                                                            peripheral clock en
                                                            able in low power m
                                                            ode register, Addre
                                                            ss offset: 0x54  
  264 00000000 40023858 
                       RCC_AHB3LPENR
                               EQU              RCC_BASE + 0x0058 ;   RCC AHB3 
                                                            peripheral clock en
                                                            able in low power m
                                                            ode register, Addre



ARM Macro Assembler    Page 24 


                                                            ss offset: 0x58  
  265 00000000 40023860 
                       RCC_APB1LPENR
                               EQU              RCC_BASE + 0x0060 ;   RCC APB1 
                                                            peripheral clock en
                                                            able in low power m
                                                            ode register, Addre
                                                            ss offset: 0x60  
  266 00000000 40023864 
                       RCC_APB2LPENR
                               EQU              RCC_BASE + 0x0064 ;   RCC APB2 
                                                            peripheral clock en
                                                            able in low power m
                                                            ode register, Addre
                                                            ss offset: 0x64  
  267 00000000 40023870 
                       RCC_BDCR
                               EQU              RCC_BASE + 0x0070 ;   RCC Backu
                                                            p domain control re
                                                            gister,            
                                                                          Addre
                                                            ss offset: 0x70  
  268 00000000 40023874 
                       RCC_CSR EQU              RCC_BASE + 0x0074 ;   RCC clock
                                                             control & status r
                                                            egister,           
                                                                          Addre
                                                            ss offset: 0x74  
  269 00000000 40023880 
                       RCC_SSCGR
                               EQU              RCC_BASE + 0x0080 ;   RCC sprea
                                                            d spectrum clock ge
                                                            neration register, 
                                                                          Addre
                                                            ss offset: 0x80  
  270 00000000 40023884 
                       RCC_PLLI2SCFGR
                               EQU              RCC_BASE + 0x0084 ;   RCC PLLI2
                                                            S configuration reg
                                                            ister,             
                                                                          Addre
                                                            ss offset: 0x84  
  271 00000000 40023888 
                       RCC_PLLSAICFGR
                               EQU              RCC_BASE + 0x0088 ;   RCC PLLSA
                                                            I configuration reg
                                                            ister,             
                                                                          Addre
                                                            ss offset: 0x88  
  272 00000000 4002388C 
                       RCC_DCKCFGR1
                               EQU              RCC_BASE + 0x008C ;   RCC Dedic
                                                            ated Clocks configu
                                                            ration register1,  
                                                                          Addre
                                                            ss offset: 0x8C  
  273 00000000 40023890 
                       RCC_DCKCFGR2
                               EQU              RCC_BASE + 0x0090 ;   RCC Dedic



ARM Macro Assembler    Page 25 


                                                            ated Clocks configu
                                                            ration register 2, 
                                                                          Addre
                                                            ss offset: 0x90  
  274 00000000         
  275 00000000         ;*******************************************************
                       ****FLASH Registers*************************************
                       ***********************
  276 00000000         ;*******************************************************
                       ***************
  277 00000000 40023C00 
                       FLASH_R_BASE
                               EQU              AHB1PERIPH_BASE + 0x3C00
  278 00000000 40023C00 
                       FLASH_ACR
                               EQU              FLASH_R_BASE + 0x0000 ; FLASH a
                                                            ccess control regis
                                                            ter,               
                                                                             Ad
                                                            dress offset: 0x00 
                                                             
  279 00000000 40023C04 
                       FLASH_KEYR
                               EQU              FLASH_R_BASE + 0x0004 ; FLASH k
                                                            ey register,       
                                                                               
                                                                             Ad
                                                            dress offset: 0x04 
                                                             
  280 00000000 40023C08 
                       FLASH_OPTKEYR
                               EQU              FLASH_R_BASE + 0x0008 ; FLASH o
                                                            ption key register,
                                                                               
                                                                             Ad
                                                            dress offset: 0x08 
                                                             
  281 00000000 40023C0C 
                       FLASH_SR
                               EQU              FLASH_R_BASE + 0x000C ; FLASH s
                                                            tatus register,    
                                                                               
                                                                             Ad
                                                            dress offset: 0x0C 
                                                             
  282 00000000 40023C10 
                       FLASH_CR
                               EQU              FLASH_R_BASE + 0x0010 ; FLASH c
                                                            ontrol register,   
                                                                               
                                                                             Ad
                                                            dress offset: 0x10 
                                                             
  283 00000000 40023C14 
                       FLASH_OPTCR
                               EQU              FLASH_R_BASE + 0x0014 ; FLASH o
                                                            ption control regis
                                                            ter ,              
                                                                             Ad



ARM Macro Assembler    Page 26 


                                                            dress offset: 0x14 
                                                              
  284 00000000 40023C18 
                       FLASH_OPTCR1
                               EQU              FLASH_R_BASE + 0x0018 ; FLASH o
                                                            ption control regis
                                                            ter 1 ,            
                                                                             Ad
                                                            dress offset: 0x18 
                                                             
  285 00000000         
  286 00000000         
  287 00000000         
  288 00000000 40026000 
                       DMA1_BASE
                               EQU              AHB1PERIPH_BASE + 0x6000
  289 00000000 40026010 
                       DMA1_Stream0_BASE
                               EQU              DMA1_BASE + 0x010
  290 00000000 40026028 
                       DMA1_Stream1_BASE
                               EQU              DMA1_BASE + 0x028
  291 00000000 40026040 
                       DMA1_Stream2_BASE
                               EQU              DMA1_BASE + 0x040
  292 00000000 40026058 
                       DMA1_Stream3_BASE
                               EQU              DMA1_BASE + 0x058
  293 00000000 40026070 
                       DMA1_Stream4_BASE
                               EQU              DMA1_BASE + 0x070
  294 00000000 40026088 
                       DMA1_Stream5_BASE
                               EQU              DMA1_BASE + 0x088
  295 00000000 400260A0 
                       DMA1_Stream6_BASE
                               EQU              DMA1_BASE + 0x0A0
  296 00000000 400260B8 
                       DMA1_Stream7_BASE
                               EQU              DMA1_BASE + 0x0B8
  297 00000000 40026400 
                       DMA2_BASE
                               EQU              AHB1PERIPH_BASE + 0x6400
  298 00000000 40026410 
                       DMA2_Stream0_BASE
                               EQU              DMA2_BASE + 0x010
  299 00000000 40026428 
                       DMA2_Stream1_BASE
                               EQU              DMA2_BASE + 0x028
  300 00000000 40026440 
                       DMA2_Stream2_BASE
                               EQU              DMA2_BASE + 0x040
  301 00000000 40026458 
                       DMA2_Stream3_BASE
                               EQU              DMA2_BASE + 0x058
  302 00000000 40026470 
                       DMA2_Stream4_BASE
                               EQU              DMA2_BASE + 0x070
  303 00000000 40026488 



ARM Macro Assembler    Page 27 


                       DMA2_Stream5_BASE
                               EQU              DMA2_BASE + 0x088
  304 00000000 400264A0 
                       DMA2_Stream6_BASE
                               EQU              DMA2_BASE + 0x0A0
  305 00000000 400264B8 
                       DMA2_Stream7_BASE
                               EQU              DMA2_BASE + 0x0B8
  306 00000000 40028000 
                       ETH_BASE
                               EQU              AHB1PERIPH_BASE + 0x8000
  307 00000000 40028000 
                       ETH_MAC_BASE
                               EQU              ETH_BASE
  308 00000000 40028100 
                       ETH_MMC_BASE
                               EQU              ETH_BASE + 0x0100
  309 00000000 40028700 
                       ETH_PTP_BASE
                               EQU              ETH_BASE + 0x0700
  310 00000000 40029000 
                       ETH_DMA_BASE
                               EQU              ETH_BASE + 0x1000
  311 00000000 4002B000 
                       DMA2D_BASE
                               EQU              AHB1PERIPH_BASE + 0xB000
  312 00000000         ;AHB2 peripherals  
  313 00000000 50050000 
                       DCMI_BASE
                               EQU              AHB2PERIPH_BASE + 0x50000
  314 00000000 50060800 
                       RNG_BASE
                               EQU              AHB2PERIPH_BASE + 0x60800
  315 00000000         
  316 00000000         ;*******************************************************
                       ****FMC Bankx registers base address********************
                       **********************
  317 00000000 A0000000 
                       FMC_Bank1_R_BASE
                               EQU              FMC_R_BASE + 0x0000
  318 00000000 A0000104 
                       FMC_Bank1E_R_BASE
                               EQU              FMC_R_BASE + 0x0104
  319 00000000 A0000080 
                       FMC_Bank3_R_BASE
                               EQU              FMC_R_BASE + 0x0080
  320 00000000 A0000140 
                       FMC_Bank5_6_R_BASE
                               EQU              FMC_R_BASE + 0x0140
  321 00000000         
  322 00000000         ;Debug MCU registers base address  
  323 00000000 E0042000 
                       DBGMCU_BASE
                               EQU              0xE0042000
  324 00000000         
  325 00000000         ;USB registers base address  
  326 00000000 40040000 
                       USB_OTG_HS_PERIPH_BASE
                               EQU              0x40040000



ARM Macro Assembler    Page 28 


  327 00000000 50000000 
                       USB_OTG_FS_PERIPH_BASE
                               EQU              0x50000000
  328 00000000         
  329 00000000         ;*******************************************************
                       STM32 specific Interrupt Numbers************************
                       *********************
  330 00000000 00000000 
                       WWDG_IRQn
                               EQU              0           ; Window WatchDog I
                                                            nterrupt           
                                                                               
                                                                       
  331 00000000 00000001 
                       PVD_IRQn
                               EQU              1           ; PVD through EXTI 
                                                            Line detection Inte
                                                            rrupt              
                                                                       
  332 00000000 00000002 
                       TAMP_STAMP_IRQn
                               EQU              2           ; Tamper and TimeSt
                                                            amp interrupts thro
                                                            ugh the EXTI line  
                                                                       
  333 00000000 00000003 
                       RTC_WKUP_IRQn
                               EQU              3           ; RTC Wakeup interr
                                                            upt through the EXT
                                                            I line             
                                                                       
  334 00000000 00000004 
                       FLASH_IRQn
                               EQU              4           ; FLASH global Inte
                                                            rrupt              
                                                                               
                                                                       
  335 00000000 00000005 
                       RCC_IRQn
                               EQU              5           ; RCC global Interr
                                                            upt                
                                                                               
                                                                       
  336 00000000 00000006 
                       EXTI0_IRQn
                               EQU              6           ; EXTI Line0 Interr
                                                            upt                
                                                                               
                                                                       
  337 00000000 00000007 
                       EXTI1_IRQn
                               EQU              7           ; EXTI Line1 Interr
                                                            upt                
                                                                               
                                                                       
  338 00000000 00000008 
                       EXTI2_IRQn
                               EQU              8           ; EXTI Line2 Interr
                                                            upt                



ARM Macro Assembler    Page 29 


                                                                               
                                                                       
  339 00000000 00000009 
                       EXTI3_IRQn
                               EQU              9           ; EXTI Line3 Interr
                                                            upt                
                                                                               
                                                                       
  340 00000000 0000000A 
                       EXTI4_IRQn
                               EQU              10          ; EXTI Line4 Interr
                                                            upt                
                                                                               
                                                                       
  341 00000000 0000000B 
                       DMA1_Stream0_IRQn
                               EQU              11          ; DMA1 Stream 0 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  342 00000000 0000000C 
                       DMA1_Stream1_IRQn
                               EQU              12          ; DMA1 Stream 1 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  343 00000000 0000000D 
                       DMA1_Stream2_IRQn
                               EQU              13          ; DMA1 Stream 2 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  344 00000000 0000000E 
                       DMA1_Stream3_IRQn
                               EQU              14          ; DMA1 Stream 3 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  345 00000000 0000000F 
                       DMA1_Stream4_IRQn
                               EQU              15          ; DMA1 Stream 4 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  346 00000000 00000010 
                       DMA1_Stream5_IRQn
                               EQU              16          ; DMA1 Stream 5 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  347 00000000 00000011 
                       DMA1_Stream6_IRQn
                               EQU              17          ; DMA1 Stream 6 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  348 00000000 00000012 
                       ADC_IRQn
                               EQU              18          ; ADC1, ADC2 and AD



ARM Macro Assembler    Page 30 


                                                            C3 global Interrupt
                                                            s                  
                                                                       
  349 00000000 00000013 
                       CAN1_TX_IRQn
                               EQU              19          ; CAN1 TX Interrupt
                                                                               
                                                                               
                                                                       
  350 00000000 00000014 
                       CAN1_RX0_IRQn
                               EQU              20          ; CAN1 RX0 Interrup
                                                            t                  
                                                                               
                                                                       
  351 00000000 00000015 
                       CAN1_RX1_IRQn
                               EQU              21          ; CAN1 RX1 Interrup
                                                            t                  
                                                                               
                                                                       
  352 00000000 00000016 
                       CAN1_SCE_IRQn
                               EQU              22          ; CAN1 SCE Interrup
                                                            t                  
                                                                               
                                                                       
  353 00000000 00000017 
                       EXTI9_5_IRQn
                               EQU              23          ; External Line[9:5
                                                            ] Interrupts       
                                                                               
                                                                       
  354 00000000 00000018 
                       TIM1_BRK_TIM9_IRQn
                               EQU              24          ; TIM1 Break interr
                                                            upt and TIM9 global
                                                             interrupt         
                                                                       
  355 00000000 00000019 
                       TIM1_UP_TIM10_IRQn
                               EQU              25          ; TIM1 Update Inter
                                                            rupt and TIM10 glob
                                                            al interrupt       
                                                                       
  356 00000000 0000001A 
                       TIM1_TRG_COM_TIM11_IRQn
                               EQU              26          ; TIM1 Trigger and 
                                                            Commutation Interru
                                                            pt and TIM11 global
                                                             interrupt 
  357 00000000 0000001B 
                       TIM1_CC_IRQn
                               EQU              27          ; TIM1 Capture Comp
                                                            are Interrupt      
                                                                               
                                                                       
  358 00000000 0000001C 
                       TIM2_IRQn



ARM Macro Assembler    Page 31 


                               EQU              28          ; TIM2 global Inter
                                                            rupt               
                                                                               
                                                                       
  359 00000000 0000001D 
                       TIM3_IRQn
                               EQU              29          ; TIM3 global Inter
                                                            rupt               
                                                                               
                                                                       
  360 00000000 0000001E 
                       TIM4_IRQn
                               EQU              30          ; TIM4 global Inter
                                                            rupt               
                                                                               
                                                                       
  361 00000000 0000001F 
                       I2C1_EV_IRQn
                               EQU              31          ; I2C1 Event Interr
                                                            upt                
                                                                               
                                                                       
  362 00000000 00000020 
                       I2C1_ER_IRQn
                               EQU              32          ; I2C1 Error Interr
                                                            upt                
                                                                               
                                                                       
  363 00000000 00000021 
                       I2C2_EV_IRQn
                               EQU              33          ; I2C2 Event Interr
                                                            upt                
                                                                               
                                                                       
  364 00000000 00000022 
                       I2C2_ER_IRQn
                               EQU              34          ; I2C2 Error Interr
                                                            upt                
                                                                               
                                                                         
  365 00000000 00000023 
                       SPI1_IRQn
                               EQU              35          ; SPI1 global Inter
                                                            rupt               
                                                                               
                                                                       
  366 00000000 00000024 
                       SPI2_IRQn
                               EQU              36          ; SPI2 global Inter
                                                            rupt               
                                                                               
                                                                       
  367 00000000 00000025 
                       USART1_IRQn
                               EQU              37          ; USART1 global Int
                                                            errupt             
                                                                               
                                                                       
  368 00000000 00000026 



ARM Macro Assembler    Page 32 


                       USART2_IRQn
                               EQU              38          ; USART2 global Int
                                                            errupt             
                                                                               
                                                                       
  369 00000000 00000027 
                       USART3_IRQn
                               EQU              39          ; USART3 global Int
                                                            errupt             
                                                                               
                                                                       
  370 00000000 00000028 
                       EXTI15_10_IRQn
                               EQU              40          ; External Line[15:
                                                            10] Interrupts     
                                                                               
                                                                       
  371 00000000 00000029 
                       RTC_Alarm_IRQn
                               EQU              41          ; RTC Alarm   A and
                                                             B   through EXTI L
                                                            ine Interrupt      
                                                                         
  372 00000000 0000002A 
                       OTG_FS_WKUP_IRQn
                               EQU              42          ; USB OTG FS Wakeup
                                                             through EXTI line 
                                                            interrupt          
                                                                           
  373 00000000 0000002B 
                       TIM8_BRK_TIM12_IRQn
                               EQU              43          ; TIM8 Break Interr
                                                            upt and TIM12 globa
                                                            l interrupt        
                                                                       
  374 00000000 0000002C 
                       TIM8_UP_TIM13_IRQn
                               EQU              44          ; TIM8 Update Inter
                                                            rupt and TIM13 glob
                                                            al interrupt       
                                                                       
  375 00000000 0000002D 
                       TIM8_TRG_COM_TIM14_IRQn
                               EQU              45          ; TIM8 Trigger and 
                                                            Commutation Interru
                                                            pt and TIM14 global
                                                             interrupt 
  376 00000000 0000002E 
                       TIM8_CC_IRQn
                               EQU              46          ; TIM8 Capture Comp
                                                            are Interrupt      
                                                                               
                                                                       
  377 00000000 0000002F 
                       DMA1_Stream7_IRQn
                               EQU              47          ; DMA1 Stream7 Inte
                                                            rrupt              
                                                                               
                                                                       



ARM Macro Assembler    Page 33 


  378 00000000 00000030 
                       FMC_IRQn
                               EQU              48          ; FMC global Interr
                                                            upt                
                                                                               
                                                                       
  379 00000000 00000031 
                       SDMMC1_IRQn
                               EQU              49          ; SDMMC1 global Int
                                                            errupt             
                                                                               
                                                                         
  380 00000000 00000032 
                       TIM5_IRQn
                               EQU              50          ; TIM5 global Inter
                                                            rupt               
                                                                               
                                                                       
  381 00000000 00000033 
                       SPI3_IRQn
                               EQU              51          ; SPI3 global Inter
                                                            rupt               
                                                                               
                                                                       
  382 00000000 00000034 
                       UART4_IRQn
                               EQU              52          ; UART4 global Inte
                                                            rrupt              
                                                                               
                                                                       
  383 00000000 00000035 
                       UART5_IRQn
                               EQU              53          ; UART5 global Inte
                                                            rrupt              
                                                                               
                                                                       
  384 00000000 00000036 
                       TIM6_DAC_IRQn
                               EQU              54          ; TIM6 global and D
                                                            AC1&2 underrun erro
                                                            r  interrupts      
                                                                       
  385 00000000 00000037 
                       TIM7_IRQn
                               EQU              55          ; TIM7 global inter
                                                            rupt               
                                                                               
                                                                       
  386 00000000 00000038 
                       DMA2_Stream0_IRQn
                               EQU              56          ; DMA2 Stream 0 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  387 00000000 00000039 
                       DMA2_Stream1_IRQn
                               EQU              57          ; DMA2 Stream 1 glo
                                                            bal Interrupt      
                                                                               



ARM Macro Assembler    Page 34 


                                                                       
  388 00000000 0000003A 
                       DMA2_Stream2_IRQn
                               EQU              58          ; DMA2 Stream 2 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  389 00000000 0000003B 
                       DMA2_Stream3_IRQn
                               EQU              59          ; DMA2 Stream 3 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  390 00000000 0000003C 
                       DMA2_Stream4_IRQn
                               EQU              60          ; DMA2 Stream 4 glo
                                                            bal Interrupt      
                                                                               
                                                                       
  391 00000000 0000003D 
                       ETH_IRQn
                               EQU              61          ; Ethernet global I
                                                            nterrupt           
                                                                               
                                                                       
  392 00000000 0000003E 
                       ETH_WKUP_IRQn
                               EQU              62          ; Ethernet Wakeup t
                                                            hrough EXTI line In
                                                            terrupt            
                                                                       
  393 00000000 0000003F 
                       CAN2_TX_IRQn
                               EQU              63          ; CAN2 TX Interrupt
                                                                               
                                                                               
                                                                       
  394 00000000 00000040 
                       CAN2_RX0_IRQn
                               EQU              64          ; CAN2 RX0 Interrup
                                                            t                  
                                                                               
                                                                       
  395 00000000 00000041 
                       CAN2_RX1_IRQn
                               EQU              65          ; CAN2 RX1 Interrup
                                                            t                  
                                                                               
                                                                       
  396 00000000 00000042 
                       CAN2_SCE_IRQn
                               EQU              66          ; CAN2 SCE Interrup
                                                            t                  
                                                                               
                                                                       
  397 00000000 00000043 
                       OTG_FS_IRQn
                               EQU              67          ; USB OTG FS global
                                                             Interrupt         



ARM Macro Assembler    Page 35 


                                                                               
                                                                       
  398 00000000 00000044 
                       DMA2_Stream5_IRQn
                               EQU              68          ; DMA2 Stream 5 glo
                                                            bal interrupt      
                                                                               
                                                                       
  399 00000000 00000045 
                       DMA2_Stream6_IRQn
                               EQU              69          ; DMA2 Stream 6 glo
                                                            bal interrupt      
                                                                               
                                                                       
  400 00000000 00000046 
                       DMA2_Stream7_IRQn
                               EQU              70          ; DMA2 Stream 7 glo
                                                            bal interrupt      
                                                                               
                                                                       
  401 00000000 00000047 
                       USART6_IRQn
                               EQU              71          ; USART6 global int
                                                            errupt             
                                                                               
                                                                       
  402 00000000 00000048 
                       I2C3_EV_IRQn
                               EQU              72          ; I2C3 event interr
                                                            upt                
                                                                               
                                                                       
  403 00000000 00000049 
                       I2C3_ER_IRQn
                               EQU              73          ; I2C3 error interr
                                                            upt                
                                                                               
                                                                       
  404 00000000 0000004A 
                       OTG_HS_EP1_OUT_IRQn
                               EQU              74          ; USB OTG HS End Po
                                                            int 1 Out global in
                                                            terrupt            
                                                                       
  405 00000000 0000004B 
                       OTG_HS_EP1_IN_IRQn
                               EQU              75          ; USB OTG HS End Po
                                                            int 1 In global int
                                                            errupt             
                                                                       
  406 00000000 0000004C 
                       OTG_HS_WKUP_IRQn
                               EQU              76          ; USB OTG HS Wakeup
                                                             through EXTI inter
                                                            rupt               
                                                                       
  407 00000000 0000004D 
                       OTG_HS_IRQn
                               EQU              77          ; USB OTG HS global



ARM Macro Assembler    Page 36 


                                                             interrupt         
                                                                               
                                                                       
  408 00000000 0000004E 
                       DCMI_IRQn
                               EQU              78          ; DCMI global inter
                                                            rupt               
                                                                               
                                                                       
  409 00000000 00000050 
                       RNG_IRQn
                               EQU              80          ; RNG global interr
                                                            upt                
                                                                               
                                                                       
  410 00000000 00000051 
                       FPU_IRQn
                               EQU              81          ; FPU global interr
                                                            upt                
                                                                               
                                                                       
  411 00000000 00000052 
                       UART7_IRQn
                               EQU              82          ; UART7 global inte
                                                            rrupt              
                                                                               
                                                                       
  412 00000000 00000053 
                       UART8_IRQn
                               EQU              83          ; UART8 global inte
                                                            rrupt              
                                                                               
                                                                       
  413 00000000 00000054 
                       SPI4_IRQn
                               EQU              84          ; SPI4 global Inter
                                                            rupt               
                                                                               
                                                                       
  414 00000000 00000055 
                       SPI5_IRQn
                               EQU              85          ; SPI5 global Inter
                                                            rupt               
                                                                               
                                                                       
  415 00000000 00000056 
                       SPI6_IRQn
                               EQU              86          ; SPI6 global Inter
                                                            rupt               
                                                                               
                                                                       
  416 00000000 00000057 
                       SAI1_IRQn
                               EQU              87          ; SAI1 global Inter
                                                            rupt               
                                                                               
                                                                       
  417 00000000 00000058 
                       LTDC_IRQn



ARM Macro Assembler    Page 37 


                               EQU              88          ; LTDC global Inter
                                                            rupt               
                                                                               
                                                                       
  418 00000000 00000059 
                       LTDC_ER_IRQn
                               EQU              89          ; LTDC Error global
                                                             Interrupt         
                                                                               
                                                                       
  419 00000000 0000005A 
                       DMA2D_IRQn
                               EQU              90          ; DMA2D global Inte
                                                            rrupt              
                                                                               
                                                                       
  420 00000000 0000005B 
                       SAI2_IRQn
                               EQU              91          ; SAI2 global Inter
                                                            rupt               
                                                                               
                                                                       
  421 00000000 0000005C 
                       QUADSPI_IRQn
                               EQU              92          ; Quad SPI global i
                                                            nterrupt           
                                                                               
                                                                       
  422 00000000 0000005D 
                       LPTIM1_IRQn
                               EQU              93          ; LP TIM1 interrupt
                                                                               
                                                                               
                                                                       
  423 00000000 0000005E 
                       CEC_IRQn
                               EQU              94          ; HDMI-CEC global I
                                                            nterrupt           
                                                                               
                                                                       
  424 00000000 0000005F 
                       I2C4_EV_IRQn
                               EQU              95          ; I2C4 Event Interr
                                                            upt                
                                                                               
                                                                       
  425 00000000 00000060 
                       I2C4_ER_IRQn
                               EQU              96          ; I2C4 Error Interr
                                                            upt                
                                                                               
                                                                       
  426 00000000 00000061 
                       SPDIF_RX_IRQn
                               EQU              97          ; SPDIF-RX global I
                                                            nterrupt           
                                                                               
                                                                       
  427 00000000         



ARM Macro Assembler    Page 38 


  428 00000000         
  429 00000000         ;*******************************************************
                       *********END OF FILE************************************
                       ***********************
  430 00000000         
  431 00000000                 END
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M7.fp.sp --fpu=F
Pv4-SP --apcs=interwork --depend=.\objects\stm32f746_map.d -o.\objects\stm32f74
6_map.o -IE:\Bryant\stm32-assembly\stm32f746\RTE -I"D:\Program Files (x86)\ARM\
PACK\Keil\STM32F7xx_DFP\2.3.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include" -I"D:\
Program Files (x86)\ARM\CMSIS\Include" --predefine="__UVISION_VERSION SETA 515"
 --predefine="STM32F746xx SETA 1" --list=.\listings\stm32f746_map.lst stm32f746
_map.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ADC1_BASE 40012000

Symbol: ADC1_BASE
   Definitions
      At line 71 in file stm32f746_map.s
   Uses
      None
Comment: ADC1_BASE unused
ADC2_BASE 40012100

Symbol: ADC2_BASE
   Definitions
      At line 72 in file stm32f746_map.s
   Uses
      None
Comment: ADC2_BASE unused
ADC3_BASE 40012200

Symbol: ADC3_BASE
   Definitions
      At line 73 in file stm32f746_map.s
   Uses
      None
Comment: ADC3_BASE unused
ADC_BASE 40012300

Symbol: ADC_BASE
   Definitions
      At line 74 in file stm32f746_map.s
   Uses
      None
Comment: ADC_BASE unused
ADC_IRQn 00000012

Symbol: ADC_IRQn
   Definitions
      At line 348 in file stm32f746_map.s
   Uses
      None
Comment: ADC_IRQn unused
AHB1PERIPH_BASE 40020000

Symbol: AHB1PERIPH_BASE
   Definitions
      At line 30 in file stm32f746_map.s
   Uses
      At line 100 in file stm32f746_map.s
      At line 113 in file stm32f746_map.s
      At line 126 in file stm32f746_map.s
      At line 139 in file stm32f746_map.s
      At line 152 in file stm32f746_map.s
      At line 165 in file stm32f746_map.s
      At line 178 in file stm32f746_map.s
      At line 191 in file stm32f746_map.s
      At line 205 in file stm32f746_map.s
      At line 218 in file stm32f746_map.s
      At line 231 in file stm32f746_map.s
      At line 243 in file stm32f746_map.s
      At line 247 in file stm32f746_map.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 277 in file stm32f746_map.s
      At line 288 in file stm32f746_map.s
      At line 297 in file stm32f746_map.s
      At line 306 in file stm32f746_map.s
      At line 311 in file stm32f746_map.s

AHB2PERIPH_BASE 50000000

Symbol: AHB2PERIPH_BASE
   Definitions
      At line 31 in file stm32f746_map.s
   Uses
      At line 313 in file stm32f746_map.s
      At line 314 in file stm32f746_map.s

APB1PERIPH_BASE 40000000

Symbol: APB1PERIPH_BASE
   Definitions
      At line 28 in file stm32f746_map.s
   Uses
      At line 34 in file stm32f746_map.s
      At line 35 in file stm32f746_map.s
      At line 36 in file stm32f746_map.s
      At line 37 in file stm32f746_map.s
      At line 38 in file stm32f746_map.s
      At line 39 in file stm32f746_map.s
      At line 40 in file stm32f746_map.s
      At line 41 in file stm32f746_map.s
      At line 42 in file stm32f746_map.s
      At line 43 in file stm32f746_map.s
      At line 44 in file stm32f746_map.s
      At line 45 in file stm32f746_map.s
      At line 46 in file stm32f746_map.s
      At line 47 in file stm32f746_map.s
      At line 48 in file stm32f746_map.s
      At line 49 in file stm32f746_map.s
      At line 50 in file stm32f746_map.s
      At line 51 in file stm32f746_map.s
      At line 52 in file stm32f746_map.s
      At line 53 in file stm32f746_map.s
      At line 54 in file stm32f746_map.s
      At line 55 in file stm32f746_map.s
      At line 56 in file stm32f746_map.s
      At line 57 in file stm32f746_map.s
      At line 58 in file stm32f746_map.s
      At line 59 in file stm32f746_map.s
      At line 60 in file stm32f746_map.s
      At line 61 in file stm32f746_map.s
      At line 62 in file stm32f746_map.s
      At line 63 in file stm32f746_map.s
      At line 64 in file stm32f746_map.s

APB2PERIPH_BASE 40010000

Symbol: APB2PERIPH_BASE
   Definitions
      At line 29 in file stm32f746_map.s
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 67 in file stm32f746_map.s
      At line 68 in file stm32f746_map.s
      At line 69 in file stm32f746_map.s
      At line 70 in file stm32f746_map.s
      At line 71 in file stm32f746_map.s
      At line 72 in file stm32f746_map.s
      At line 73 in file stm32f746_map.s
      At line 74 in file stm32f746_map.s
      At line 75 in file stm32f746_map.s
      At line 76 in file stm32f746_map.s
      At line 77 in file stm32f746_map.s
      At line 78 in file stm32f746_map.s
      At line 79 in file stm32f746_map.s
      At line 80 in file stm32f746_map.s
      At line 81 in file stm32f746_map.s
      At line 82 in file stm32f746_map.s
      At line 83 in file stm32f746_map.s
      At line 84 in file stm32f746_map.s
      At line 85 in file stm32f746_map.s
      At line 86 in file stm32f746_map.s
      At line 91 in file stm32f746_map.s

BKPSRAM_BASE 40024000

Symbol: BKPSRAM_BASE
   Definitions
      At line 18 in file stm32f746_map.s
   Uses
      None
Comment: BKPSRAM_BASE unused
CAN1_BASE 40006400

Symbol: CAN1_BASE
   Definitions
      At line 58 in file stm32f746_map.s
   Uses
      None
Comment: CAN1_BASE unused
CAN1_RX0_IRQn 00000014

Symbol: CAN1_RX0_IRQn
   Definitions
      At line 350 in file stm32f746_map.s
   Uses
      None
Comment: CAN1_RX0_IRQn unused
CAN1_RX1_IRQn 00000015

Symbol: CAN1_RX1_IRQn
   Definitions
      At line 351 in file stm32f746_map.s
   Uses
      None
Comment: CAN1_RX1_IRQn unused
CAN1_SCE_IRQn 00000016

Symbol: CAN1_SCE_IRQn
   Definitions
      At line 352 in file stm32f746_map.s



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: CAN1_SCE_IRQn unused
CAN1_TX_IRQn 00000013

Symbol: CAN1_TX_IRQn
   Definitions
      At line 349 in file stm32f746_map.s
   Uses
      None
Comment: CAN1_TX_IRQn unused
CAN2_BASE 40006800

Symbol: CAN2_BASE
   Definitions
      At line 59 in file stm32f746_map.s
   Uses
      None
Comment: CAN2_BASE unused
CAN2_RX0_IRQn 00000040

Symbol: CAN2_RX0_IRQn
   Definitions
      At line 394 in file stm32f746_map.s
   Uses
      None
Comment: CAN2_RX0_IRQn unused
CAN2_RX1_IRQn 00000041

Symbol: CAN2_RX1_IRQn
   Definitions
      At line 395 in file stm32f746_map.s
   Uses
      None
Comment: CAN2_RX1_IRQn unused
CAN2_SCE_IRQn 00000042

Symbol: CAN2_SCE_IRQn
   Definitions
      At line 396 in file stm32f746_map.s
   Uses
      None
Comment: CAN2_SCE_IRQn unused
CAN2_TX_IRQn 0000003F

Symbol: CAN2_TX_IRQn
   Definitions
      At line 393 in file stm32f746_map.s
   Uses
      None
Comment: CAN2_TX_IRQn unused
CEC_BASE 40006C00

Symbol: CEC_BASE
   Definitions
      At line 60 in file stm32f746_map.s
   Uses
      None
Comment: CEC_BASE unused



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

CEC_IRQn 0000005E

Symbol: CEC_IRQn
   Definitions
      At line 423 in file stm32f746_map.s
   Uses
      None
Comment: CEC_IRQn unused
CRC_BASE 40023000

Symbol: CRC_BASE
   Definitions
      At line 243 in file stm32f746_map.s
   Uses
      None
Comment: CRC_BASE unused
DAC_BASE 40007400

Symbol: DAC_BASE
   Definitions
      At line 62 in file stm32f746_map.s
   Uses
      None
Comment: DAC_BASE unused
DBGMCU_BASE E0042000

Symbol: DBGMCU_BASE
   Definitions
      At line 323 in file stm32f746_map.s
   Uses
      None
Comment: DBGMCU_BASE unused
DCMI_BASE 50050000

Symbol: DCMI_BASE
   Definitions
      At line 313 in file stm32f746_map.s
   Uses
      None
Comment: DCMI_BASE unused
DCMI_IRQn 0000004E

Symbol: DCMI_IRQn
   Definitions
      At line 408 in file stm32f746_map.s
   Uses
      None
Comment: DCMI_IRQn unused
DMA1_BASE 40026000

Symbol: DMA1_BASE
   Definitions
      At line 288 in file stm32f746_map.s
   Uses
      At line 289 in file stm32f746_map.s
      At line 290 in file stm32f746_map.s
      At line 291 in file stm32f746_map.s
      At line 292 in file stm32f746_map.s
      At line 293 in file stm32f746_map.s



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

      At line 294 in file stm32f746_map.s
      At line 295 in file stm32f746_map.s
      At line 296 in file stm32f746_map.s

DMA1_Stream0_BASE 40026010

Symbol: DMA1_Stream0_BASE
   Definitions
      At line 289 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream0_BASE unused
DMA1_Stream0_IRQn 0000000B

Symbol: DMA1_Stream0_IRQn
   Definitions
      At line 341 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream0_IRQn unused
DMA1_Stream1_BASE 40026028

Symbol: DMA1_Stream1_BASE
   Definitions
      At line 290 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream1_BASE unused
DMA1_Stream1_IRQn 0000000C

Symbol: DMA1_Stream1_IRQn
   Definitions
      At line 342 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream1_IRQn unused
DMA1_Stream2_BASE 40026040

Symbol: DMA1_Stream2_BASE
   Definitions
      At line 291 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream2_BASE unused
DMA1_Stream2_IRQn 0000000D

Symbol: DMA1_Stream2_IRQn
   Definitions
      At line 343 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream2_IRQn unused
DMA1_Stream3_BASE 40026058

Symbol: DMA1_Stream3_BASE
   Definitions
      At line 292 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Comment: DMA1_Stream3_BASE unused
DMA1_Stream3_IRQn 0000000E

Symbol: DMA1_Stream3_IRQn
   Definitions
      At line 344 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream3_IRQn unused
DMA1_Stream4_BASE 40026070

Symbol: DMA1_Stream4_BASE
   Definitions
      At line 293 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream4_BASE unused
DMA1_Stream4_IRQn 0000000F

Symbol: DMA1_Stream4_IRQn
   Definitions
      At line 345 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream4_IRQn unused
DMA1_Stream5_BASE 40026088

Symbol: DMA1_Stream5_BASE
   Definitions
      At line 294 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream5_BASE unused
DMA1_Stream5_IRQn 00000010

Symbol: DMA1_Stream5_IRQn
   Definitions
      At line 346 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream5_IRQn unused
DMA1_Stream6_BASE 400260A0

Symbol: DMA1_Stream6_BASE
   Definitions
      At line 295 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream6_BASE unused
DMA1_Stream6_IRQn 00000011

Symbol: DMA1_Stream6_IRQn
   Definitions
      At line 347 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream6_IRQn unused
DMA1_Stream7_BASE 400260B8




ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

Symbol: DMA1_Stream7_BASE
   Definitions
      At line 296 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream7_BASE unused
DMA1_Stream7_IRQn 0000002F

Symbol: DMA1_Stream7_IRQn
   Definitions
      At line 377 in file stm32f746_map.s
   Uses
      None
Comment: DMA1_Stream7_IRQn unused
DMA2D_BASE 4002B000

Symbol: DMA2D_BASE
   Definitions
      At line 311 in file stm32f746_map.s
   Uses
      None
Comment: DMA2D_BASE unused
DMA2D_IRQn 0000005A

Symbol: DMA2D_IRQn
   Definitions
      At line 419 in file stm32f746_map.s
   Uses
      None
Comment: DMA2D_IRQn unused
DMA2_BASE 40026400

Symbol: DMA2_BASE
   Definitions
      At line 297 in file stm32f746_map.s
   Uses
      At line 298 in file stm32f746_map.s
      At line 299 in file stm32f746_map.s
      At line 300 in file stm32f746_map.s
      At line 301 in file stm32f746_map.s
      At line 302 in file stm32f746_map.s
      At line 303 in file stm32f746_map.s
      At line 304 in file stm32f746_map.s
      At line 305 in file stm32f746_map.s

DMA2_Stream0_BASE 40026410

Symbol: DMA2_Stream0_BASE
   Definitions
      At line 298 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream0_BASE unused
DMA2_Stream0_IRQn 00000038

Symbol: DMA2_Stream0_IRQn
   Definitions
      At line 386 in file stm32f746_map.s
   Uses



ARM Macro Assembler    Page 9 Alphabetic symbol ordering
Absolute symbols

      None
Comment: DMA2_Stream0_IRQn unused
DMA2_Stream1_BASE 40026428

Symbol: DMA2_Stream1_BASE
   Definitions
      At line 299 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream1_BASE unused
DMA2_Stream1_IRQn 00000039

Symbol: DMA2_Stream1_IRQn
   Definitions
      At line 387 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream1_IRQn unused
DMA2_Stream2_BASE 40026440

Symbol: DMA2_Stream2_BASE
   Definitions
      At line 300 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream2_BASE unused
DMA2_Stream2_IRQn 0000003A

Symbol: DMA2_Stream2_IRQn
   Definitions
      At line 388 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream2_IRQn unused
DMA2_Stream3_BASE 40026458

Symbol: DMA2_Stream3_BASE
   Definitions
      At line 301 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream3_BASE unused
DMA2_Stream3_IRQn 0000003B

Symbol: DMA2_Stream3_IRQn
   Definitions
      At line 389 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream3_IRQn unused
DMA2_Stream4_BASE 40026470

Symbol: DMA2_Stream4_BASE
   Definitions
      At line 302 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream4_BASE unused
DMA2_Stream4_IRQn 0000003C



ARM Macro Assembler    Page 10 Alphabetic symbol ordering
Absolute symbols


Symbol: DMA2_Stream4_IRQn
   Definitions
      At line 390 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream4_IRQn unused
DMA2_Stream5_BASE 40026488

Symbol: DMA2_Stream5_BASE
   Definitions
      At line 303 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream5_BASE unused
DMA2_Stream5_IRQn 00000044

Symbol: DMA2_Stream5_IRQn
   Definitions
      At line 398 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream5_IRQn unused
DMA2_Stream6_BASE 400264A0

Symbol: DMA2_Stream6_BASE
   Definitions
      At line 304 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream6_BASE unused
DMA2_Stream6_IRQn 00000045

Symbol: DMA2_Stream6_IRQn
   Definitions
      At line 399 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream6_IRQn unused
DMA2_Stream7_BASE 400264B8

Symbol: DMA2_Stream7_BASE
   Definitions
      At line 305 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream7_BASE unused
DMA2_Stream7_IRQn 00000046

Symbol: DMA2_Stream7_IRQn
   Definitions
      At line 400 in file stm32f746_map.s
   Uses
      None
Comment: DMA2_Stream7_IRQn unused
ETH_BASE 40028000

Symbol: ETH_BASE
   Definitions



ARM Macro Assembler    Page 11 Alphabetic symbol ordering
Absolute symbols

      At line 306 in file stm32f746_map.s
   Uses
      At line 307 in file stm32f746_map.s
      At line 308 in file stm32f746_map.s
      At line 309 in file stm32f746_map.s
      At line 310 in file stm32f746_map.s

ETH_DMA_BASE 40029000

Symbol: ETH_DMA_BASE
   Definitions
      At line 310 in file stm32f746_map.s
   Uses
      None
Comment: ETH_DMA_BASE unused
ETH_IRQn 0000003D

Symbol: ETH_IRQn
   Definitions
      At line 391 in file stm32f746_map.s
   Uses
      None
Comment: ETH_IRQn unused
ETH_MAC_BASE 40028000

Symbol: ETH_MAC_BASE
   Definitions
      At line 307 in file stm32f746_map.s
   Uses
      None
Comment: ETH_MAC_BASE unused
ETH_MMC_BASE 40028100

Symbol: ETH_MMC_BASE
   Definitions
      At line 308 in file stm32f746_map.s
   Uses
      None
Comment: ETH_MMC_BASE unused
ETH_PTP_BASE 40028700

Symbol: ETH_PTP_BASE
   Definitions
      At line 309 in file stm32f746_map.s
   Uses
      None
Comment: ETH_PTP_BASE unused
ETH_WKUP_IRQn 0000003E

Symbol: ETH_WKUP_IRQn
   Definitions
      At line 392 in file stm32f746_map.s
   Uses
      None
Comment: ETH_WKUP_IRQn unused
EXTI0_IRQn 00000006

Symbol: EXTI0_IRQn
   Definitions



ARM Macro Assembler    Page 12 Alphabetic symbol ordering
Absolute symbols

      At line 336 in file stm32f746_map.s
   Uses
      None
Comment: EXTI0_IRQn unused
EXTI15_10_IRQn 00000028

Symbol: EXTI15_10_IRQn
   Definitions
      At line 370 in file stm32f746_map.s
   Uses
      None
Comment: EXTI15_10_IRQn unused
EXTI1_IRQn 00000007

Symbol: EXTI1_IRQn
   Definitions
      At line 337 in file stm32f746_map.s
   Uses
      None
Comment: EXTI1_IRQn unused
EXTI2_IRQn 00000008

Symbol: EXTI2_IRQn
   Definitions
      At line 338 in file stm32f746_map.s
   Uses
      None
Comment: EXTI2_IRQn unused
EXTI3_IRQn 00000009

Symbol: EXTI3_IRQn
   Definitions
      At line 339 in file stm32f746_map.s
   Uses
      None
Comment: EXTI3_IRQn unused
EXTI4_IRQn 0000000A

Symbol: EXTI4_IRQn
   Definitions
      At line 340 in file stm32f746_map.s
   Uses
      None
Comment: EXTI4_IRQn unused
EXTI9_5_IRQn 00000017

Symbol: EXTI9_5_IRQn
   Definitions
      At line 353 in file stm32f746_map.s
   Uses
      None
Comment: EXTI9_5_IRQn unused
EXTI_BASE 40013C00

Symbol: EXTI_BASE
   Definitions
      At line 79 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 13 Alphabetic symbol ordering
Absolute symbols

Comment: EXTI_BASE unused
FLASHAXI_BASE 08000000

Symbol: FLASHAXI_BASE
   Definitions
      At line 13 in file stm32f746_map.s
   Uses
      At line 25 in file stm32f746_map.s
Comment: FLASHAXI_BASE used once
FLASHITCM_BASE 00200000

Symbol: FLASHITCM_BASE
   Definitions
      At line 12 in file stm32f746_map.s
   Uses
      None
Comment: FLASHITCM_BASE unused
FLASH_ACR 40023C00

Symbol: FLASH_ACR
   Definitions
      At line 278 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_ACR unused
FLASH_BASE 08000000

Symbol: FLASH_BASE
   Definitions
      At line 25 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_BASE unused
FLASH_CR 40023C10

Symbol: FLASH_CR
   Definitions
      At line 282 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_CR unused
FLASH_END 080FFFFF

Symbol: FLASH_END
   Definitions
      At line 22 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_END unused
FLASH_IRQn 00000004

Symbol: FLASH_IRQn
   Definitions
      At line 334 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_IRQn unused
FLASH_KEYR 40023C04




ARM Macro Assembler    Page 14 Alphabetic symbol ordering
Absolute symbols

Symbol: FLASH_KEYR
   Definitions
      At line 279 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_KEYR unused
FLASH_OPTCR 40023C14

Symbol: FLASH_OPTCR
   Definitions
      At line 283 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_OPTCR unused
FLASH_OPTCR1 40023C18

Symbol: FLASH_OPTCR1
   Definitions
      At line 284 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_OPTCR1 unused
FLASH_OPTKEYR 40023C08

Symbol: FLASH_OPTKEYR
   Definitions
      At line 280 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_OPTKEYR unused
FLASH_R_BASE 40023C00

Symbol: FLASH_R_BASE
   Definitions
      At line 277 in file stm32f746_map.s
   Uses
      At line 278 in file stm32f746_map.s
      At line 279 in file stm32f746_map.s
      At line 280 in file stm32f746_map.s
      At line 281 in file stm32f746_map.s
      At line 282 in file stm32f746_map.s
      At line 283 in file stm32f746_map.s
      At line 284 in file stm32f746_map.s

FLASH_SR 40023C0C

Symbol: FLASH_SR
   Definitions
      At line 281 in file stm32f746_map.s
   Uses
      None
Comment: FLASH_SR unused
FMC_Bank1E_R_BASE A0000104

Symbol: FMC_Bank1E_R_BASE
   Definitions
      At line 318 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 15 Alphabetic symbol ordering
Absolute symbols

Comment: FMC_Bank1E_R_BASE unused
FMC_Bank1_R_BASE A0000000

Symbol: FMC_Bank1_R_BASE
   Definitions
      At line 317 in file stm32f746_map.s
   Uses
      None
Comment: FMC_Bank1_R_BASE unused
FMC_Bank3_R_BASE A0000080

Symbol: FMC_Bank3_R_BASE
   Definitions
      At line 319 in file stm32f746_map.s
   Uses
      None
Comment: FMC_Bank3_R_BASE unused
FMC_Bank5_6_R_BASE A0000140

Symbol: FMC_Bank5_6_R_BASE
   Definitions
      At line 320 in file stm32f746_map.s
   Uses
      None
Comment: FMC_Bank5_6_R_BASE unused
FMC_IRQn 00000030

Symbol: FMC_IRQn
   Definitions
      At line 378 in file stm32f746_map.s
   Uses
      None
Comment: FMC_IRQn unused
FMC_R_BASE A0000000

Symbol: FMC_R_BASE
   Definitions
      At line 20 in file stm32f746_map.s
   Uses
      At line 317 in file stm32f746_map.s
      At line 318 in file stm32f746_map.s
      At line 319 in file stm32f746_map.s
      At line 320 in file stm32f746_map.s

FPU_IRQn 00000051

Symbol: FPU_IRQn
   Definitions
      At line 410 in file stm32f746_map.s
   Uses
      None
Comment: FPU_IRQn unused
GPIOA_AFRH 40020024

Symbol: GPIOA_AFRH
   Definitions
      At line 110 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 16 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOA_AFRH unused
GPIOA_AFRL 40020020

Symbol: GPIOA_AFRL
   Definitions
      At line 109 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_AFRL unused
GPIOA_BASE 40020000

Symbol: GPIOA_BASE
   Definitions
      At line 100 in file stm32f746_map.s
   Uses
      At line 101 in file stm32f746_map.s
      At line 102 in file stm32f746_map.s
      At line 103 in file stm32f746_map.s
      At line 104 in file stm32f746_map.s
      At line 105 in file stm32f746_map.s
      At line 106 in file stm32f746_map.s
      At line 107 in file stm32f746_map.s
      At line 108 in file stm32f746_map.s
      At line 109 in file stm32f746_map.s
      At line 110 in file stm32f746_map.s

GPIOA_BSRR 40020018

Symbol: GPIOA_BSRR
   Definitions
      At line 107 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_BSRR unused
GPIOA_IDR 40020010

Symbol: GPIOA_IDR
   Definitions
      At line 105 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_IDR unused
GPIOA_LCKR 4002001C

Symbol: GPIOA_LCKR
   Definitions
      At line 108 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_LCKR unused
GPIOA_MODER 40020000

Symbol: GPIOA_MODER
   Definitions
      At line 101 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_MODER unused
GPIOA_ODR 40020014



ARM Macro Assembler    Page 17 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOA_ODR
   Definitions
      At line 106 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_ODR unused
GPIOA_OSPEEDR 40020008

Symbol: GPIOA_OSPEEDR
   Definitions
      At line 103 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_OSPEEDR unused
GPIOA_OTYPER 40020004

Symbol: GPIOA_OTYPER
   Definitions
      At line 102 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_OTYPER unused
GPIOA_PUPDR 4002000C

Symbol: GPIOA_PUPDR
   Definitions
      At line 104 in file stm32f746_map.s
   Uses
      None
Comment: GPIOA_PUPDR unused
GPIOB_AFRH 40020424

Symbol: GPIOB_AFRH
   Definitions
      At line 123 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_AFRH unused
GPIOB_AFRL 40020420

Symbol: GPIOB_AFRL
   Definitions
      At line 122 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_AFRL unused
GPIOB_BASE 40020400

Symbol: GPIOB_BASE
   Definitions
      At line 113 in file stm32f746_map.s
   Uses
      At line 114 in file stm32f746_map.s
      At line 115 in file stm32f746_map.s
      At line 116 in file stm32f746_map.s
      At line 117 in file stm32f746_map.s
      At line 118 in file stm32f746_map.s
      At line 119 in file stm32f746_map.s



ARM Macro Assembler    Page 18 Alphabetic symbol ordering
Absolute symbols

      At line 120 in file stm32f746_map.s
      At line 121 in file stm32f746_map.s
      At line 122 in file stm32f746_map.s
      At line 123 in file stm32f746_map.s

GPIOB_BSRR 40020418

Symbol: GPIOB_BSRR
   Definitions
      At line 120 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_BSRR unused
GPIOB_IDR 40020410

Symbol: GPIOB_IDR
   Definitions
      At line 118 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_IDR unused
GPIOB_LCKR 4002041C

Symbol: GPIOB_LCKR
   Definitions
      At line 121 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_LCKR unused
GPIOB_MODER 40020400

Symbol: GPIOB_MODER
   Definitions
      At line 114 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_MODER unused
GPIOB_ODR 40020414

Symbol: GPIOB_ODR
   Definitions
      At line 119 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_ODR unused
GPIOB_OSPEEDR 40020408

Symbol: GPIOB_OSPEEDR
   Definitions
      At line 116 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_OSPEEDR unused
GPIOB_OTYPER 40020404

Symbol: GPIOB_OTYPER
   Definitions
      At line 115 in file stm32f746_map.s
   Uses



ARM Macro Assembler    Page 19 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOB_OTYPER unused
GPIOB_PUPDR 4002040C

Symbol: GPIOB_PUPDR
   Definitions
      At line 117 in file stm32f746_map.s
   Uses
      None
Comment: GPIOB_PUPDR unused
GPIOC_AFRH 40020824

Symbol: GPIOC_AFRH
   Definitions
      At line 136 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_AFRH unused
GPIOC_AFRL 40020820

Symbol: GPIOC_AFRL
   Definitions
      At line 135 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_AFRL unused
GPIOC_BASE 40020800

Symbol: GPIOC_BASE
   Definitions
      At line 126 in file stm32f746_map.s
   Uses
      At line 127 in file stm32f746_map.s
      At line 128 in file stm32f746_map.s
      At line 129 in file stm32f746_map.s
      At line 130 in file stm32f746_map.s
      At line 131 in file stm32f746_map.s
      At line 132 in file stm32f746_map.s
      At line 133 in file stm32f746_map.s
      At line 134 in file stm32f746_map.s
      At line 135 in file stm32f746_map.s
      At line 136 in file stm32f746_map.s

GPIOC_BSRR 40020818

Symbol: GPIOC_BSRR
   Definitions
      At line 133 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_BSRR unused
GPIOC_IDR 40020810

Symbol: GPIOC_IDR
   Definitions
      At line 131 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_IDR unused



ARM Macro Assembler    Page 20 Alphabetic symbol ordering
Absolute symbols

GPIOC_LCKR 4002081C

Symbol: GPIOC_LCKR
   Definitions
      At line 134 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_LCKR unused
GPIOC_MODER 40020800

Symbol: GPIOC_MODER
   Definitions
      At line 127 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_MODER unused
GPIOC_ODR 40020814

Symbol: GPIOC_ODR
   Definitions
      At line 132 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_ODR unused
GPIOC_OSPEEDR 40020808

Symbol: GPIOC_OSPEEDR
   Definitions
      At line 129 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_OSPEEDR unused
GPIOC_OTYPER 40020804

Symbol: GPIOC_OTYPER
   Definitions
      At line 128 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_OTYPER unused
GPIOC_PUPDR 4002080C

Symbol: GPIOC_PUPDR
   Definitions
      At line 130 in file stm32f746_map.s
   Uses
      None
Comment: GPIOC_PUPDR unused
GPIOD_AFRH 40020C24

Symbol: GPIOD_AFRH
   Definitions
      At line 149 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_AFRH unused
GPIOD_AFRL 40020C20

Symbol: GPIOD_AFRL



ARM Macro Assembler    Page 21 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 148 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_AFRL unused
GPIOD_BASE 40020C00

Symbol: GPIOD_BASE
   Definitions
      At line 139 in file stm32f746_map.s
   Uses
      At line 140 in file stm32f746_map.s
      At line 141 in file stm32f746_map.s
      At line 142 in file stm32f746_map.s
      At line 143 in file stm32f746_map.s
      At line 144 in file stm32f746_map.s
      At line 145 in file stm32f746_map.s
      At line 146 in file stm32f746_map.s
      At line 147 in file stm32f746_map.s
      At line 148 in file stm32f746_map.s
      At line 149 in file stm32f746_map.s

GPIOD_BSRR 40020C18

Symbol: GPIOD_BSRR
   Definitions
      At line 146 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_BSRR unused
GPIOD_IDR 40020C10

Symbol: GPIOD_IDR
   Definitions
      At line 144 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_IDR unused
GPIOD_LCKR 40020C1C

Symbol: GPIOD_LCKR
   Definitions
      At line 147 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_LCKR unused
GPIOD_MODER 40020C00

Symbol: GPIOD_MODER
   Definitions
      At line 140 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_MODER unused
GPIOD_ODR 40020C14

Symbol: GPIOD_ODR
   Definitions
      At line 145 in file stm32f746_map.s



ARM Macro Assembler    Page 22 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOD_ODR unused
GPIOD_OSPEEDR 40020C08

Symbol: GPIOD_OSPEEDR
   Definitions
      At line 142 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_OSPEEDR unused
GPIOD_OTYPER 40020C04

Symbol: GPIOD_OTYPER
   Definitions
      At line 141 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_OTYPER unused
GPIOD_PUPDR 40020C0C

Symbol: GPIOD_PUPDR
   Definitions
      At line 143 in file stm32f746_map.s
   Uses
      None
Comment: GPIOD_PUPDR unused
GPIOE_AFRH 40021024

Symbol: GPIOE_AFRH
   Definitions
      At line 162 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_AFRH unused
GPIOE_AFRL 40021020

Symbol: GPIOE_AFRL
   Definitions
      At line 161 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_AFRL unused
GPIOE_BASE 40021000

Symbol: GPIOE_BASE
   Definitions
      At line 152 in file stm32f746_map.s
   Uses
      At line 153 in file stm32f746_map.s
      At line 154 in file stm32f746_map.s
      At line 155 in file stm32f746_map.s
      At line 156 in file stm32f746_map.s
      At line 157 in file stm32f746_map.s
      At line 158 in file stm32f746_map.s
      At line 159 in file stm32f746_map.s
      At line 160 in file stm32f746_map.s
      At line 161 in file stm32f746_map.s
      At line 162 in file stm32f746_map.s



ARM Macro Assembler    Page 23 Alphabetic symbol ordering
Absolute symbols


GPIOE_BSRR 40021018

Symbol: GPIOE_BSRR
   Definitions
      At line 159 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_BSRR unused
GPIOE_IDR 40021010

Symbol: GPIOE_IDR
   Definitions
      At line 157 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_IDR unused
GPIOE_LCKR 4002101C

Symbol: GPIOE_LCKR
   Definitions
      At line 160 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_LCKR unused
GPIOE_MODER 40021000

Symbol: GPIOE_MODER
   Definitions
      At line 153 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_MODER unused
GPIOE_ODR 40021014

Symbol: GPIOE_ODR
   Definitions
      At line 158 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_ODR unused
GPIOE_OSPEEDR 40021008

Symbol: GPIOE_OSPEEDR
   Definitions
      At line 155 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_OSPEEDR unused
GPIOE_OTYPER 40021004

Symbol: GPIOE_OTYPER
   Definitions
      At line 154 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_OTYPER unused
GPIOE_PUPDR 4002100C




ARM Macro Assembler    Page 24 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOE_PUPDR
   Definitions
      At line 156 in file stm32f746_map.s
   Uses
      None
Comment: GPIOE_PUPDR unused
GPIOF_AFRH 40021424

Symbol: GPIOF_AFRH
   Definitions
      At line 175 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_AFRH unused
GPIOF_AFRL 40021420

Symbol: GPIOF_AFRL
   Definitions
      At line 174 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_AFRL unused
GPIOF_BASE 40021400

Symbol: GPIOF_BASE
   Definitions
      At line 165 in file stm32f746_map.s
   Uses
      At line 166 in file stm32f746_map.s
      At line 167 in file stm32f746_map.s
      At line 168 in file stm32f746_map.s
      At line 169 in file stm32f746_map.s
      At line 170 in file stm32f746_map.s
      At line 171 in file stm32f746_map.s
      At line 172 in file stm32f746_map.s
      At line 173 in file stm32f746_map.s
      At line 174 in file stm32f746_map.s
      At line 175 in file stm32f746_map.s

GPIOF_BSRR 40021418

Symbol: GPIOF_BSRR
   Definitions
      At line 172 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_BSRR unused
GPIOF_IDR 40021410

Symbol: GPIOF_IDR
   Definitions
      At line 170 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_IDR unused
GPIOF_LCKR 4002141C

Symbol: GPIOF_LCKR
   Definitions



ARM Macro Assembler    Page 25 Alphabetic symbol ordering
Absolute symbols

      At line 173 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_LCKR unused
GPIOF_MODER 40021400

Symbol: GPIOF_MODER
   Definitions
      At line 166 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_MODER unused
GPIOF_ODR 40021414

Symbol: GPIOF_ODR
   Definitions
      At line 171 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_ODR unused
GPIOF_OSPEEDR 40021408

Symbol: GPIOF_OSPEEDR
   Definitions
      At line 168 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_OSPEEDR unused
GPIOF_OTYPER 40021404

Symbol: GPIOF_OTYPER
   Definitions
      At line 167 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_OTYPER unused
GPIOF_PUPDR 4002140C

Symbol: GPIOF_PUPDR
   Definitions
      At line 169 in file stm32f746_map.s
   Uses
      None
Comment: GPIOF_PUPDR unused
GPIOG_AFRH 40021824

Symbol: GPIOG_AFRH
   Definitions
      At line 188 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_AFRH unused
GPIOG_AFRL 40021820

Symbol: GPIOG_AFRL
   Definitions
      At line 187 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 26 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOG_AFRL unused
GPIOG_BASE 40021800

Symbol: GPIOG_BASE
   Definitions
      At line 178 in file stm32f746_map.s
   Uses
      At line 179 in file stm32f746_map.s
      At line 180 in file stm32f746_map.s
      At line 181 in file stm32f746_map.s
      At line 182 in file stm32f746_map.s
      At line 183 in file stm32f746_map.s
      At line 184 in file stm32f746_map.s
      At line 185 in file stm32f746_map.s
      At line 186 in file stm32f746_map.s
      At line 187 in file stm32f746_map.s
      At line 188 in file stm32f746_map.s

GPIOG_BSRR 40021818

Symbol: GPIOG_BSRR
   Definitions
      At line 185 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_BSRR unused
GPIOG_IDR 40021810

Symbol: GPIOG_IDR
   Definitions
      At line 183 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_IDR unused
GPIOG_LCKR 4002181C

Symbol: GPIOG_LCKR
   Definitions
      At line 186 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_LCKR unused
GPIOG_MODER 40021800

Symbol: GPIOG_MODER
   Definitions
      At line 179 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_MODER unused
GPIOG_ODR 40021814

Symbol: GPIOG_ODR
   Definitions
      At line 184 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_ODR unused
GPIOG_OSPEEDR 40021808



ARM Macro Assembler    Page 27 Alphabetic symbol ordering
Absolute symbols


Symbol: GPIOG_OSPEEDR
   Definitions
      At line 181 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_OSPEEDR unused
GPIOG_OTYPER 40021804

Symbol: GPIOG_OTYPER
   Definitions
      At line 180 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_OTYPER unused
GPIOG_PUPDR 4002180C

Symbol: GPIOG_PUPDR
   Definitions
      At line 182 in file stm32f746_map.s
   Uses
      None
Comment: GPIOG_PUPDR unused
GPIOH_AFRH 40021C24

Symbol: GPIOH_AFRH
   Definitions
      At line 201 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_AFRH unused
GPIOH_AFRL 40021C20

Symbol: GPIOH_AFRL
   Definitions
      At line 200 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_AFRL unused
GPIOH_BASE 40021C00

Symbol: GPIOH_BASE
   Definitions
      At line 191 in file stm32f746_map.s
   Uses
      At line 192 in file stm32f746_map.s
      At line 193 in file stm32f746_map.s
      At line 194 in file stm32f746_map.s
      At line 195 in file stm32f746_map.s
      At line 196 in file stm32f746_map.s
      At line 197 in file stm32f746_map.s
      At line 198 in file stm32f746_map.s
      At line 199 in file stm32f746_map.s
      At line 200 in file stm32f746_map.s
      At line 201 in file stm32f746_map.s

GPIOH_BSRR 40021C18

Symbol: GPIOH_BSRR



ARM Macro Assembler    Page 28 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 198 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_BSRR unused
GPIOH_IDR 40021C10

Symbol: GPIOH_IDR
   Definitions
      At line 196 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_IDR unused
GPIOH_LCKR 40021C1C

Symbol: GPIOH_LCKR
   Definitions
      At line 199 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_LCKR unused
GPIOH_MODER 40021C00

Symbol: GPIOH_MODER
   Definitions
      At line 192 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_MODER unused
GPIOH_ODR 40021C14

Symbol: GPIOH_ODR
   Definitions
      At line 197 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_ODR unused
GPIOH_OSPEEDR 40021C08

Symbol: GPIOH_OSPEEDR
   Definitions
      At line 194 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_OSPEEDR unused
GPIOH_OTYPER 40021C04

Symbol: GPIOH_OTYPER
   Definitions
      At line 193 in file stm32f746_map.s
   Uses
      None
Comment: GPIOH_OTYPER unused
GPIOH_PUPDR 40021C0C

Symbol: GPIOH_PUPDR
   Definitions
      At line 195 in file stm32f746_map.s
   Uses



ARM Macro Assembler    Page 29 Alphabetic symbol ordering
Absolute symbols

      None
Comment: GPIOH_PUPDR unused
GPIOI_AFRH 40022024

Symbol: GPIOI_AFRH
   Definitions
      At line 215 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_AFRH unused
GPIOI_AFRL 40022020

Symbol: GPIOI_AFRL
   Definitions
      At line 214 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_AFRL unused
GPIOI_BASE 40022000

Symbol: GPIOI_BASE
   Definitions
      At line 205 in file stm32f746_map.s
   Uses
      At line 206 in file stm32f746_map.s
      At line 207 in file stm32f746_map.s
      At line 208 in file stm32f746_map.s
      At line 209 in file stm32f746_map.s
      At line 210 in file stm32f746_map.s
      At line 211 in file stm32f746_map.s
      At line 212 in file stm32f746_map.s
      At line 213 in file stm32f746_map.s
      At line 214 in file stm32f746_map.s
      At line 215 in file stm32f746_map.s

GPIOI_BSRR 40022018

Symbol: GPIOI_BSRR
   Definitions
      At line 212 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_BSRR unused
GPIOI_IDR 40022010

Symbol: GPIOI_IDR
   Definitions
      At line 210 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_IDR unused
GPIOI_LCKR 4002201C

Symbol: GPIOI_LCKR
   Definitions
      At line 213 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_LCKR unused



ARM Macro Assembler    Page 30 Alphabetic symbol ordering
Absolute symbols

GPIOI_MODER 40022000

Symbol: GPIOI_MODER
   Definitions
      At line 206 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_MODER unused
GPIOI_ODR 40022014

Symbol: GPIOI_ODR
   Definitions
      At line 211 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_ODR unused
GPIOI_OSPEEDR 40022008

Symbol: GPIOI_OSPEEDR
   Definitions
      At line 208 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_OSPEEDR unused
GPIOI_OTYPER 40022004

Symbol: GPIOI_OTYPER
   Definitions
      At line 207 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_OTYPER unused
GPIOI_PUPDR 4002200C

Symbol: GPIOI_PUPDR
   Definitions
      At line 209 in file stm32f746_map.s
   Uses
      None
Comment: GPIOI_PUPDR unused
GPIOJ_AFRH 40022424

Symbol: GPIOJ_AFRH
   Definitions
      At line 228 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_AFRH unused
GPIOJ_AFRL 40022420

Symbol: GPIOJ_AFRL
   Definitions
      At line 227 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_AFRL unused
GPIOJ_BASE 40022400

Symbol: GPIOJ_BASE



ARM Macro Assembler    Page 31 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 218 in file stm32f746_map.s
   Uses
      At line 219 in file stm32f746_map.s
      At line 220 in file stm32f746_map.s
      At line 221 in file stm32f746_map.s
      At line 222 in file stm32f746_map.s
      At line 223 in file stm32f746_map.s
      At line 224 in file stm32f746_map.s
      At line 225 in file stm32f746_map.s
      At line 226 in file stm32f746_map.s
      At line 227 in file stm32f746_map.s
      At line 228 in file stm32f746_map.s

GPIOJ_BSRR 40022418

Symbol: GPIOJ_BSRR
   Definitions
      At line 225 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_BSRR unused
GPIOJ_IDR 40022410

Symbol: GPIOJ_IDR
   Definitions
      At line 223 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_IDR unused
GPIOJ_LCKR 4002241C

Symbol: GPIOJ_LCKR
   Definitions
      At line 226 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_LCKR unused
GPIOJ_MODER 40022400

Symbol: GPIOJ_MODER
   Definitions
      At line 219 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_MODER unused
GPIOJ_ODR 40022414

Symbol: GPIOJ_ODR
   Definitions
      At line 224 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_ODR unused
GPIOJ_OSPEEDR 40022408

Symbol: GPIOJ_OSPEEDR
   Definitions
      At line 221 in file stm32f746_map.s



ARM Macro Assembler    Page 32 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: GPIOJ_OSPEEDR unused
GPIOJ_OTYPER 40022404

Symbol: GPIOJ_OTYPER
   Definitions
      At line 220 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_OTYPER unused
GPIOJ_PUPDR 4002240C

Symbol: GPIOJ_PUPDR
   Definitions
      At line 222 in file stm32f746_map.s
   Uses
      None
Comment: GPIOJ_PUPDR unused
GPIOK_AFRH 40022824

Symbol: GPIOK_AFRH
   Definitions
      At line 241 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_AFRH unused
GPIOK_AFRL 40022820

Symbol: GPIOK_AFRL
   Definitions
      At line 240 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_AFRL unused
GPIOK_BASE 40022800

Symbol: GPIOK_BASE
   Definitions
      At line 231 in file stm32f746_map.s
   Uses
      At line 232 in file stm32f746_map.s
      At line 233 in file stm32f746_map.s
      At line 234 in file stm32f746_map.s
      At line 235 in file stm32f746_map.s
      At line 236 in file stm32f746_map.s
      At line 237 in file stm32f746_map.s
      At line 238 in file stm32f746_map.s
      At line 239 in file stm32f746_map.s
      At line 240 in file stm32f746_map.s
      At line 241 in file stm32f746_map.s

GPIOK_BSRR 40022818

Symbol: GPIOK_BSRR
   Definitions
      At line 238 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 33 Alphabetic symbol ordering
Absolute symbols

Comment: GPIOK_BSRR unused
GPIOK_IDR 40022810

Symbol: GPIOK_IDR
   Definitions
      At line 236 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_IDR unused
GPIOK_LCKR 4002281C

Symbol: GPIOK_LCKR
   Definitions
      At line 239 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_LCKR unused
GPIOK_MODER 40022800

Symbol: GPIOK_MODER
   Definitions
      At line 232 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_MODER unused
GPIOK_ODR 40022814

Symbol: GPIOK_ODR
   Definitions
      At line 237 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_ODR unused
GPIOK_OSPEEDR 40022808

Symbol: GPIOK_OSPEEDR
   Definitions
      At line 234 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_OSPEEDR unused
GPIOK_OTYPER 40022804

Symbol: GPIOK_OTYPER
   Definitions
      At line 233 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_OTYPER unused
GPIOK_PUPDR 4002280C

Symbol: GPIOK_PUPDR
   Definitions
      At line 235 in file stm32f746_map.s
   Uses
      None
Comment: GPIOK_PUPDR unused
I2C1_BASE 40005400




ARM Macro Assembler    Page 34 Alphabetic symbol ordering
Absolute symbols

Symbol: I2C1_BASE
   Definitions
      At line 54 in file stm32f746_map.s
   Uses
      None
Comment: I2C1_BASE unused
I2C1_ER_IRQn 00000020

Symbol: I2C1_ER_IRQn
   Definitions
      At line 362 in file stm32f746_map.s
   Uses
      None
Comment: I2C1_ER_IRQn unused
I2C1_EV_IRQn 0000001F

Symbol: I2C1_EV_IRQn
   Definitions
      At line 361 in file stm32f746_map.s
   Uses
      None
Comment: I2C1_EV_IRQn unused
I2C2_BASE 40005800

Symbol: I2C2_BASE
   Definitions
      At line 55 in file stm32f746_map.s
   Uses
      None
Comment: I2C2_BASE unused
I2C2_ER_IRQn 00000022

Symbol: I2C2_ER_IRQn
   Definitions
      At line 364 in file stm32f746_map.s
   Uses
      None
Comment: I2C2_ER_IRQn unused
I2C2_EV_IRQn 00000021

Symbol: I2C2_EV_IRQn
   Definitions
      At line 363 in file stm32f746_map.s
   Uses
      None
Comment: I2C2_EV_IRQn unused
I2C3_BASE 40005C00

Symbol: I2C3_BASE
   Definitions
      At line 56 in file stm32f746_map.s
   Uses
      None
Comment: I2C3_BASE unused
I2C3_ER_IRQn 00000049

Symbol: I2C3_ER_IRQn
   Definitions
      At line 403 in file stm32f746_map.s



ARM Macro Assembler    Page 35 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: I2C3_ER_IRQn unused
I2C3_EV_IRQn 00000048

Symbol: I2C3_EV_IRQn
   Definitions
      At line 402 in file stm32f746_map.s
   Uses
      None
Comment: I2C3_EV_IRQn unused
I2C4_BASE 40006000

Symbol: I2C4_BASE
   Definitions
      At line 57 in file stm32f746_map.s
   Uses
      None
Comment: I2C4_BASE unused
I2C4_ER_IRQn 00000060

Symbol: I2C4_ER_IRQn
   Definitions
      At line 425 in file stm32f746_map.s
   Uses
      None
Comment: I2C4_ER_IRQn unused
I2C4_EV_IRQn 0000005F

Symbol: I2C4_EV_IRQn
   Definitions
      At line 424 in file stm32f746_map.s
   Uses
      None
Comment: I2C4_EV_IRQn unused
IWDG_BASE 40003000

Symbol: IWDG_BASE
   Definitions
      At line 46 in file stm32f746_map.s
   Uses
      None
Comment: IWDG_BASE unused
LPTIM1_BASE 40002400

Symbol: LPTIM1_BASE
   Definitions
      At line 43 in file stm32f746_map.s
   Uses
      None
Comment: LPTIM1_BASE unused
LPTIM1_IRQn 0000005D

Symbol: LPTIM1_IRQn
   Definitions
      At line 422 in file stm32f746_map.s
   Uses
      None
Comment: LPTIM1_IRQn unused



ARM Macro Assembler    Page 36 Alphabetic symbol ordering
Absolute symbols

LTDC_BASE 40016800

Symbol: LTDC_BASE
   Definitions
      At line 91 in file stm32f746_map.s
   Uses
      At line 92 in file stm32f746_map.s
      At line 93 in file stm32f746_map.s

LTDC_ER_IRQn 00000059

Symbol: LTDC_ER_IRQn
   Definitions
      At line 418 in file stm32f746_map.s
   Uses
      None
Comment: LTDC_ER_IRQn unused
LTDC_IRQn 00000058

Symbol: LTDC_IRQn
   Definitions
      At line 417 in file stm32f746_map.s
   Uses
      None
Comment: LTDC_IRQn unused
LTDC_Layer1_BASE 40016884

Symbol: LTDC_Layer1_BASE
   Definitions
      At line 92 in file stm32f746_map.s
   Uses
      None
Comment: LTDC_Layer1_BASE unused
LTDC_Layer2_BASE 40016904

Symbol: LTDC_Layer2_BASE
   Definitions
      At line 93 in file stm32f746_map.s
   Uses
      None
Comment: LTDC_Layer2_BASE unused
OTG_FS_IRQn 00000043

Symbol: OTG_FS_IRQn
   Definitions
      At line 397 in file stm32f746_map.s
   Uses
      None
Comment: OTG_FS_IRQn unused
OTG_FS_WKUP_IRQn 0000002A

Symbol: OTG_FS_WKUP_IRQn
   Definitions
      At line 372 in file stm32f746_map.s
   Uses
      None
Comment: OTG_FS_WKUP_IRQn unused
OTG_HS_EP1_IN_IRQn 0000004B




ARM Macro Assembler    Page 37 Alphabetic symbol ordering
Absolute symbols

Symbol: OTG_HS_EP1_IN_IRQn
   Definitions
      At line 405 in file stm32f746_map.s
   Uses
      None
Comment: OTG_HS_EP1_IN_IRQn unused
OTG_HS_EP1_OUT_IRQn 0000004A

Symbol: OTG_HS_EP1_OUT_IRQn
   Definitions
      At line 404 in file stm32f746_map.s
   Uses
      None
Comment: OTG_HS_EP1_OUT_IRQn unused
OTG_HS_IRQn 0000004D

Symbol: OTG_HS_IRQn
   Definitions
      At line 407 in file stm32f746_map.s
   Uses
      None
Comment: OTG_HS_IRQn unused
OTG_HS_WKUP_IRQn 0000004C

Symbol: OTG_HS_WKUP_IRQn
   Definitions
      At line 406 in file stm32f746_map.s
   Uses
      None
Comment: OTG_HS_WKUP_IRQn unused
PERIPH_BASE 40000000

Symbol: PERIPH_BASE
   Definitions
      At line 17 in file stm32f746_map.s
   Uses
      At line 28 in file stm32f746_map.s
      At line 29 in file stm32f746_map.s
      At line 30 in file stm32f746_map.s
      At line 31 in file stm32f746_map.s

PVD_IRQn 00000001

Symbol: PVD_IRQn
   Definitions
      At line 331 in file stm32f746_map.s
   Uses
      None
Comment: PVD_IRQn unused
PWR_BASE 40007000

Symbol: PWR_BASE
   Definitions
      At line 61 in file stm32f746_map.s
   Uses
      None
Comment: PWR_BASE unused
QSPI_BASE 90000000




ARM Macro Assembler    Page 38 Alphabetic symbol ordering
Absolute symbols

Symbol: QSPI_BASE
   Definitions
      At line 19 in file stm32f746_map.s
   Uses
      None
Comment: QSPI_BASE unused
QSPI_R_BASE A0001000

Symbol: QSPI_R_BASE
   Definitions
      At line 21 in file stm32f746_map.s
   Uses
      None
Comment: QSPI_R_BASE unused
QUADSPI_IRQn 0000005C

Symbol: QUADSPI_IRQn
   Definitions
      At line 421 in file stm32f746_map.s
   Uses
      None
Comment: QUADSPI_IRQn unused
RAMDTCM_BASE 20000000

Symbol: RAMDTCM_BASE
   Definitions
      At line 14 in file stm32f746_map.s
   Uses
      None
Comment: RAMDTCM_BASE unused
RAMITCM_BASE 00000000

Symbol: RAMITCM_BASE
   Definitions
      At line 11 in file stm32f746_map.s
   Uses
      None
Comment: RAMITCM_BASE unused
RCC_AHB1ENR 40023830

Symbol: RCC_AHB1ENR
   Definitions
      At line 257 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB1ENR unused
RCC_AHB1LPENR 40023850

Symbol: RCC_AHB1LPENR
   Definitions
      At line 262 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB1LPENR unused
RCC_AHB1RSTR 40023810

Symbol: RCC_AHB1RSTR
   Definitions
      At line 252 in file stm32f746_map.s



ARM Macro Assembler    Page 39 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: RCC_AHB1RSTR unused
RCC_AHB2ENR 40023834

Symbol: RCC_AHB2ENR
   Definitions
      At line 258 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB2ENR unused
RCC_AHB2LPENR 40023854

Symbol: RCC_AHB2LPENR
   Definitions
      At line 263 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB2LPENR unused
RCC_AHB2RSTR 40023814

Symbol: RCC_AHB2RSTR
   Definitions
      At line 253 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB2RSTR unused
RCC_AHB3ENR 40023838

Symbol: RCC_AHB3ENR
   Definitions
      At line 259 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB3ENR unused
RCC_AHB3LPENR 40023858

Symbol: RCC_AHB3LPENR
   Definitions
      At line 264 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB3LPENR unused
RCC_AHB3RSTR 40023818

Symbol: RCC_AHB3RSTR
   Definitions
      At line 254 in file stm32f746_map.s
   Uses
      None
Comment: RCC_AHB3RSTR unused
RCC_APB1ENR 40023840

Symbol: RCC_APB1ENR
   Definitions
      At line 260 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB1ENR unused



ARM Macro Assembler    Page 40 Alphabetic symbol ordering
Absolute symbols

RCC_APB1LPENR 40023860

Symbol: RCC_APB1LPENR
   Definitions
      At line 265 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB1LPENR unused
RCC_APB1RSTR 40023820

Symbol: RCC_APB1RSTR
   Definitions
      At line 255 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB1RSTR unused
RCC_APB2ENR 40023844

Symbol: RCC_APB2ENR
   Definitions
      At line 261 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB2ENR unused
RCC_APB2LPENR 40023864

Symbol: RCC_APB2LPENR
   Definitions
      At line 266 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB2LPENR unused
RCC_APB2RSTR 40023824

Symbol: RCC_APB2RSTR
   Definitions
      At line 256 in file stm32f746_map.s
   Uses
      None
Comment: RCC_APB2RSTR unused
RCC_BASE 40023800

Symbol: RCC_BASE
   Definitions
      At line 247 in file stm32f746_map.s
   Uses
      At line 248 in file stm32f746_map.s
      At line 249 in file stm32f746_map.s
      At line 250 in file stm32f746_map.s
      At line 251 in file stm32f746_map.s
      At line 252 in file stm32f746_map.s
      At line 253 in file stm32f746_map.s
      At line 254 in file stm32f746_map.s
      At line 255 in file stm32f746_map.s
      At line 256 in file stm32f746_map.s
      At line 257 in file stm32f746_map.s
      At line 258 in file stm32f746_map.s
      At line 259 in file stm32f746_map.s
      At line 260 in file stm32f746_map.s



ARM Macro Assembler    Page 41 Alphabetic symbol ordering
Absolute symbols

      At line 261 in file stm32f746_map.s
      At line 262 in file stm32f746_map.s
      At line 263 in file stm32f746_map.s
      At line 264 in file stm32f746_map.s
      At line 265 in file stm32f746_map.s
      At line 266 in file stm32f746_map.s
      At line 267 in file stm32f746_map.s
      At line 268 in file stm32f746_map.s
      At line 269 in file stm32f746_map.s
      At line 270 in file stm32f746_map.s
      At line 271 in file stm32f746_map.s
      At line 272 in file stm32f746_map.s
      At line 273 in file stm32f746_map.s

RCC_BDCR 40023870

Symbol: RCC_BDCR
   Definitions
      At line 267 in file stm32f746_map.s
   Uses
      None
Comment: RCC_BDCR unused
RCC_CFGR 40023808

Symbol: RCC_CFGR
   Definitions
      At line 250 in file stm32f746_map.s
   Uses
      None
Comment: RCC_CFGR unused
RCC_CIR 4002380C

Symbol: RCC_CIR
   Definitions
      At line 251 in file stm32f746_map.s
   Uses
      None
Comment: RCC_CIR unused
RCC_CR 40023800

Symbol: RCC_CR
   Definitions
      At line 248 in file stm32f746_map.s
   Uses
      None
Comment: RCC_CR unused
RCC_CSR 40023874

Symbol: RCC_CSR
   Definitions
      At line 268 in file stm32f746_map.s
   Uses
      None
Comment: RCC_CSR unused
RCC_DCKCFGR1 4002388C

Symbol: RCC_DCKCFGR1
   Definitions
      At line 272 in file stm32f746_map.s



ARM Macro Assembler    Page 42 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: RCC_DCKCFGR1 unused
RCC_DCKCFGR2 40023890

Symbol: RCC_DCKCFGR2
   Definitions
      At line 273 in file stm32f746_map.s
   Uses
      None
Comment: RCC_DCKCFGR2 unused
RCC_IRQn 00000005

Symbol: RCC_IRQn
   Definitions
      At line 335 in file stm32f746_map.s
   Uses
      None
Comment: RCC_IRQn unused
RCC_PLLCFGR 40023804

Symbol: RCC_PLLCFGR
   Definitions
      At line 249 in file stm32f746_map.s
   Uses
      None
Comment: RCC_PLLCFGR unused
RCC_PLLI2SCFGR 40023884

Symbol: RCC_PLLI2SCFGR
   Definitions
      At line 270 in file stm32f746_map.s
   Uses
      None
Comment: RCC_PLLI2SCFGR unused
RCC_PLLSAICFGR 40023888

Symbol: RCC_PLLSAICFGR
   Definitions
      At line 271 in file stm32f746_map.s
   Uses
      None
Comment: RCC_PLLSAICFGR unused
RCC_SSCGR 40023880

Symbol: RCC_SSCGR
   Definitions
      At line 269 in file stm32f746_map.s
   Uses
      None
Comment: RCC_SSCGR unused
RNG_BASE 50060800

Symbol: RNG_BASE
   Definitions
      At line 314 in file stm32f746_map.s
   Uses
      None
Comment: RNG_BASE unused



ARM Macro Assembler    Page 43 Alphabetic symbol ordering
Absolute symbols

RNG_IRQn 00000050

Symbol: RNG_IRQn
   Definitions
      At line 409 in file stm32f746_map.s
   Uses
      None
Comment: RNG_IRQn unused
RTC_Alarm_IRQn 00000029

Symbol: RTC_Alarm_IRQn
   Definitions
      At line 371 in file stm32f746_map.s
   Uses
      None
Comment: RTC_Alarm_IRQn unused
RTC_BASE 40002800

Symbol: RTC_BASE
   Definitions
      At line 44 in file stm32f746_map.s
   Uses
      None
Comment: RTC_BASE unused
RTC_WKUP_IRQn 00000003

Symbol: RTC_WKUP_IRQn
   Definitions
      At line 333 in file stm32f746_map.s
   Uses
      None
Comment: RTC_WKUP_IRQn unused
SAI1_BASE 40015800

Symbol: SAI1_BASE
   Definitions
      At line 85 in file stm32f746_map.s
   Uses
      At line 87 in file stm32f746_map.s
      At line 88 in file stm32f746_map.s

SAI1_Block_A_BASE 40015804

Symbol: SAI1_Block_A_BASE
   Definitions
      At line 87 in file stm32f746_map.s
   Uses
      None
Comment: SAI1_Block_A_BASE unused
SAI1_Block_B_BASE 40015824

Symbol: SAI1_Block_B_BASE
   Definitions
      At line 88 in file stm32f746_map.s
   Uses
      None
Comment: SAI1_Block_B_BASE unused
SAI1_IRQn 00000057




ARM Macro Assembler    Page 44 Alphabetic symbol ordering
Absolute symbols

Symbol: SAI1_IRQn
   Definitions
      At line 416 in file stm32f746_map.s
   Uses
      None
Comment: SAI1_IRQn unused
SAI2_BASE 40015C00

Symbol: SAI2_BASE
   Definitions
      At line 86 in file stm32f746_map.s
   Uses
      At line 89 in file stm32f746_map.s
      At line 90 in file stm32f746_map.s

SAI2_Block_A_BASE 40015C04

Symbol: SAI2_Block_A_BASE
   Definitions
      At line 89 in file stm32f746_map.s
   Uses
      None
Comment: SAI2_Block_A_BASE unused
SAI2_Block_B_BASE 40015C24

Symbol: SAI2_Block_B_BASE
   Definitions
      At line 90 in file stm32f746_map.s
   Uses
      None
Comment: SAI2_Block_B_BASE unused
SAI2_IRQn 0000005B

Symbol: SAI2_IRQn
   Definitions
      At line 420 in file stm32f746_map.s
   Uses
      None
Comment: SAI2_IRQn unused
SDMMC1_BASE 40012C00

Symbol: SDMMC1_BASE
   Definitions
      At line 75 in file stm32f746_map.s
   Uses
      None
Comment: SDMMC1_BASE unused
SDMMC1_IRQn 00000031

Symbol: SDMMC1_IRQn
   Definitions
      At line 379 in file stm32f746_map.s
   Uses
      None
Comment: SDMMC1_IRQn unused
SPDIFRX_BASE 40004000

Symbol: SPDIFRX_BASE
   Definitions



ARM Macro Assembler    Page 45 Alphabetic symbol ordering
Absolute symbols

      At line 49 in file stm32f746_map.s
   Uses
      None
Comment: SPDIFRX_BASE unused
SPDIF_RX_IRQn 00000061

Symbol: SPDIF_RX_IRQn
   Definitions
      At line 426 in file stm32f746_map.s
   Uses
      None
Comment: SPDIF_RX_IRQn unused
SPI1_BASE 40013000

Symbol: SPI1_BASE
   Definitions
      At line 76 in file stm32f746_map.s
   Uses
      None
Comment: SPI1_BASE unused
SPI1_IRQn 00000023

Symbol: SPI1_IRQn
   Definitions
      At line 365 in file stm32f746_map.s
   Uses
      None
Comment: SPI1_IRQn unused
SPI2_BASE 40003800

Symbol: SPI2_BASE
   Definitions
      At line 47 in file stm32f746_map.s
   Uses
      None
Comment: SPI2_BASE unused
SPI2_IRQn 00000024

Symbol: SPI2_IRQn
   Definitions
      At line 366 in file stm32f746_map.s
   Uses
      None
Comment: SPI2_IRQn unused
SPI3_BASE 40003C00

Symbol: SPI3_BASE
   Definitions
      At line 48 in file stm32f746_map.s
   Uses
      None
Comment: SPI3_BASE unused
SPI3_IRQn 00000033

Symbol: SPI3_IRQn
   Definitions
      At line 381 in file stm32f746_map.s
   Uses
      None



ARM Macro Assembler    Page 46 Alphabetic symbol ordering
Absolute symbols

Comment: SPI3_IRQn unused
SPI4_BASE 40013400

Symbol: SPI4_BASE
   Definitions
      At line 77 in file stm32f746_map.s
   Uses
      None
Comment: SPI4_BASE unused
SPI4_IRQn 00000054

Symbol: SPI4_IRQn
   Definitions
      At line 413 in file stm32f746_map.s
   Uses
      None
Comment: SPI4_IRQn unused
SPI5_BASE 40015000

Symbol: SPI5_BASE
   Definitions
      At line 83 in file stm32f746_map.s
   Uses
      None
Comment: SPI5_BASE unused
SPI5_IRQn 00000055

Symbol: SPI5_IRQn
   Definitions
      At line 414 in file stm32f746_map.s
   Uses
      None
Comment: SPI5_IRQn unused
SPI6_BASE 40015400

Symbol: SPI6_BASE
   Definitions
      At line 84 in file stm32f746_map.s
   Uses
      None
Comment: SPI6_BASE unused
SPI6_IRQn 00000056

Symbol: SPI6_IRQn
   Definitions
      At line 415 in file stm32f746_map.s
   Uses
      None
Comment: SPI6_IRQn unused
SRAM1_BASE 20010000

Symbol: SRAM1_BASE
   Definitions
      At line 15 in file stm32f746_map.s
   Uses
      None
Comment: SRAM1_BASE unused
SRAM2_BASE 2004C000




ARM Macro Assembler    Page 47 Alphabetic symbol ordering
Absolute symbols

Symbol: SRAM2_BASE
   Definitions
      At line 16 in file stm32f746_map.s
   Uses
      None
Comment: SRAM2_BASE unused
SYSCFG_BASE 40013800

Symbol: SYSCFG_BASE
   Definitions
      At line 78 in file stm32f746_map.s
   Uses
      None
Comment: SYSCFG_BASE unused
TAMP_STAMP_IRQn 00000002

Symbol: TAMP_STAMP_IRQn
   Definitions
      At line 332 in file stm32f746_map.s
   Uses
      None
Comment: TAMP_STAMP_IRQn unused
TIM10_BASE 40014400

Symbol: TIM10_BASE
   Definitions
      At line 81 in file stm32f746_map.s
   Uses
      None
Comment: TIM10_BASE unused
TIM11_BASE 40014800

Symbol: TIM11_BASE
   Definitions
      At line 82 in file stm32f746_map.s
   Uses
      None
Comment: TIM11_BASE unused
TIM12_BASE 40001800

Symbol: TIM12_BASE
   Definitions
      At line 40 in file stm32f746_map.s
   Uses
      None
Comment: TIM12_BASE unused
TIM13_BASE 40001C00

Symbol: TIM13_BASE
   Definitions
      At line 41 in file stm32f746_map.s
   Uses
      None
Comment: TIM13_BASE unused
TIM14_BASE 40002000

Symbol: TIM14_BASE
   Definitions
      At line 42 in file stm32f746_map.s



ARM Macro Assembler    Page 48 Alphabetic symbol ordering
Absolute symbols

   Uses
      None
Comment: TIM14_BASE unused
TIM1_BASE 40010000

Symbol: TIM1_BASE
   Definitions
      At line 67 in file stm32f746_map.s
   Uses
      None
Comment: TIM1_BASE unused
TIM1_BRK_TIM9_IRQn 00000018

Symbol: TIM1_BRK_TIM9_IRQn
   Definitions
      At line 354 in file stm32f746_map.s
   Uses
      None
Comment: TIM1_BRK_TIM9_IRQn unused
TIM1_CC_IRQn 0000001B

Symbol: TIM1_CC_IRQn
   Definitions
      At line 357 in file stm32f746_map.s
   Uses
      None
Comment: TIM1_CC_IRQn unused
TIM1_TRG_COM_TIM11_IRQn 0000001A

Symbol: TIM1_TRG_COM_TIM11_IRQn
   Definitions
      At line 356 in file stm32f746_map.s
   Uses
      None
Comment: TIM1_TRG_COM_TIM11_IRQn unused
TIM1_UP_TIM10_IRQn 00000019

Symbol: TIM1_UP_TIM10_IRQn
   Definitions
      At line 355 in file stm32f746_map.s
   Uses
      None
Comment: TIM1_UP_TIM10_IRQn unused
TIM2_BASE 40000000

Symbol: TIM2_BASE
   Definitions
      At line 34 in file stm32f746_map.s
   Uses
      None
Comment: TIM2_BASE unused
TIM2_IRQn 0000001C

Symbol: TIM2_IRQn
   Definitions
      At line 358 in file stm32f746_map.s
   Uses
      None
Comment: TIM2_IRQn unused



ARM Macro Assembler    Page 49 Alphabetic symbol ordering
Absolute symbols

TIM3_BASE 40000400

Symbol: TIM3_BASE
   Definitions
      At line 35 in file stm32f746_map.s
   Uses
      None
Comment: TIM3_BASE unused
TIM3_IRQn 0000001D

Symbol: TIM3_IRQn
   Definitions
      At line 359 in file stm32f746_map.s
   Uses
      None
Comment: TIM3_IRQn unused
TIM4_BASE 40000800

Symbol: TIM4_BASE
   Definitions
      At line 36 in file stm32f746_map.s
   Uses
      None
Comment: TIM4_BASE unused
TIM4_IRQn 0000001E

Symbol: TIM4_IRQn
   Definitions
      At line 360 in file stm32f746_map.s
   Uses
      None
Comment: TIM4_IRQn unused
TIM5_BASE 40000C00

Symbol: TIM5_BASE
   Definitions
      At line 37 in file stm32f746_map.s
   Uses
      None
Comment: TIM5_BASE unused
TIM5_IRQn 00000032

Symbol: TIM5_IRQn
   Definitions
      At line 380 in file stm32f746_map.s
   Uses
      None
Comment: TIM5_IRQn unused
TIM6_BASE 40001000

Symbol: TIM6_BASE
   Definitions
      At line 38 in file stm32f746_map.s
   Uses
      None
Comment: TIM6_BASE unused
TIM6_DAC_IRQn 00000036

Symbol: TIM6_DAC_IRQn



ARM Macro Assembler    Page 50 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 384 in file stm32f746_map.s
   Uses
      None
Comment: TIM6_DAC_IRQn unused
TIM7_BASE 40001400

Symbol: TIM7_BASE
   Definitions
      At line 39 in file stm32f746_map.s
   Uses
      None
Comment: TIM7_BASE unused
TIM7_IRQn 00000037

Symbol: TIM7_IRQn
   Definitions
      At line 385 in file stm32f746_map.s
   Uses
      None
Comment: TIM7_IRQn unused
TIM8_BASE 40010400

Symbol: TIM8_BASE
   Definitions
      At line 68 in file stm32f746_map.s
   Uses
      None
Comment: TIM8_BASE unused
TIM8_BRK_TIM12_IRQn 0000002B

Symbol: TIM8_BRK_TIM12_IRQn
   Definitions
      At line 373 in file stm32f746_map.s
   Uses
      None
Comment: TIM8_BRK_TIM12_IRQn unused
TIM8_CC_IRQn 0000002E

Symbol: TIM8_CC_IRQn
   Definitions
      At line 376 in file stm32f746_map.s
   Uses
      None
Comment: TIM8_CC_IRQn unused
TIM8_TRG_COM_TIM14_IRQn 0000002D

Symbol: TIM8_TRG_COM_TIM14_IRQn
   Definitions
      At line 375 in file stm32f746_map.s
   Uses
      None
Comment: TIM8_TRG_COM_TIM14_IRQn unused
TIM8_UP_TIM13_IRQn 0000002C

Symbol: TIM8_UP_TIM13_IRQn
   Definitions
      At line 374 in file stm32f746_map.s
   Uses



ARM Macro Assembler    Page 51 Alphabetic symbol ordering
Absolute symbols

      None
Comment: TIM8_UP_TIM13_IRQn unused
TIM9_BASE 40014000

Symbol: TIM9_BASE
   Definitions
      At line 80 in file stm32f746_map.s
   Uses
      None
Comment: TIM9_BASE unused
UART4_BASE 40004C00

Symbol: UART4_BASE
   Definitions
      At line 52 in file stm32f746_map.s
   Uses
      None
Comment: UART4_BASE unused
UART4_IRQn 00000034

Symbol: UART4_IRQn
   Definitions
      At line 382 in file stm32f746_map.s
   Uses
      None
Comment: UART4_IRQn unused
UART5_BASE 40005000

Symbol: UART5_BASE
   Definitions
      At line 53 in file stm32f746_map.s
   Uses
      None
Comment: UART5_BASE unused
UART5_IRQn 00000035

Symbol: UART5_IRQn
   Definitions
      At line 383 in file stm32f746_map.s
   Uses
      None
Comment: UART5_IRQn unused
UART7_BASE 40007800

Symbol: UART7_BASE
   Definitions
      At line 63 in file stm32f746_map.s
   Uses
      None
Comment: UART7_BASE unused
UART7_IRQn 00000052

Symbol: UART7_IRQn
   Definitions
      At line 411 in file stm32f746_map.s
   Uses
      None
Comment: UART7_IRQn unused
UART8_BASE 40007C00



ARM Macro Assembler    Page 52 Alphabetic symbol ordering
Absolute symbols


Symbol: UART8_BASE
   Definitions
      At line 64 in file stm32f746_map.s
   Uses
      None
Comment: UART8_BASE unused
UART8_IRQn 00000053

Symbol: UART8_IRQn
   Definitions
      At line 412 in file stm32f746_map.s
   Uses
      None
Comment: UART8_IRQn unused
USART1_BASE 40011000

Symbol: USART1_BASE
   Definitions
      At line 69 in file stm32f746_map.s
   Uses
      None
Comment: USART1_BASE unused
USART1_IRQn 00000025

Symbol: USART1_IRQn
   Definitions
      At line 367 in file stm32f746_map.s
   Uses
      None
Comment: USART1_IRQn unused
USART2_BASE 40004400

Symbol: USART2_BASE
   Definitions
      At line 50 in file stm32f746_map.s
   Uses
      None
Comment: USART2_BASE unused
USART2_IRQn 00000026

Symbol: USART2_IRQn
   Definitions
      At line 368 in file stm32f746_map.s
   Uses
      None
Comment: USART2_IRQn unused
USART3_BASE 40004800

Symbol: USART3_BASE
   Definitions
      At line 51 in file stm32f746_map.s
   Uses
      None
Comment: USART3_BASE unused
USART3_IRQn 00000027

Symbol: USART3_IRQn
   Definitions



ARM Macro Assembler    Page 53 Alphabetic symbol ordering
Absolute symbols

      At line 369 in file stm32f746_map.s
   Uses
      None
Comment: USART3_IRQn unused
USART6_BASE 40011400

Symbol: USART6_BASE
   Definitions
      At line 70 in file stm32f746_map.s
   Uses
      None
Comment: USART6_BASE unused
USART6_IRQn 00000047

Symbol: USART6_IRQn
   Definitions
      At line 401 in file stm32f746_map.s
   Uses
      None
Comment: USART6_IRQn unused
USB_OTG_FS_PERIPH_BASE 50000000

Symbol: USB_OTG_FS_PERIPH_BASE
   Definitions
      At line 327 in file stm32f746_map.s
   Uses
      None
Comment: USB_OTG_FS_PERIPH_BASE unused
USB_OTG_HS_PERIPH_BASE 40040000

Symbol: USB_OTG_HS_PERIPH_BASE
   Definitions
      At line 326 in file stm32f746_map.s
   Uses
      None
Comment: USB_OTG_HS_PERIPH_BASE unused
WWDG_BASE 40002C00

Symbol: WWDG_BASE
   Definitions
      At line 45 in file stm32f746_map.s
   Uses
      None
Comment: WWDG_BASE unused
WWDG_IRQn 00000000

Symbol: WWDG_IRQn
   Definitions
      At line 330 in file stm32f746_map.s
   Uses
      None
Comment: WWDG_IRQn unused
362 symbols
694 symbols in table
