	component jtag_subsys is
		port (
			fpga_m_master_address       : out std_logic_vector(31 downto 0);                    -- address
			fpga_m_master_readdata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			fpga_m_master_read          : out std_logic;                                        -- read
			fpga_m_master_write         : out std_logic;                                        -- write
			fpga_m_master_writedata     : out std_logic_vector(31 downto 0);                    -- writedata
			fpga_m_master_waitrequest   : in  std_logic                     := 'X';             -- waitrequest
			fpga_m_master_readdatavalid : in  std_logic                     := 'X';             -- readdatavalid
			fpga_m_master_byteenable    : out std_logic_vector(3 downto 0);                     -- byteenable
			hps_m_master_address        : out std_logic_vector(31 downto 0);                    -- address
			hps_m_master_readdata       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			hps_m_master_read           : out std_logic;                                        -- read
			hps_m_master_write          : out std_logic;                                        -- write
			hps_m_master_writedata      : out std_logic_vector(31 downto 0);                    -- writedata
			hps_m_master_waitrequest    : in  std_logic                     := 'X';             -- waitrequest
			hps_m_master_readdatavalid  : in  std_logic                     := 'X';             -- readdatavalid
			hps_m_master_byteenable     : out std_logic_vector(3 downto 0);                     -- byteenable
			clk_clk                     : in  std_logic                     := 'X';             -- clk
			reset_reset_n               : in  std_logic                     := 'X'              -- reset_n
		);
	end component jtag_subsys;

