|my_vga
key_in => key_in.IN1
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
rx => rx.IN1
rgb[0] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[1] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[2] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[3] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[4] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[5] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[6] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[7] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[8] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[9] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[10] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[11] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[12] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[13] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[14] << vga_ctrl:vga_ctrl_inst.vga_rgb
rgb[15] << vga_ctrl:vga_ctrl_inst.vga_rgb
hsync << vga_ctrl:vga_ctrl_inst.hsync
vsync << vga_ctrl:vga_ctrl_inst.vsync
sd_miso => sd_miso.IN1
sd_clk << sd_ctrl_top:u_sd_ctrl_top.sd_clk
sd_cs << sd_ctrl_top:u_sd_ctrl_top.sd_cs
sd_mosi << sd_ctrl_top:u_sd_ctrl_top.sd_mosi
sdram_clk << sdram_top:u_sdram_top.sdram_clk
sdram_cke << sdram_top:u_sdram_top.sdram_cke
sdram_cs_n << sdram_top:u_sdram_top.sdram_cs_n
sdram_ras_n << sdram_top:u_sdram_top.sdram_ras_n
sdram_cas_n << sdram_top:u_sdram_top.sdram_cas_n
sdram_we_n << sdram_top:u_sdram_top.sdram_we_n
sdram_ba[0] << sdram_top:u_sdram_top.sdram_ba
sdram_ba[1] << sdram_top:u_sdram_top.sdram_ba
sdram_dqm[0] << sdram_top:u_sdram_top.sdram_dqm
sdram_dqm[1] << sdram_top:u_sdram_top.sdram_dqm
sdram_addr[0] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[1] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[2] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[3] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[4] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[5] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[6] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[7] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[8] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[9] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[10] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[11] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[12] << sdram_top:u_sdram_top.sdram_addr
sdram_data[0] <> sdram_top:u_sdram_top.sdram_data
sdram_data[1] <> sdram_top:u_sdram_top.sdram_data
sdram_data[2] <> sdram_top:u_sdram_top.sdram_data
sdram_data[3] <> sdram_top:u_sdram_top.sdram_data
sdram_data[4] <> sdram_top:u_sdram_top.sdram_data
sdram_data[5] <> sdram_top:u_sdram_top.sdram_data
sdram_data[6] <> sdram_top:u_sdram_top.sdram_data
sdram_data[7] <> sdram_top:u_sdram_top.sdram_data
sdram_data[8] <> sdram_top:u_sdram_top.sdram_data
sdram_data[9] <> sdram_top:u_sdram_top.sdram_data
sdram_data[10] <> sdram_top:u_sdram_top.sdram_data
sdram_data[11] <> sdram_top:u_sdram_top.sdram_data
sdram_data[12] <> sdram_top:u_sdram_top.sdram_data
sdram_data[13] <> sdram_top:u_sdram_top.sdram_data
sdram_data[14] <> sdram_top:u_sdram_top.sdram_data
sdram_data[15] <> sdram_top:u_sdram_top.sdram_data


|my_vga|clk_gen:clk_gen_inst
areset => areset.IN1
inclk0 => sub_wire8[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|my_vga|clk_gen:clk_gen_inst|altpll:altpll_component
inclk[0] => clk_gen_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_gen_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|my_vga|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|key_filter:key_filter_inst
sys_clk => key_flag~reg0.CLK
sys_clk => cnt_20ms[0].CLK
sys_clk => cnt_20ms[1].CLK
sys_clk => cnt_20ms[2].CLK
sys_clk => cnt_20ms[3].CLK
sys_clk => cnt_20ms[4].CLK
sys_clk => cnt_20ms[5].CLK
sys_clk => cnt_20ms[6].CLK
sys_clk => cnt_20ms[7].CLK
sys_clk => cnt_20ms[8].CLK
sys_clk => cnt_20ms[9].CLK
sys_clk => cnt_20ms[10].CLK
sys_clk => cnt_20ms[11].CLK
sys_clk => cnt_20ms[12].CLK
sys_clk => cnt_20ms[13].CLK
sys_clk => cnt_20ms[14].CLK
sys_clk => cnt_20ms[15].CLK
sys_clk => cnt_20ms[16].CLK
sys_clk => cnt_20ms[17].CLK
sys_clk => cnt_20ms[18].CLK
sys_clk => cnt_20ms[19].CLK
sys_rst_n => cnt_20ms[0].ACLR
sys_rst_n => cnt_20ms[1].ACLR
sys_rst_n => cnt_20ms[2].ACLR
sys_rst_n => cnt_20ms[3].ACLR
sys_rst_n => cnt_20ms[4].ACLR
sys_rst_n => cnt_20ms[5].ACLR
sys_rst_n => cnt_20ms[6].ACLR
sys_rst_n => cnt_20ms[7].ACLR
sys_rst_n => cnt_20ms[8].ACLR
sys_rst_n => cnt_20ms[9].ACLR
sys_rst_n => cnt_20ms[10].ACLR
sys_rst_n => cnt_20ms[11].ACLR
sys_rst_n => cnt_20ms[12].ACLR
sys_rst_n => cnt_20ms[13].ACLR
sys_rst_n => cnt_20ms[14].ACLR
sys_rst_n => cnt_20ms[15].ACLR
sys_rst_n => cnt_20ms[16].ACLR
sys_rst_n => cnt_20ms[17].ACLR
sys_rst_n => cnt_20ms[18].ACLR
sys_rst_n => cnt_20ms[19].ACLR
sys_rst_n => key_flag~reg0.ACLR
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => cnt_20ms.OUTPUTSELECT
key_in => always0.IN1
key_flag <= key_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|uart_rx:uart_rx_inst
sys_clk => po_flag~reg0.CLK
sys_clk => po_data[0]~reg0.CLK
sys_clk => po_data[1]~reg0.CLK
sys_clk => po_data[2]~reg0.CLK
sys_clk => po_data[3]~reg0.CLK
sys_clk => po_data[4]~reg0.CLK
sys_clk => po_data[5]~reg0.CLK
sys_clk => po_data[6]~reg0.CLK
sys_clk => po_data[7]~reg0.CLK
sys_clk => rx_flag.CLK
sys_clk => rx_data[0].CLK
sys_clk => rx_data[1].CLK
sys_clk => rx_data[2].CLK
sys_clk => rx_data[3].CLK
sys_clk => rx_data[4].CLK
sys_clk => rx_data[5].CLK
sys_clk => rx_data[6].CLK
sys_clk => rx_data[7].CLK
sys_clk => bit_cnt[0].CLK
sys_clk => bit_cnt[1].CLK
sys_clk => bit_cnt[2].CLK
sys_clk => bit_cnt[3].CLK
sys_clk => bit_flag.CLK
sys_clk => baud_cnt[0].CLK
sys_clk => baud_cnt[1].CLK
sys_clk => baud_cnt[2].CLK
sys_clk => baud_cnt[3].CLK
sys_clk => baud_cnt[4].CLK
sys_clk => baud_cnt[5].CLK
sys_clk => baud_cnt[6].CLK
sys_clk => baud_cnt[7].CLK
sys_clk => baud_cnt[8].CLK
sys_clk => baud_cnt[9].CLK
sys_clk => baud_cnt[10].CLK
sys_clk => baud_cnt[11].CLK
sys_clk => baud_cnt[12].CLK
sys_clk => work_en.CLK
sys_clk => start_nedge.CLK
sys_clk => rx_reg3.CLK
sys_clk => rx_reg2.CLK
sys_clk => rx_reg1.CLK
sys_rst_n => po_data[0]~reg0.ACLR
sys_rst_n => po_data[1]~reg0.ACLR
sys_rst_n => po_data[2]~reg0.ACLR
sys_rst_n => po_data[3]~reg0.ACLR
sys_rst_n => po_data[4]~reg0.ACLR
sys_rst_n => po_data[5]~reg0.ACLR
sys_rst_n => po_data[6]~reg0.ACLR
sys_rst_n => po_data[7]~reg0.ACLR
sys_rst_n => po_flag~reg0.ACLR
sys_rst_n => rx_reg1.PRESET
sys_rst_n => rx_reg2.PRESET
sys_rst_n => rx_reg3.PRESET
sys_rst_n => start_nedge.ACLR
sys_rst_n => work_en.ACLR
sys_rst_n => baud_cnt[0].ACLR
sys_rst_n => baud_cnt[1].ACLR
sys_rst_n => baud_cnt[2].ACLR
sys_rst_n => baud_cnt[3].ACLR
sys_rst_n => baud_cnt[4].ACLR
sys_rst_n => baud_cnt[5].ACLR
sys_rst_n => baud_cnt[6].ACLR
sys_rst_n => baud_cnt[7].ACLR
sys_rst_n => baud_cnt[8].ACLR
sys_rst_n => baud_cnt[9].ACLR
sys_rst_n => baud_cnt[10].ACLR
sys_rst_n => baud_cnt[11].ACLR
sys_rst_n => baud_cnt[12].ACLR
sys_rst_n => bit_flag.ACLR
sys_rst_n => bit_cnt[0].ACLR
sys_rst_n => bit_cnt[1].ACLR
sys_rst_n => bit_cnt[2].ACLR
sys_rst_n => bit_cnt[3].ACLR
sys_rst_n => rx_data[0].ACLR
sys_rst_n => rx_data[1].ACLR
sys_rst_n => rx_data[2].ACLR
sys_rst_n => rx_data[3].ACLR
sys_rst_n => rx_data[4].ACLR
sys_rst_n => rx_data[5].ACLR
sys_rst_n => rx_data[6].ACLR
sys_rst_n => rx_data[7].ACLR
sys_rst_n => rx_flag.ACLR
rx => rx_reg1.DATAIN
po_data[0] <= po_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[1] <= po_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[2] <= po_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[3] <= po_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[4] <= po_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[5] <= po_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[6] <= po_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_data[7] <= po_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
po_flag <= po_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|vga_ctrl:vga_ctrl_inst
sys_clk => catch_finish~reg0.CLK
sys_clk => my_click.CLK
sys_clk => catch.CLK
sys_clk => catch_valid.CLK
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => catch_finish~reg0.ACLR
sys_rst_n => my_click.ACLR
sys_rst_n => catch.ACLR
sys_rst_n => catch_valid.ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
pix_data[0] => vga_rgb.DATAB
pix_data[1] => vga_rgb.DATAB
pix_data[2] => vga_rgb.DATAB
pix_data[3] => vga_rgb.DATAB
pix_data[4] => vga_rgb.DATAB
pix_data[5] => vga_rgb.DATAB
pix_data[6] => vga_rgb.DATAB
pix_data[7] => vga_rgb.DATAB
pix_data[8] => vga_rgb.DATAB
pix_data[9] => vga_rgb.DATAB
pix_data[10] => vga_rgb.DATAB
pix_data[11] => vga_rgb.DATAB
pix_data[12] => vga_rgb.DATAB
pix_data[13] => vga_rgb.DATAB
pix_data[14] => vga_rgb.DATAB
pix_data[15] => vga_rgb.DATAB
click => my_click.OUTPUTSELECT
click => catch_valid.ENA
click => catch.ENA
click => catch_finish~reg0.ENA
catch_finish <= catch_finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
pix_x[0] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[1] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[2] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[3] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[4] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[5] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[6] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[7] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[8] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_x[9] <= pix_x.DB_MAX_OUTPUT_PORT_TYPE
pix_y[0] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[1] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[2] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[3] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[4] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[5] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[6] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[7] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[8] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
pix_y[9] <= pix_y.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|vga_pic:vga_pic_inst
vga_clk => vga_clk.IN1
sys_clk => my_flag.CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => temp_8[0].ACLR
sys_rst_n => temp_8[1].ACLR
sys_rst_n => temp_8[2].ACLR
sys_rst_n => temp_8[3].ACLR
sys_rst_n => temp_8[4].ACLR
sys_rst_n => temp_8[5].ACLR
sys_rst_n => temp_8[6].ACLR
sys_rst_n => temp_8[7].ACLR
sys_rst_n => temp_7[0].ACLR
sys_rst_n => temp_7[1].ACLR
sys_rst_n => temp_7[2].ACLR
sys_rst_n => temp_7[3].ACLR
sys_rst_n => temp_7[4].ACLR
sys_rst_n => temp_7[5].ACLR
sys_rst_n => temp_7[6].ACLR
sys_rst_n => temp_7[7].ACLR
sys_rst_n => temp_6[0].ACLR
sys_rst_n => temp_6[1].ACLR
sys_rst_n => temp_6[2].ACLR
sys_rst_n => temp_6[3].ACLR
sys_rst_n => temp_6[4].ACLR
sys_rst_n => temp_6[5].ACLR
sys_rst_n => temp_6[6].ACLR
sys_rst_n => temp_6[7].ACLR
sys_rst_n => temp_5[0].ACLR
sys_rst_n => temp_5[1].ACLR
sys_rst_n => temp_5[2].ACLR
sys_rst_n => temp_5[3].ACLR
sys_rst_n => temp_5[4].ACLR
sys_rst_n => temp_5[5].ACLR
sys_rst_n => temp_5[6].ACLR
sys_rst_n => temp_5[7].ACLR
sys_rst_n => temp_4[0].ACLR
sys_rst_n => temp_4[1].ACLR
sys_rst_n => temp_4[2].ACLR
sys_rst_n => temp_4[3].ACLR
sys_rst_n => temp_4[4].ACLR
sys_rst_n => temp_4[5].ACLR
sys_rst_n => temp_4[6].ACLR
sys_rst_n => temp_4[7].ACLR
sys_rst_n => temp_3[0].ACLR
sys_rst_n => temp_3[1].ACLR
sys_rst_n => temp_3[2].ACLR
sys_rst_n => temp_3[3].ACLR
sys_rst_n => temp_3[4].ACLR
sys_rst_n => temp_3[5].ACLR
sys_rst_n => temp_3[6].ACLR
sys_rst_n => temp_3[7].ACLR
sys_rst_n => temp_2[0].ACLR
sys_rst_n => temp_2[1].ACLR
sys_rst_n => temp_2[2].ACLR
sys_rst_n => temp_2[3].ACLR
sys_rst_n => temp_2[4].ACLR
sys_rst_n => temp_2[5].ACLR
sys_rst_n => temp_2[6].ACLR
sys_rst_n => temp_2[7].ACLR
sys_rst_n => temp_1[0].ACLR
sys_rst_n => temp_1[1].ACLR
sys_rst_n => temp_1[2].ACLR
sys_rst_n => temp_1[3].ACLR
sys_rst_n => temp_1[4].ACLR
sys_rst_n => temp_1[5].ACLR
sys_rst_n => temp_1[6].ACLR
sys_rst_n => temp_1[7].ACLR
sys_rst_n => pix_data_out[0]~reg0.ACLR
sys_rst_n => pix_data_out[1]~reg0.ACLR
sys_rst_n => pix_data_out[2]~reg0.ACLR
sys_rst_n => pix_data_out[3]~reg0.ACLR
sys_rst_n => pix_data_out[4]~reg0.ACLR
sys_rst_n => pix_data_out[5]~reg0.ACLR
sys_rst_n => pix_data_out[6]~reg0.ACLR
sys_rst_n => pix_data_out[7]~reg0.ACLR
sys_rst_n => pix_data_out[8]~reg0.ACLR
sys_rst_n => pix_data_out[9]~reg0.ACLR
sys_rst_n => pix_data_out[10]~reg0.ACLR
sys_rst_n => pix_data_out[11]~reg0.ACLR
sys_rst_n => pix_data_out[12]~reg0.ACLR
sys_rst_n => pix_data_out[13]~reg0.ACLR
sys_rst_n => pix_data_out[14]~reg0.ACLR
sys_rst_n => pix_data_out[15]~reg0.ACLR
sys_rst_n => my_flag.ACLR
sys_rst_n => data_4[0].ACLR
sys_rst_n => data_4[1].ACLR
sys_rst_n => data_4[2].ACLR
sys_rst_n => data_4[3].ACLR
sys_rst_n => data_4[4].ACLR
sys_rst_n => data_4[5].ACLR
sys_rst_n => data_4[6].ACLR
sys_rst_n => data_4[7].ACLR
sys_rst_n => data_4[8].ACLR
sys_rst_n => data_4[9].ACLR
sys_rst_n => data_4[10].ACLR
sys_rst_n => data_4[11].ACLR
sys_rst_n => data_4[12].ACLR
sys_rst_n => data_4[13].ACLR
sys_rst_n => data_4[14].ACLR
sys_rst_n => data_4[15].ACLR
sys_rst_n => data_3[0].ACLR
sys_rst_n => data_3[1].ACLR
sys_rst_n => data_3[2].ACLR
sys_rst_n => data_3[3].ACLR
sys_rst_n => data_3[4].ACLR
sys_rst_n => data_3[5].ACLR
sys_rst_n => data_3[6].ACLR
sys_rst_n => data_3[7].ACLR
sys_rst_n => data_3[8].ACLR
sys_rst_n => data_3[9].ACLR
sys_rst_n => data_3[10].ACLR
sys_rst_n => data_3[11].ACLR
sys_rst_n => data_3[12].ACLR
sys_rst_n => data_3[13].ACLR
sys_rst_n => data_3[14].ACLR
sys_rst_n => data_3[15].ACLR
sys_rst_n => data_2[0].ACLR
sys_rst_n => data_2[1].ACLR
sys_rst_n => data_2[2].ACLR
sys_rst_n => data_2[3].ACLR
sys_rst_n => data_2[4].ACLR
sys_rst_n => data_2[5].ACLR
sys_rst_n => data_2[6].ACLR
sys_rst_n => data_2[7].ACLR
sys_rst_n => data_2[8].ACLR
sys_rst_n => data_2[9].ACLR
sys_rst_n => data_2[10].ACLR
sys_rst_n => data_2[11].ACLR
sys_rst_n => data_2[12].ACLR
sys_rst_n => data_2[13].ACLR
sys_rst_n => data_2[14].ACLR
sys_rst_n => data_2[15].ACLR
sys_rst_n => data_1[0].ACLR
sys_rst_n => data_1[1].ACLR
sys_rst_n => data_1[2].ACLR
sys_rst_n => data_1[3].ACLR
sys_rst_n => data_1[4].ACLR
sys_rst_n => data_1[5].ACLR
sys_rst_n => data_1[6].ACLR
sys_rst_n => data_1[7].ACLR
sys_rst_n => data_1[8].ACLR
sys_rst_n => data_1[9].ACLR
sys_rst_n => data_1[10].ACLR
sys_rst_n => data_1[11].ACLR
sys_rst_n => data_1[12].ACLR
sys_rst_n => data_1[13].ACLR
sys_rst_n => data_1[14].ACLR
sys_rst_n => data_1[15].ACLR
sys_rst_n => x_flag.ACLR
sys_rst_n => x_move[0].ACLR
sys_rst_n => x_move[1].ACLR
sys_rst_n => x_move[2].ACLR
sys_rst_n => x_move[3].ACLR
sys_rst_n => x_move[4].ACLR
sys_rst_n => x_move[5].ACLR
sys_rst_n => x_move[6].ACLR
sys_rst_n => x_move[7].ACLR
sys_rst_n => x_move[8].ACLR
sys_rst_n => x_move[9].ACLR
sys_rst_n => y_flag.ACLR
sys_rst_n => y_move[0].ACLR
sys_rst_n => y_move[1].ACLR
sys_rst_n => y_move[2].ACLR
sys_rst_n => y_move[3].ACLR
sys_rst_n => y_move[4].ACLR
sys_rst_n => y_move[5].ACLR
sys_rst_n => y_move[6].ACLR
sys_rst_n => y_move[7].ACLR
sys_rst_n => y_move[8].ACLR
sys_rst_n => y_move[9].ACLR
sys_rst_n => pic_valid.PRESET
sys_rst_n => pix_data[0].ACLR
sys_rst_n => pix_data[1].ACLR
sys_rst_n => pix_data[2].ACLR
sys_rst_n => pix_data[3].ACLR
sys_rst_n => pix_data[4].ACLR
sys_rst_n => pix_data[5].ACLR
sys_rst_n => pix_data[6].ACLR
sys_rst_n => pix_data[7].ACLR
sys_rst_n => pix_data[8].ACLR
sys_rst_n => pix_data[9].ACLR
sys_rst_n => pix_data[10].ACLR
sys_rst_n => pix_data[11].ACLR
sys_rst_n => pix_data[12].ACLR
sys_rst_n => pix_data[13].ACLR
sys_rst_n => pix_data[14].ACLR
sys_rst_n => pix_data[15].ACLR
sys_rst_n => rom_addr[0].ACLR
sys_rst_n => rom_addr[1].ACLR
sys_rst_n => rom_addr[2].ACLR
sys_rst_n => rom_addr[3].ACLR
sys_rst_n => rom_addr[4].ACLR
sys_rst_n => rom_addr[5].ACLR
sys_rst_n => rom_addr[6].ACLR
sys_rst_n => rom_addr[7].ACLR
sys_rst_n => rom_addr[8].ACLR
sys_rst_n => rom_addr[9].ACLR
sys_rst_n => rom_addr[10].ACLR
sys_rst_n => rom_addr[11].ACLR
pi_data[0] => temp_1[0].DATAIN
pi_data[0] => temp_2[0].DATAIN
pi_data[0] => temp_3[0].DATAIN
pi_data[0] => temp_4[0].DATAIN
pi_data[0] => temp_5[0].DATAIN
pi_data[0] => temp_6[0].DATAIN
pi_data[0] => temp_7[0].DATAIN
pi_data[0] => temp_8[0].DATAIN
pi_data[1] => temp_1[1].DATAIN
pi_data[1] => temp_2[1].DATAIN
pi_data[1] => temp_3[1].DATAIN
pi_data[1] => temp_4[1].DATAIN
pi_data[1] => temp_5[1].DATAIN
pi_data[1] => temp_6[1].DATAIN
pi_data[1] => temp_7[1].DATAIN
pi_data[1] => temp_8[1].DATAIN
pi_data[2] => temp_1[2].DATAIN
pi_data[2] => temp_2[2].DATAIN
pi_data[2] => temp_3[2].DATAIN
pi_data[2] => temp_4[2].DATAIN
pi_data[2] => temp_5[2].DATAIN
pi_data[2] => temp_6[2].DATAIN
pi_data[2] => temp_7[2].DATAIN
pi_data[2] => temp_8[2].DATAIN
pi_data[3] => temp_1[3].DATAIN
pi_data[3] => temp_2[3].DATAIN
pi_data[3] => temp_3[3].DATAIN
pi_data[3] => temp_4[3].DATAIN
pi_data[3] => temp_5[3].DATAIN
pi_data[3] => temp_6[3].DATAIN
pi_data[3] => temp_7[3].DATAIN
pi_data[3] => temp_8[3].DATAIN
pi_data[4] => temp_1[4].DATAIN
pi_data[4] => temp_2[4].DATAIN
pi_data[4] => temp_3[4].DATAIN
pi_data[4] => temp_4[4].DATAIN
pi_data[4] => temp_5[4].DATAIN
pi_data[4] => temp_6[4].DATAIN
pi_data[4] => temp_7[4].DATAIN
pi_data[4] => temp_8[4].DATAIN
pi_data[5] => temp_1[5].DATAIN
pi_data[5] => temp_2[5].DATAIN
pi_data[5] => temp_3[5].DATAIN
pi_data[5] => temp_4[5].DATAIN
pi_data[5] => temp_5[5].DATAIN
pi_data[5] => temp_6[5].DATAIN
pi_data[5] => temp_7[5].DATAIN
pi_data[5] => temp_8[5].DATAIN
pi_data[6] => temp_1[6].DATAIN
pi_data[6] => temp_2[6].DATAIN
pi_data[6] => temp_3[6].DATAIN
pi_data[6] => temp_4[6].DATAIN
pi_data[6] => temp_5[6].DATAIN
pi_data[6] => temp_6[6].DATAIN
pi_data[6] => temp_7[6].DATAIN
pi_data[6] => temp_8[6].DATAIN
pi_data[7] => temp_1[7].DATAIN
pi_data[7] => temp_2[7].DATAIN
pi_data[7] => temp_3[7].DATAIN
pi_data[7] => temp_4[7].DATAIN
pi_data[7] => temp_5[7].DATAIN
pi_data[7] => temp_6[7].DATAIN
pi_data[7] => temp_7[7].DATAIN
pi_data[7] => temp_8[7].DATAIN
pi_flag => my_flag.DATAIN
pi_flag => cnt[0].CLK
pi_flag => cnt[1].CLK
pi_flag => cnt[2].CLK
pi_flag => cnt[3].CLK
pi_flag => temp_8[0].CLK
pi_flag => temp_8[1].CLK
pi_flag => temp_8[2].CLK
pi_flag => temp_8[3].CLK
pi_flag => temp_8[4].CLK
pi_flag => temp_8[5].CLK
pi_flag => temp_8[6].CLK
pi_flag => temp_8[7].CLK
pi_flag => temp_7[0].CLK
pi_flag => temp_7[1].CLK
pi_flag => temp_7[2].CLK
pi_flag => temp_7[3].CLK
pi_flag => temp_7[4].CLK
pi_flag => temp_7[5].CLK
pi_flag => temp_7[6].CLK
pi_flag => temp_7[7].CLK
pi_flag => temp_6[0].CLK
pi_flag => temp_6[1].CLK
pi_flag => temp_6[2].CLK
pi_flag => temp_6[3].CLK
pi_flag => temp_6[4].CLK
pi_flag => temp_6[5].CLK
pi_flag => temp_6[6].CLK
pi_flag => temp_6[7].CLK
pi_flag => temp_5[0].CLK
pi_flag => temp_5[1].CLK
pi_flag => temp_5[2].CLK
pi_flag => temp_5[3].CLK
pi_flag => temp_5[4].CLK
pi_flag => temp_5[5].CLK
pi_flag => temp_5[6].CLK
pi_flag => temp_5[7].CLK
pi_flag => temp_4[0].CLK
pi_flag => temp_4[1].CLK
pi_flag => temp_4[2].CLK
pi_flag => temp_4[3].CLK
pi_flag => temp_4[4].CLK
pi_flag => temp_4[5].CLK
pi_flag => temp_4[6].CLK
pi_flag => temp_4[7].CLK
pi_flag => temp_3[0].CLK
pi_flag => temp_3[1].CLK
pi_flag => temp_3[2].CLK
pi_flag => temp_3[3].CLK
pi_flag => temp_3[4].CLK
pi_flag => temp_3[5].CLK
pi_flag => temp_3[6].CLK
pi_flag => temp_3[7].CLK
pi_flag => temp_2[0].CLK
pi_flag => temp_2[1].CLK
pi_flag => temp_2[2].CLK
pi_flag => temp_2[3].CLK
pi_flag => temp_2[4].CLK
pi_flag => temp_2[5].CLK
pi_flag => temp_2[6].CLK
pi_flag => temp_2[7].CLK
pi_flag => temp_1[0].CLK
pi_flag => temp_1[1].CLK
pi_flag => temp_1[2].CLK
pi_flag => temp_1[3].CLK
pi_flag => temp_1[4].CLK
pi_flag => temp_1[5].CLK
pi_flag => temp_1[6].CLK
pi_flag => temp_1[7].CLK
pix_x[0] => LessThan0.IN10
pix_x[0] => LessThan1.IN19
pix_x[0] => LessThan4.IN16
pix_x[0] => LessThan5.IN32
pix_x[0] => LessThan8.IN20
pix_x[0] => LessThan9.IN20
pix_x[0] => LessThan10.IN20
pix_x[0] => LessThan11.IN20
pix_x[0] => LessThan12.IN20
pix_x[0] => LessThan13.IN20
pix_x[0] => LessThan14.IN20
pix_x[0] => LessThan15.IN20
pix_x[0] => LessThan16.IN20
pix_x[0] => LessThan17.IN20
pix_x[0] => LessThan18.IN20
pix_x[0] => LessThan19.IN20
pix_x[0] => LessThan20.IN20
pix_x[0] => LessThan21.IN20
pix_x[0] => LessThan22.IN20
pix_x[0] => LessThan23.IN20
pix_x[0] => LessThan24.IN20
pix_x[0] => LessThan25.IN20
pix_x[0] => LessThan26.IN20
pix_x[0] => LessThan27.IN20
pix_x[0] => Equal2.IN7
pix_x[1] => LessThan0.IN9
pix_x[1] => LessThan1.IN18
pix_x[1] => LessThan4.IN15
pix_x[1] => LessThan5.IN31
pix_x[1] => LessThan8.IN19
pix_x[1] => LessThan9.IN19
pix_x[1] => LessThan10.IN19
pix_x[1] => LessThan11.IN19
pix_x[1] => LessThan12.IN19
pix_x[1] => LessThan13.IN19
pix_x[1] => LessThan14.IN19
pix_x[1] => LessThan15.IN19
pix_x[1] => LessThan16.IN19
pix_x[1] => LessThan17.IN19
pix_x[1] => LessThan18.IN19
pix_x[1] => LessThan19.IN19
pix_x[1] => LessThan20.IN19
pix_x[1] => LessThan21.IN19
pix_x[1] => LessThan22.IN19
pix_x[1] => LessThan23.IN19
pix_x[1] => LessThan24.IN19
pix_x[1] => LessThan25.IN19
pix_x[1] => LessThan26.IN19
pix_x[1] => LessThan27.IN19
pix_x[1] => Equal2.IN6
pix_x[2] => LessThan0.IN8
pix_x[2] => LessThan1.IN17
pix_x[2] => LessThan4.IN14
pix_x[2] => LessThan5.IN30
pix_x[2] => LessThan8.IN18
pix_x[2] => LessThan9.IN18
pix_x[2] => LessThan10.IN18
pix_x[2] => LessThan11.IN18
pix_x[2] => LessThan12.IN18
pix_x[2] => LessThan13.IN18
pix_x[2] => LessThan14.IN18
pix_x[2] => LessThan15.IN18
pix_x[2] => LessThan16.IN18
pix_x[2] => LessThan17.IN18
pix_x[2] => LessThan18.IN18
pix_x[2] => LessThan19.IN18
pix_x[2] => LessThan20.IN18
pix_x[2] => LessThan21.IN18
pix_x[2] => LessThan22.IN18
pix_x[2] => LessThan23.IN18
pix_x[2] => LessThan24.IN18
pix_x[2] => LessThan25.IN18
pix_x[2] => LessThan26.IN18
pix_x[2] => LessThan27.IN18
pix_x[2] => Equal2.IN5
pix_x[3] => LessThan0.IN7
pix_x[3] => LessThan1.IN16
pix_x[3] => LessThan4.IN13
pix_x[3] => LessThan5.IN29
pix_x[3] => LessThan8.IN17
pix_x[3] => LessThan9.IN17
pix_x[3] => LessThan10.IN17
pix_x[3] => LessThan11.IN17
pix_x[3] => LessThan12.IN17
pix_x[3] => LessThan13.IN17
pix_x[3] => LessThan14.IN17
pix_x[3] => LessThan15.IN17
pix_x[3] => LessThan16.IN17
pix_x[3] => LessThan17.IN17
pix_x[3] => LessThan18.IN17
pix_x[3] => LessThan19.IN17
pix_x[3] => LessThan20.IN17
pix_x[3] => LessThan21.IN17
pix_x[3] => LessThan22.IN17
pix_x[3] => LessThan23.IN17
pix_x[3] => LessThan24.IN17
pix_x[3] => LessThan25.IN17
pix_x[3] => LessThan26.IN17
pix_x[3] => LessThan27.IN17
pix_x[3] => Equal2.IN4
pix_x[4] => LessThan0.IN6
pix_x[4] => LessThan1.IN15
pix_x[4] => LessThan4.IN12
pix_x[4] => LessThan5.IN28
pix_x[4] => LessThan8.IN16
pix_x[4] => LessThan9.IN16
pix_x[4] => LessThan10.IN16
pix_x[4] => LessThan11.IN16
pix_x[4] => LessThan12.IN16
pix_x[4] => LessThan13.IN16
pix_x[4] => LessThan14.IN16
pix_x[4] => LessThan15.IN16
pix_x[4] => LessThan16.IN16
pix_x[4] => LessThan17.IN16
pix_x[4] => LessThan18.IN16
pix_x[4] => LessThan19.IN16
pix_x[4] => LessThan20.IN16
pix_x[4] => LessThan21.IN16
pix_x[4] => LessThan22.IN16
pix_x[4] => LessThan23.IN16
pix_x[4] => LessThan24.IN16
pix_x[4] => LessThan25.IN16
pix_x[4] => LessThan26.IN16
pix_x[4] => LessThan27.IN16
pix_x[4] => Equal2.IN3
pix_x[5] => LessThan0.IN5
pix_x[5] => LessThan1.IN14
pix_x[5] => LessThan4.IN11
pix_x[5] => LessThan5.IN27
pix_x[5] => LessThan8.IN15
pix_x[5] => LessThan9.IN15
pix_x[5] => LessThan10.IN15
pix_x[5] => LessThan11.IN15
pix_x[5] => LessThan12.IN15
pix_x[5] => LessThan13.IN15
pix_x[5] => LessThan14.IN15
pix_x[5] => LessThan15.IN15
pix_x[5] => LessThan16.IN15
pix_x[5] => LessThan17.IN15
pix_x[5] => LessThan18.IN15
pix_x[5] => LessThan19.IN15
pix_x[5] => LessThan20.IN15
pix_x[5] => LessThan21.IN15
pix_x[5] => LessThan22.IN15
pix_x[5] => LessThan23.IN15
pix_x[5] => LessThan24.IN15
pix_x[5] => LessThan25.IN15
pix_x[5] => LessThan26.IN15
pix_x[5] => LessThan27.IN15
pix_x[5] => Equal2.IN2
pix_x[6] => LessThan0.IN4
pix_x[6] => LessThan1.IN13
pix_x[6] => LessThan4.IN10
pix_x[6] => LessThan5.IN26
pix_x[6] => LessThan8.IN14
pix_x[6] => LessThan9.IN14
pix_x[6] => LessThan10.IN14
pix_x[6] => LessThan11.IN14
pix_x[6] => LessThan12.IN14
pix_x[6] => LessThan13.IN14
pix_x[6] => LessThan14.IN14
pix_x[6] => LessThan15.IN14
pix_x[6] => LessThan16.IN14
pix_x[6] => LessThan17.IN14
pix_x[6] => LessThan18.IN14
pix_x[6] => LessThan19.IN14
pix_x[6] => LessThan20.IN14
pix_x[6] => LessThan21.IN14
pix_x[6] => LessThan22.IN14
pix_x[6] => LessThan23.IN14
pix_x[6] => LessThan24.IN14
pix_x[6] => LessThan25.IN14
pix_x[6] => LessThan26.IN14
pix_x[6] => LessThan27.IN14
pix_x[6] => Equal2.IN1
pix_x[7] => LessThan0.IN3
pix_x[7] => LessThan1.IN12
pix_x[7] => LessThan4.IN9
pix_x[7] => LessThan5.IN25
pix_x[7] => LessThan8.IN13
pix_x[7] => LessThan9.IN13
pix_x[7] => LessThan10.IN13
pix_x[7] => LessThan11.IN13
pix_x[7] => LessThan12.IN13
pix_x[7] => LessThan13.IN13
pix_x[7] => LessThan14.IN13
pix_x[7] => LessThan15.IN13
pix_x[7] => LessThan16.IN13
pix_x[7] => LessThan17.IN13
pix_x[7] => LessThan18.IN13
pix_x[7] => LessThan19.IN13
pix_x[7] => LessThan20.IN13
pix_x[7] => LessThan21.IN13
pix_x[7] => LessThan22.IN13
pix_x[7] => LessThan23.IN13
pix_x[7] => LessThan24.IN13
pix_x[7] => LessThan25.IN13
pix_x[7] => LessThan26.IN13
pix_x[7] => LessThan27.IN13
pix_x[7] => Equal2.IN9
pix_x[8] => LessThan0.IN2
pix_x[8] => LessThan1.IN11
pix_x[8] => LessThan4.IN8
pix_x[8] => LessThan5.IN24
pix_x[8] => LessThan8.IN12
pix_x[8] => LessThan9.IN12
pix_x[8] => LessThan10.IN12
pix_x[8] => LessThan11.IN12
pix_x[8] => LessThan12.IN12
pix_x[8] => LessThan13.IN12
pix_x[8] => LessThan14.IN12
pix_x[8] => LessThan15.IN12
pix_x[8] => LessThan16.IN12
pix_x[8] => LessThan17.IN12
pix_x[8] => LessThan18.IN12
pix_x[8] => LessThan19.IN12
pix_x[8] => LessThan20.IN12
pix_x[8] => LessThan21.IN12
pix_x[8] => LessThan22.IN12
pix_x[8] => LessThan23.IN12
pix_x[8] => LessThan24.IN12
pix_x[8] => LessThan25.IN12
pix_x[8] => LessThan26.IN12
pix_x[8] => LessThan27.IN12
pix_x[8] => Equal2.IN8
pix_x[9] => LessThan0.IN1
pix_x[9] => LessThan1.IN10
pix_x[9] => LessThan4.IN7
pix_x[9] => LessThan5.IN23
pix_x[9] => LessThan8.IN11
pix_x[9] => LessThan9.IN11
pix_x[9] => LessThan10.IN11
pix_x[9] => LessThan11.IN11
pix_x[9] => LessThan12.IN11
pix_x[9] => LessThan13.IN11
pix_x[9] => LessThan14.IN11
pix_x[9] => LessThan15.IN11
pix_x[9] => LessThan16.IN11
pix_x[9] => LessThan17.IN11
pix_x[9] => LessThan18.IN11
pix_x[9] => LessThan19.IN11
pix_x[9] => LessThan20.IN11
pix_x[9] => LessThan21.IN11
pix_x[9] => LessThan22.IN11
pix_x[9] => LessThan23.IN11
pix_x[9] => LessThan24.IN11
pix_x[9] => LessThan25.IN11
pix_x[9] => LessThan26.IN11
pix_x[9] => LessThan27.IN11
pix_x[9] => Equal2.IN0
pix_y[0] => LessThan2.IN10
pix_y[0] => LessThan3.IN19
pix_y[0] => LessThan6.IN16
pix_y[0] => LessThan7.IN32
pix_y[0] => Equal3.IN7
pix_y[1] => LessThan2.IN9
pix_y[1] => LessThan3.IN18
pix_y[1] => LessThan6.IN15
pix_y[1] => LessThan7.IN31
pix_y[1] => Equal3.IN6
pix_y[2] => LessThan2.IN8
pix_y[2] => LessThan3.IN17
pix_y[2] => LessThan6.IN14
pix_y[2] => LessThan7.IN30
pix_y[2] => Equal3.IN5
pix_y[3] => LessThan2.IN7
pix_y[3] => LessThan3.IN16
pix_y[3] => LessThan6.IN13
pix_y[3] => LessThan7.IN29
pix_y[3] => Equal3.IN4
pix_y[4] => LessThan2.IN6
pix_y[4] => LessThan3.IN15
pix_y[4] => LessThan6.IN12
pix_y[4] => LessThan7.IN28
pix_y[4] => Equal3.IN3
pix_y[5] => LessThan2.IN5
pix_y[5] => LessThan3.IN14
pix_y[5] => LessThan6.IN11
pix_y[5] => LessThan7.IN27
pix_y[5] => Equal3.IN9
pix_y[6] => LessThan2.IN4
pix_y[6] => LessThan3.IN13
pix_y[6] => LessThan6.IN10
pix_y[6] => LessThan7.IN26
pix_y[6] => Equal3.IN2
pix_y[7] => LessThan2.IN3
pix_y[7] => LessThan3.IN12
pix_y[7] => LessThan6.IN9
pix_y[7] => LessThan7.IN25
pix_y[7] => Equal3.IN1
pix_y[8] => LessThan2.IN2
pix_y[8] => LessThan3.IN11
pix_y[8] => LessThan6.IN8
pix_y[8] => LessThan7.IN24
pix_y[8] => Equal3.IN0
pix_y[9] => LessThan2.IN1
pix_y[9] => LessThan3.IN10
pix_y[9] => LessThan6.IN7
pix_y[9] => LessThan7.IN23
pix_y[9] => Equal3.IN8
pix_data_out[0] <= pix_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[1] <= pix_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[2] <= pix_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[3] <= pix_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[4] <= pix_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[5] <= pix_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[6] <= pix_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[7] <= pix_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[8] <= pix_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[9] <= pix_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[10] <= pix_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[11] <= pix_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[12] <= pix_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[13] <= pix_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[14] <= pix_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_out[15] <= pix_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_7hb1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7hb1:auto_generated.address_a[0]
address_a[1] => altsyncram_7hb1:auto_generated.address_a[1]
address_a[2] => altsyncram_7hb1:auto_generated.address_a[2]
address_a[3] => altsyncram_7hb1:auto_generated.address_a[3]
address_a[4] => altsyncram_7hb1:auto_generated.address_a[4]
address_a[5] => altsyncram_7hb1:auto_generated.address_a[5]
address_a[6] => altsyncram_7hb1:auto_generated.address_a[6]
address_a[7] => altsyncram_7hb1:auto_generated.address_a[7]
address_a[8] => altsyncram_7hb1:auto_generated.address_a[8]
address_a[9] => altsyncram_7hb1:auto_generated.address_a[9]
address_a[10] => altsyncram_7hb1:auto_generated.address_a[10]
address_a[11] => altsyncram_7hb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7hb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7hb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7hb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7hb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7hb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7hb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7hb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7hb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7hb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7hb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7hb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7hb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7hb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7hb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7hb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7hb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7hb1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|my_vga|vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => rden_a_store.CLK
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => rden_a_store.DATAIN


|my_vga|data_ctrl:data_ctrl_inst
clk => wr_sec_addr[0]~reg0.CLK
clk => wr_sec_addr[1]~reg0.CLK
clk => wr_sec_addr[2]~reg0.CLK
clk => wr_sec_addr[3]~reg0.CLK
clk => wr_sec_addr[4]~reg0.CLK
clk => wr_sec_addr[5]~reg0.CLK
clk => wr_sec_addr[6]~reg0.CLK
clk => wr_sec_addr[7]~reg0.CLK
clk => wr_sec_addr[8]~reg0.CLK
clk => wr_sec_addr[9]~reg0.CLK
clk => wr_sec_addr[10]~reg0.CLK
clk => wr_sec_addr[11]~reg0.CLK
clk => wr_sec_addr[12]~reg0.CLK
clk => wr_sec_addr[13]~reg0.CLK
clk => wr_sec_addr[14]~reg0.CLK
clk => wr_sec_addr[15]~reg0.CLK
clk => wr_sec_addr[16]~reg0.CLK
clk => wr_sec_addr[17]~reg0.CLK
clk => wr_sec_addr[18]~reg0.CLK
clk => wr_sec_addr[19]~reg0.CLK
clk => wr_sec_addr[20]~reg0.CLK
clk => wr_sec_addr[21]~reg0.CLK
clk => wr_sec_addr[22]~reg0.CLK
clk => wr_sec_addr[23]~reg0.CLK
clk => wr_sec_addr[24]~reg0.CLK
clk => wr_sec_addr[25]~reg0.CLK
clk => wr_sec_addr[26]~reg0.CLK
clk => wr_sec_addr[27]~reg0.CLK
clk => wr_sec_addr[28]~reg0.CLK
clk => wr_sec_addr[29]~reg0.CLK
clk => wr_sec_addr[30]~reg0.CLK
clk => wr_sec_addr[31]~reg0.CLK
clk => wr_start_en~reg0.CLK
clk => wr_sec_cnt[0].CLK
clk => wr_sec_cnt[1].CLK
clk => wr_sec_cnt[2].CLK
clk => wr_sec_cnt[3].CLK
clk => wr_sec_cnt[4].CLK
clk => wr_sec_cnt[5].CLK
clk => wr_sec_cnt[6].CLK
clk => wr_sec_cnt[7].CLK
clk => wr_sec_cnt[8].CLK
clk => wr_sec_cnt[9].CLK
clk => wr_sec_cnt[10].CLK
clk => wr_flow_cnt[0].CLK
clk => wr_flow_cnt[1].CLK
clk => wr_busy_d1.CLK
clk => wr_busy_d0.CLK
rst_n => wr_sec_addr[0]~reg0.ACLR
rst_n => wr_sec_addr[1]~reg0.ACLR
rst_n => wr_sec_addr[2]~reg0.ACLR
rst_n => wr_sec_addr[3]~reg0.ACLR
rst_n => wr_sec_addr[4]~reg0.PRESET
rst_n => wr_sec_addr[5]~reg0.ACLR
rst_n => wr_sec_addr[6]~reg0.PRESET
rst_n => wr_sec_addr[7]~reg0.PRESET
rst_n => wr_sec_addr[8]~reg0.PRESET
rst_n => wr_sec_addr[9]~reg0.PRESET
rst_n => wr_sec_addr[10]~reg0.PRESET
rst_n => wr_sec_addr[11]~reg0.ACLR
rst_n => wr_sec_addr[12]~reg0.ACLR
rst_n => wr_sec_addr[13]~reg0.ACLR
rst_n => wr_sec_addr[14]~reg0.ACLR
rst_n => wr_sec_addr[15]~reg0.ACLR
rst_n => wr_sec_addr[16]~reg0.ACLR
rst_n => wr_sec_addr[17]~reg0.ACLR
rst_n => wr_sec_addr[18]~reg0.ACLR
rst_n => wr_sec_addr[19]~reg0.ACLR
rst_n => wr_sec_addr[20]~reg0.ACLR
rst_n => wr_sec_addr[21]~reg0.ACLR
rst_n => wr_sec_addr[22]~reg0.ACLR
rst_n => wr_sec_addr[23]~reg0.ACLR
rst_n => wr_sec_addr[24]~reg0.ACLR
rst_n => wr_sec_addr[25]~reg0.ACLR
rst_n => wr_sec_addr[26]~reg0.ACLR
rst_n => wr_sec_addr[27]~reg0.ACLR
rst_n => wr_sec_addr[28]~reg0.ACLR
rst_n => wr_sec_addr[29]~reg0.ACLR
rst_n => wr_sec_addr[30]~reg0.ACLR
rst_n => wr_sec_addr[31]~reg0.ACLR
rst_n => wr_start_en~reg0.ACLR
rst_n => wr_sec_cnt[0].ACLR
rst_n => wr_sec_cnt[1].ACLR
rst_n => wr_sec_cnt[2].ACLR
rst_n => wr_sec_cnt[3].ACLR
rst_n => wr_sec_cnt[4].ACLR
rst_n => wr_sec_cnt[5].ACLR
rst_n => wr_sec_cnt[6].ACLR
rst_n => wr_sec_cnt[7].ACLR
rst_n => wr_sec_cnt[8].ACLR
rst_n => wr_sec_cnt[9].ACLR
rst_n => wr_sec_cnt[10].ACLR
rst_n => wr_flow_cnt[0].ACLR
rst_n => wr_flow_cnt[1].ACLR
rst_n => wr_busy_d1.ACLR
rst_n => wr_busy_d0.ACLR
sd_init_done => ~NO_FANOUT~
wr_busy => wr_busy_d0.DATAIN
catch_finish => wr_sec_addr[0]~reg0.ENA
catch_finish => wr_flow_cnt[1].ENA
catch_finish => wr_flow_cnt[0].ENA
catch_finish => wr_sec_cnt[10].ENA
catch_finish => wr_sec_cnt[9].ENA
catch_finish => wr_sec_cnt[8].ENA
catch_finish => wr_sec_cnt[7].ENA
catch_finish => wr_sec_cnt[6].ENA
catch_finish => wr_sec_cnt[5].ENA
catch_finish => wr_sec_cnt[4].ENA
catch_finish => wr_sec_cnt[3].ENA
catch_finish => wr_sec_cnt[2].ENA
catch_finish => wr_sec_cnt[1].ENA
catch_finish => wr_sec_cnt[0].ENA
catch_finish => wr_start_en~reg0.ENA
catch_finish => wr_sec_addr[31]~reg0.ENA
catch_finish => wr_sec_addr[30]~reg0.ENA
catch_finish => wr_sec_addr[29]~reg0.ENA
catch_finish => wr_sec_addr[28]~reg0.ENA
catch_finish => wr_sec_addr[27]~reg0.ENA
catch_finish => wr_sec_addr[26]~reg0.ENA
catch_finish => wr_sec_addr[25]~reg0.ENA
catch_finish => wr_sec_addr[24]~reg0.ENA
catch_finish => wr_sec_addr[23]~reg0.ENA
catch_finish => wr_sec_addr[22]~reg0.ENA
catch_finish => wr_sec_addr[21]~reg0.ENA
catch_finish => wr_sec_addr[20]~reg0.ENA
catch_finish => wr_sec_addr[19]~reg0.ENA
catch_finish => wr_sec_addr[18]~reg0.ENA
catch_finish => wr_sec_addr[17]~reg0.ENA
catch_finish => wr_sec_addr[16]~reg0.ENA
catch_finish => wr_sec_addr[15]~reg0.ENA
catch_finish => wr_sec_addr[14]~reg0.ENA
catch_finish => wr_sec_addr[13]~reg0.ENA
catch_finish => wr_sec_addr[12]~reg0.ENA
catch_finish => wr_sec_addr[11]~reg0.ENA
catch_finish => wr_sec_addr[10]~reg0.ENA
catch_finish => wr_sec_addr[9]~reg0.ENA
catch_finish => wr_sec_addr[8]~reg0.ENA
catch_finish => wr_sec_addr[7]~reg0.ENA
catch_finish => wr_sec_addr[6]~reg0.ENA
catch_finish => wr_sec_addr[5]~reg0.ENA
catch_finish => wr_sec_addr[4]~reg0.ENA
catch_finish => wr_sec_addr[3]~reg0.ENA
catch_finish => wr_sec_addr[2]~reg0.ENA
catch_finish => wr_sec_addr[1]~reg0.ENA
wr_start_en <= wr_start_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[0] <= wr_sec_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[1] <= wr_sec_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[2] <= wr_sec_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[3] <= wr_sec_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[4] <= wr_sec_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[5] <= wr_sec_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[6] <= wr_sec_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[7] <= wr_sec_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[8] <= wr_sec_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[9] <= wr_sec_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[10] <= wr_sec_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[11] <= wr_sec_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[12] <= wr_sec_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[13] <= wr_sec_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[14] <= wr_sec_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[15] <= wr_sec_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[16] <= wr_sec_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[17] <= wr_sec_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[18] <= wr_sec_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[19] <= wr_sec_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[20] <= wr_sec_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[21] <= wr_sec_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[22] <= wr_sec_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[23] <= wr_sec_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[24] <= wr_sec_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[25] <= wr_sec_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[26] <= wr_sec_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[27] <= wr_sec_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[28] <= wr_sec_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[29] <= wr_sec_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[30] <= wr_sec_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sec_addr[31] <= wr_sec_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sd_ctrl_top:u_sd_ctrl_top
clk_ref => clk_ref.IN3
clk_ref_180deg => clk_ref_180deg.IN2
rst_n => rst_n.IN3
sd_miso => sd_miso.IN3
sd_clk <= sd_clk.DB_MAX_OUTPUT_PORT_TYPE
sd_cs <= sd_cs.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi <= sd_mosi.DB_MAX_OUTPUT_PORT_TYPE
wr_start_en => comb.IN1
wr_sec_addr[0] => wr_sec_addr[0].IN1
wr_sec_addr[1] => wr_sec_addr[1].IN1
wr_sec_addr[2] => wr_sec_addr[2].IN1
wr_sec_addr[3] => wr_sec_addr[3].IN1
wr_sec_addr[4] => wr_sec_addr[4].IN1
wr_sec_addr[5] => wr_sec_addr[5].IN1
wr_sec_addr[6] => wr_sec_addr[6].IN1
wr_sec_addr[7] => wr_sec_addr[7].IN1
wr_sec_addr[8] => wr_sec_addr[8].IN1
wr_sec_addr[9] => wr_sec_addr[9].IN1
wr_sec_addr[10] => wr_sec_addr[10].IN1
wr_sec_addr[11] => wr_sec_addr[11].IN1
wr_sec_addr[12] => wr_sec_addr[12].IN1
wr_sec_addr[13] => wr_sec_addr[13].IN1
wr_sec_addr[14] => wr_sec_addr[14].IN1
wr_sec_addr[15] => wr_sec_addr[15].IN1
wr_sec_addr[16] => wr_sec_addr[16].IN1
wr_sec_addr[17] => wr_sec_addr[17].IN1
wr_sec_addr[18] => wr_sec_addr[18].IN1
wr_sec_addr[19] => wr_sec_addr[19].IN1
wr_sec_addr[20] => wr_sec_addr[20].IN1
wr_sec_addr[21] => wr_sec_addr[21].IN1
wr_sec_addr[22] => wr_sec_addr[22].IN1
wr_sec_addr[23] => wr_sec_addr[23].IN1
wr_sec_addr[24] => wr_sec_addr[24].IN1
wr_sec_addr[25] => wr_sec_addr[25].IN1
wr_sec_addr[26] => wr_sec_addr[26].IN1
wr_sec_addr[27] => wr_sec_addr[27].IN1
wr_sec_addr[28] => wr_sec_addr[28].IN1
wr_sec_addr[29] => wr_sec_addr[29].IN1
wr_sec_addr[30] => wr_sec_addr[30].IN1
wr_sec_addr[31] => wr_sec_addr[31].IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_busy <= sd_write:u_sd_write.wr_busy
wr_req <= sd_write:u_sd_write.wr_req
rd_start_en => comb.IN1
rd_sec_addr[0] => rd_sec_addr[0].IN1
rd_sec_addr[1] => rd_sec_addr[1].IN1
rd_sec_addr[2] => rd_sec_addr[2].IN1
rd_sec_addr[3] => rd_sec_addr[3].IN1
rd_sec_addr[4] => rd_sec_addr[4].IN1
rd_sec_addr[5] => rd_sec_addr[5].IN1
rd_sec_addr[6] => rd_sec_addr[6].IN1
rd_sec_addr[7] => rd_sec_addr[7].IN1
rd_sec_addr[8] => rd_sec_addr[8].IN1
rd_sec_addr[9] => rd_sec_addr[9].IN1
rd_sec_addr[10] => rd_sec_addr[10].IN1
rd_sec_addr[11] => rd_sec_addr[11].IN1
rd_sec_addr[12] => rd_sec_addr[12].IN1
rd_sec_addr[13] => rd_sec_addr[13].IN1
rd_sec_addr[14] => rd_sec_addr[14].IN1
rd_sec_addr[15] => rd_sec_addr[15].IN1
rd_sec_addr[16] => rd_sec_addr[16].IN1
rd_sec_addr[17] => rd_sec_addr[17].IN1
rd_sec_addr[18] => rd_sec_addr[18].IN1
rd_sec_addr[19] => rd_sec_addr[19].IN1
rd_sec_addr[20] => rd_sec_addr[20].IN1
rd_sec_addr[21] => rd_sec_addr[21].IN1
rd_sec_addr[22] => rd_sec_addr[22].IN1
rd_sec_addr[23] => rd_sec_addr[23].IN1
rd_sec_addr[24] => rd_sec_addr[24].IN1
rd_sec_addr[25] => rd_sec_addr[25].IN1
rd_sec_addr[26] => rd_sec_addr[26].IN1
rd_sec_addr[27] => rd_sec_addr[27].IN1
rd_sec_addr[28] => rd_sec_addr[28].IN1
rd_sec_addr[29] => rd_sec_addr[29].IN1
rd_sec_addr[30] => rd_sec_addr[30].IN1
rd_sec_addr[31] => rd_sec_addr[31].IN1
rd_busy <= sd_read:u_sd_read.rd_busy
rd_val_en <= sd_read:u_sd_read.rd_val_en
rd_val_data[0] <= sd_read:u_sd_read.rd_val_data
rd_val_data[1] <= sd_read:u_sd_read.rd_val_data
rd_val_data[2] <= sd_read:u_sd_read.rd_val_data
rd_val_data[3] <= sd_read:u_sd_read.rd_val_data
rd_val_data[4] <= sd_read:u_sd_read.rd_val_data
rd_val_data[5] <= sd_read:u_sd_read.rd_val_data
rd_val_data[6] <= sd_read:u_sd_read.rd_val_data
rd_val_data[7] <= sd_read:u_sd_read.rd_val_data
rd_val_data[8] <= sd_read:u_sd_read.rd_val_data
rd_val_data[9] <= sd_read:u_sd_read.rd_val_data
rd_val_data[10] <= sd_read:u_sd_read.rd_val_data
rd_val_data[11] <= sd_read:u_sd_read.rd_val_data
rd_val_data[12] <= sd_read:u_sd_read.rd_val_data
rd_val_data[13] <= sd_read:u_sd_read.rd_val_data
rd_val_data[14] <= sd_read:u_sd_read.rd_val_data
rd_val_data[15] <= sd_read:u_sd_read.rd_val_data
sd_init_done <= sd_init:u_sd_init.sd_init_done


|my_vga|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init
clk_ref => div_cnt[0].CLK
clk_ref => div_cnt[1].CLK
clk_ref => div_cnt[2].CLK
clk_ref => div_cnt[3].CLK
clk_ref => div_cnt[4].CLK
clk_ref => div_cnt[5].CLK
clk_ref => div_cnt[6].CLK
clk_ref => div_cnt[7].CLK
clk_ref => div_clk.CLK
rst_n => res_bit_cnt[0].ACLR
rst_n => res_bit_cnt[1].ACLR
rst_n => res_bit_cnt[2].ACLR
rst_n => res_bit_cnt[3].ACLR
rst_n => res_bit_cnt[4].ACLR
rst_n => res_bit_cnt[5].ACLR
rst_n => res_flag.ACLR
rst_n => res_data[0].ACLR
rst_n => res_data[1].ACLR
rst_n => res_data[2].ACLR
rst_n => res_data[3].ACLR
rst_n => res_data[4].ACLR
rst_n => res_data[5].ACLR
rst_n => res_data[6].ACLR
rst_n => res_data[7].ACLR
rst_n => res_data[8].ACLR
rst_n => res_data[9].ACLR
rst_n => res_data[10].ACLR
rst_n => res_data[11].ACLR
rst_n => res_data[12].ACLR
rst_n => res_data[13].ACLR
rst_n => res_data[14].ACLR
rst_n => res_data[15].ACLR
rst_n => res_data[16].ACLR
rst_n => res_data[17].ACLR
rst_n => res_data[18].ACLR
rst_n => res_data[19].ACLR
rst_n => res_data[20].ACLR
rst_n => res_data[21].ACLR
rst_n => res_data[22].ACLR
rst_n => res_data[23].ACLR
rst_n => res_data[24].ACLR
rst_n => res_data[25].ACLR
rst_n => res_data[26].ACLR
rst_n => res_data[27].ACLR
rst_n => res_data[28].ACLR
rst_n => res_data[29].ACLR
rst_n => res_data[30].ACLR
rst_n => res_data[31].ACLR
rst_n => res_data[32].ACLR
rst_n => res_data[33].ACLR
rst_n => res_data[34].ACLR
rst_n => res_data[35].ACLR
rst_n => res_data[36].ACLR
rst_n => res_data[37].ACLR
rst_n => res_data[38].ACLR
rst_n => res_data[39].ACLR
rst_n => res_data[40].ACLR
rst_n => res_data[41].ACLR
rst_n => res_data[42].ACLR
rst_n => res_data[43].ACLR
rst_n => res_data[44].ACLR
rst_n => res_data[45].ACLR
rst_n => res_data[46].ACLR
rst_n => res_data[47].ACLR
rst_n => res_en.ACLR
rst_n => over_time_en.ACLR
rst_n => over_time_cnt[0].ACLR
rst_n => over_time_cnt[1].ACLR
rst_n => over_time_cnt[2].ACLR
rst_n => over_time_cnt[3].ACLR
rst_n => over_time_cnt[4].ACLR
rst_n => over_time_cnt[5].ACLR
rst_n => over_time_cnt[6].ACLR
rst_n => over_time_cnt[7].ACLR
rst_n => over_time_cnt[8].ACLR
rst_n => over_time_cnt[9].ACLR
rst_n => over_time_cnt[10].ACLR
rst_n => over_time_cnt[11].ACLR
rst_n => over_time_cnt[12].ACLR
rst_n => over_time_cnt[13].ACLR
rst_n => over_time_cnt[14].ACLR
rst_n => over_time_cnt[15].ACLR
rst_n => cmd_bit_cnt[0].ACLR
rst_n => cmd_bit_cnt[1].ACLR
rst_n => cmd_bit_cnt[2].ACLR
rst_n => cmd_bit_cnt[3].ACLR
rst_n => cmd_bit_cnt[4].ACLR
rst_n => cmd_bit_cnt[5].ACLR
rst_n => sd_init_done~reg0.ACLR
rst_n => sd_mosi~reg0.PRESET
rst_n => sd_cs~reg0.PRESET
rst_n => div_cnt[0].ACLR
rst_n => div_cnt[1].ACLR
rst_n => div_cnt[2].ACLR
rst_n => div_cnt[3].ACLR
rst_n => div_cnt[4].ACLR
rst_n => div_cnt[5].ACLR
rst_n => div_cnt[6].ACLR
rst_n => div_cnt[7].ACLR
rst_n => div_clk.ACLR
rst_n => poweron_cnt[0].ACLR
rst_n => poweron_cnt[1].ACLR
rst_n => poweron_cnt[2].ACLR
rst_n => poweron_cnt[3].ACLR
rst_n => poweron_cnt[4].ACLR
rst_n => poweron_cnt[5].ACLR
rst_n => poweron_cnt[6].ACLR
rst_n => poweron_cnt[7].ACLR
rst_n => poweron_cnt[8].ACLR
rst_n => poweron_cnt[9].ACLR
rst_n => poweron_cnt[10].ACLR
rst_n => poweron_cnt[11].ACLR
rst_n => poweron_cnt[12].ACLR
rst_n => cur_state~3.DATAIN
sd_miso => res_data.DATAB
sd_miso => res_data.DATAB
sd_miso => always2.IN1
sd_clk <= div_clk.DB_MAX_OUTPUT_PORT_TYPE
sd_cs <= sd_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi <= sd_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_init_done <= sd_init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write
clk_ref => detect_done_flag.CLK
clk_ref => wr_req~reg0.CLK
clk_ref => data_cnt[0].CLK
clk_ref => data_cnt[1].CLK
clk_ref => data_cnt[2].CLK
clk_ref => data_cnt[3].CLK
clk_ref => data_cnt[4].CLK
clk_ref => data_cnt[5].CLK
clk_ref => data_cnt[6].CLK
clk_ref => data_cnt[7].CLK
clk_ref => data_cnt[8].CLK
clk_ref => wr_data_t[0].CLK
clk_ref => wr_data_t[1].CLK
clk_ref => wr_data_t[2].CLK
clk_ref => wr_data_t[3].CLK
clk_ref => wr_data_t[4].CLK
clk_ref => wr_data_t[5].CLK
clk_ref => wr_data_t[6].CLK
clk_ref => wr_data_t[7].CLK
clk_ref => wr_data_t[8].CLK
clk_ref => wr_data_t[9].CLK
clk_ref => wr_data_t[10].CLK
clk_ref => wr_data_t[11].CLK
clk_ref => wr_data_t[12].CLK
clk_ref => wr_data_t[13].CLK
clk_ref => wr_data_t[14].CLK
clk_ref => wr_data_t[15].CLK
clk_ref => bit_cnt[0].CLK
clk_ref => bit_cnt[1].CLK
clk_ref => bit_cnt[2].CLK
clk_ref => bit_cnt[3].CLK
clk_ref => cmd_bit_cnt[0].CLK
clk_ref => cmd_bit_cnt[1].CLK
clk_ref => cmd_bit_cnt[2].CLK
clk_ref => cmd_bit_cnt[3].CLK
clk_ref => cmd_bit_cnt[4].CLK
clk_ref => cmd_bit_cnt[5].CLK
clk_ref => cmd_wr[0].CLK
clk_ref => cmd_wr[1].CLK
clk_ref => cmd_wr[2].CLK
clk_ref => cmd_wr[3].CLK
clk_ref => cmd_wr[4].CLK
clk_ref => cmd_wr[5].CLK
clk_ref => cmd_wr[6].CLK
clk_ref => cmd_wr[7].CLK
clk_ref => cmd_wr[8].CLK
clk_ref => cmd_wr[9].CLK
clk_ref => cmd_wr[10].CLK
clk_ref => cmd_wr[11].CLK
clk_ref => cmd_wr[12].CLK
clk_ref => cmd_wr[13].CLK
clk_ref => cmd_wr[14].CLK
clk_ref => cmd_wr[15].CLK
clk_ref => cmd_wr[16].CLK
clk_ref => cmd_wr[17].CLK
clk_ref => cmd_wr[18].CLK
clk_ref => cmd_wr[19].CLK
clk_ref => cmd_wr[20].CLK
clk_ref => cmd_wr[21].CLK
clk_ref => cmd_wr[22].CLK
clk_ref => cmd_wr[23].CLK
clk_ref => cmd_wr[24].CLK
clk_ref => cmd_wr[25].CLK
clk_ref => cmd_wr[26].CLK
clk_ref => cmd_wr[27].CLK
clk_ref => cmd_wr[28].CLK
clk_ref => cmd_wr[29].CLK
clk_ref => cmd_wr[30].CLK
clk_ref => cmd_wr[31].CLK
clk_ref => cmd_wr[32].CLK
clk_ref => cmd_wr[33].CLK
clk_ref => cmd_wr[34].CLK
clk_ref => cmd_wr[35].CLK
clk_ref => cmd_wr[36].CLK
clk_ref => cmd_wr[37].CLK
clk_ref => cmd_wr[38].CLK
clk_ref => cmd_wr[39].CLK
clk_ref => cmd_wr[40].CLK
clk_ref => cmd_wr[41].CLK
clk_ref => cmd_wr[42].CLK
clk_ref => cmd_wr[43].CLK
clk_ref => cmd_wr[44].CLK
clk_ref => cmd_wr[45].CLK
clk_ref => cmd_wr[46].CLK
clk_ref => cmd_wr[47].CLK
clk_ref => wr_busy~reg0.CLK
clk_ref => wr_ctrl_cnt[0].CLK
clk_ref => wr_ctrl_cnt[1].CLK
clk_ref => wr_ctrl_cnt[2].CLK
clk_ref => wr_ctrl_cnt[3].CLK
clk_ref => sd_mosi~reg0.CLK
clk_ref => sd_cs~reg0.CLK
clk_ref => detect_data[0].CLK
clk_ref => detect_data[1].CLK
clk_ref => detect_data[2].CLK
clk_ref => detect_data[3].CLK
clk_ref => detect_data[4].CLK
clk_ref => detect_data[5].CLK
clk_ref => detect_data[6].CLK
clk_ref => detect_data[7].CLK
clk_ref => wr_en_d1.CLK
clk_ref => wr_en_d0.CLK
clk_ref_180deg => res_bit_cnt[0].CLK
clk_ref_180deg => res_bit_cnt[1].CLK
clk_ref_180deg => res_bit_cnt[2].CLK
clk_ref_180deg => res_bit_cnt[3].CLK
clk_ref_180deg => res_bit_cnt[4].CLK
clk_ref_180deg => res_bit_cnt[5].CLK
clk_ref_180deg => res_flag.CLK
clk_ref_180deg => res_en.CLK
rst_n => detect_done_flag.ACLR
rst_n => wr_req~reg0.ACLR
rst_n => data_cnt[0].ACLR
rst_n => data_cnt[1].ACLR
rst_n => data_cnt[2].ACLR
rst_n => data_cnt[3].ACLR
rst_n => data_cnt[4].ACLR
rst_n => data_cnt[5].ACLR
rst_n => data_cnt[6].ACLR
rst_n => data_cnt[7].ACLR
rst_n => data_cnt[8].ACLR
rst_n => wr_data_t[0].ACLR
rst_n => wr_data_t[1].ACLR
rst_n => wr_data_t[2].ACLR
rst_n => wr_data_t[3].ACLR
rst_n => wr_data_t[4].ACLR
rst_n => wr_data_t[5].ACLR
rst_n => wr_data_t[6].ACLR
rst_n => wr_data_t[7].ACLR
rst_n => wr_data_t[8].ACLR
rst_n => wr_data_t[9].ACLR
rst_n => wr_data_t[10].ACLR
rst_n => wr_data_t[11].ACLR
rst_n => wr_data_t[12].ACLR
rst_n => wr_data_t[13].ACLR
rst_n => wr_data_t[14].ACLR
rst_n => wr_data_t[15].ACLR
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => cmd_bit_cnt[0].ACLR
rst_n => cmd_bit_cnt[1].ACLR
rst_n => cmd_bit_cnt[2].ACLR
rst_n => cmd_bit_cnt[3].ACLR
rst_n => cmd_bit_cnt[4].ACLR
rst_n => cmd_bit_cnt[5].ACLR
rst_n => cmd_wr[0].ACLR
rst_n => cmd_wr[1].ACLR
rst_n => cmd_wr[2].ACLR
rst_n => cmd_wr[3].ACLR
rst_n => cmd_wr[4].ACLR
rst_n => cmd_wr[5].ACLR
rst_n => cmd_wr[6].ACLR
rst_n => cmd_wr[7].ACLR
rst_n => cmd_wr[8].ACLR
rst_n => cmd_wr[9].ACLR
rst_n => cmd_wr[10].ACLR
rst_n => cmd_wr[11].ACLR
rst_n => cmd_wr[12].ACLR
rst_n => cmd_wr[13].ACLR
rst_n => cmd_wr[14].ACLR
rst_n => cmd_wr[15].ACLR
rst_n => cmd_wr[16].ACLR
rst_n => cmd_wr[17].ACLR
rst_n => cmd_wr[18].ACLR
rst_n => cmd_wr[19].ACLR
rst_n => cmd_wr[20].ACLR
rst_n => cmd_wr[21].ACLR
rst_n => cmd_wr[22].ACLR
rst_n => cmd_wr[23].ACLR
rst_n => cmd_wr[24].ACLR
rst_n => cmd_wr[25].ACLR
rst_n => cmd_wr[26].ACLR
rst_n => cmd_wr[27].ACLR
rst_n => cmd_wr[28].ACLR
rst_n => cmd_wr[29].ACLR
rst_n => cmd_wr[30].ACLR
rst_n => cmd_wr[31].ACLR
rst_n => cmd_wr[32].ACLR
rst_n => cmd_wr[33].ACLR
rst_n => cmd_wr[34].ACLR
rst_n => cmd_wr[35].ACLR
rst_n => cmd_wr[36].ACLR
rst_n => cmd_wr[37].ACLR
rst_n => cmd_wr[38].ACLR
rst_n => cmd_wr[39].ACLR
rst_n => cmd_wr[40].ACLR
rst_n => cmd_wr[41].ACLR
rst_n => cmd_wr[42].ACLR
rst_n => cmd_wr[43].ACLR
rst_n => cmd_wr[44].ACLR
rst_n => cmd_wr[45].ACLR
rst_n => cmd_wr[46].ACLR
rst_n => cmd_wr[47].ACLR
rst_n => wr_busy~reg0.ACLR
rst_n => wr_ctrl_cnt[0].ACLR
rst_n => wr_ctrl_cnt[1].ACLR
rst_n => wr_ctrl_cnt[2].ACLR
rst_n => wr_ctrl_cnt[3].ACLR
rst_n => sd_mosi~reg0.PRESET
rst_n => sd_cs~reg0.PRESET
rst_n => wr_en_d1.ACLR
rst_n => wr_en_d0.ACLR
rst_n => res_bit_cnt[0].ACLR
rst_n => res_bit_cnt[1].ACLR
rst_n => res_bit_cnt[2].ACLR
rst_n => res_bit_cnt[3].ACLR
rst_n => res_bit_cnt[4].ACLR
rst_n => res_bit_cnt[5].ACLR
rst_n => res_flag.ACLR
rst_n => res_en.ACLR
rst_n => detect_data[0].ACLR
rst_n => detect_data[1].ACLR
rst_n => detect_data[2].ACLR
rst_n => detect_data[3].ACLR
rst_n => detect_data[4].ACLR
rst_n => detect_data[5].ACLR
rst_n => detect_data[6].ACLR
rst_n => detect_data[7].ACLR
sd_miso => detect_data.DATAB
sd_miso => always1.IN1
sd_cs <= sd_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi <= sd_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_start_en => wr_en_d0.DATAIN
wr_sec_addr[0] => cmd_wr.DATAB
wr_sec_addr[1] => cmd_wr.DATAB
wr_sec_addr[2] => cmd_wr.DATAB
wr_sec_addr[3] => cmd_wr.DATAB
wr_sec_addr[4] => cmd_wr.DATAB
wr_sec_addr[5] => cmd_wr.DATAB
wr_sec_addr[6] => cmd_wr.DATAB
wr_sec_addr[7] => cmd_wr.DATAB
wr_sec_addr[8] => cmd_wr.DATAB
wr_sec_addr[9] => cmd_wr.DATAB
wr_sec_addr[10] => cmd_wr.DATAB
wr_sec_addr[11] => cmd_wr.DATAB
wr_sec_addr[12] => cmd_wr.DATAB
wr_sec_addr[13] => cmd_wr.DATAB
wr_sec_addr[14] => cmd_wr.DATAB
wr_sec_addr[15] => cmd_wr.DATAB
wr_sec_addr[16] => cmd_wr.DATAB
wr_sec_addr[17] => cmd_wr.DATAB
wr_sec_addr[18] => cmd_wr.DATAB
wr_sec_addr[19] => cmd_wr.DATAB
wr_sec_addr[20] => cmd_wr.DATAB
wr_sec_addr[21] => cmd_wr.DATAB
wr_sec_addr[22] => cmd_wr.DATAB
wr_sec_addr[23] => cmd_wr.DATAB
wr_sec_addr[24] => cmd_wr.DATAB
wr_sec_addr[25] => cmd_wr.DATAB
wr_sec_addr[26] => cmd_wr.DATAB
wr_sec_addr[27] => cmd_wr.DATAB
wr_sec_addr[28] => cmd_wr.DATAB
wr_sec_addr[29] => cmd_wr.DATAB
wr_sec_addr[30] => cmd_wr.DATAB
wr_sec_addr[31] => cmd_wr.DATAB
wr_data[0] => wr_data_t.DATAB
wr_data[0] => Mux1.IN4
wr_data[1] => wr_data_t.DATAB
wr_data[1] => Mux1.IN5
wr_data[2] => wr_data_t.DATAB
wr_data[2] => Mux1.IN6
wr_data[3] => wr_data_t.DATAB
wr_data[3] => Mux1.IN7
wr_data[4] => wr_data_t.DATAB
wr_data[4] => Mux1.IN8
wr_data[5] => wr_data_t.DATAB
wr_data[5] => Mux1.IN9
wr_data[6] => wr_data_t.DATAB
wr_data[6] => Mux1.IN10
wr_data[7] => wr_data_t.DATAB
wr_data[7] => Mux1.IN11
wr_data[8] => wr_data_t.DATAB
wr_data[8] => Mux1.IN12
wr_data[9] => wr_data_t.DATAB
wr_data[9] => Mux1.IN13
wr_data[10] => wr_data_t.DATAB
wr_data[10] => Mux1.IN14
wr_data[11] => wr_data_t.DATAB
wr_data[11] => Mux1.IN15
wr_data[12] => wr_data_t.DATAB
wr_data[12] => Mux1.IN16
wr_data[13] => wr_data_t.DATAB
wr_data[13] => Mux1.IN17
wr_data[14] => wr_data_t.DATAB
wr_data[14] => Mux1.IN18
wr_data[15] => wr_data_t.DATAB
wr_data[15] => Mux1.IN19
wr_busy <= wr_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_req <= wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read
clk_ref => rd_data_flag.CLK
clk_ref => rd_busy~reg0.CLK
clk_ref => cmd_bit_cnt[0].CLK
clk_ref => cmd_bit_cnt[1].CLK
clk_ref => cmd_bit_cnt[2].CLK
clk_ref => cmd_bit_cnt[3].CLK
clk_ref => cmd_bit_cnt[4].CLK
clk_ref => cmd_bit_cnt[5].CLK
clk_ref => cmd_rd[0].CLK
clk_ref => cmd_rd[1].CLK
clk_ref => cmd_rd[2].CLK
clk_ref => cmd_rd[3].CLK
clk_ref => cmd_rd[4].CLK
clk_ref => cmd_rd[5].CLK
clk_ref => cmd_rd[6].CLK
clk_ref => cmd_rd[7].CLK
clk_ref => cmd_rd[8].CLK
clk_ref => cmd_rd[9].CLK
clk_ref => cmd_rd[10].CLK
clk_ref => cmd_rd[11].CLK
clk_ref => cmd_rd[12].CLK
clk_ref => cmd_rd[13].CLK
clk_ref => cmd_rd[14].CLK
clk_ref => cmd_rd[15].CLK
clk_ref => cmd_rd[16].CLK
clk_ref => cmd_rd[17].CLK
clk_ref => cmd_rd[18].CLK
clk_ref => cmd_rd[19].CLK
clk_ref => cmd_rd[20].CLK
clk_ref => cmd_rd[21].CLK
clk_ref => cmd_rd[22].CLK
clk_ref => cmd_rd[23].CLK
clk_ref => cmd_rd[24].CLK
clk_ref => cmd_rd[25].CLK
clk_ref => cmd_rd[26].CLK
clk_ref => cmd_rd[27].CLK
clk_ref => cmd_rd[28].CLK
clk_ref => cmd_rd[29].CLK
clk_ref => cmd_rd[30].CLK
clk_ref => cmd_rd[31].CLK
clk_ref => cmd_rd[32].CLK
clk_ref => cmd_rd[33].CLK
clk_ref => cmd_rd[34].CLK
clk_ref => cmd_rd[35].CLK
clk_ref => cmd_rd[36].CLK
clk_ref => cmd_rd[37].CLK
clk_ref => cmd_rd[38].CLK
clk_ref => cmd_rd[39].CLK
clk_ref => cmd_rd[40].CLK
clk_ref => cmd_rd[41].CLK
clk_ref => cmd_rd[42].CLK
clk_ref => cmd_rd[43].CLK
clk_ref => cmd_rd[44].CLK
clk_ref => cmd_rd[45].CLK
clk_ref => cmd_rd[46].CLK
clk_ref => cmd_rd[47].CLK
clk_ref => rd_ctrl_cnt[0].CLK
clk_ref => rd_ctrl_cnt[1].CLK
clk_ref => rd_ctrl_cnt[2].CLK
clk_ref => rd_ctrl_cnt[3].CLK
clk_ref => sd_mosi~reg0.CLK
clk_ref => sd_cs~reg0.CLK
clk_ref => rd_val_data[0]~reg0.CLK
clk_ref => rd_val_data[1]~reg0.CLK
clk_ref => rd_val_data[2]~reg0.CLK
clk_ref => rd_val_data[3]~reg0.CLK
clk_ref => rd_val_data[4]~reg0.CLK
clk_ref => rd_val_data[5]~reg0.CLK
clk_ref => rd_val_data[6]~reg0.CLK
clk_ref => rd_val_data[7]~reg0.CLK
clk_ref => rd_val_data[8]~reg0.CLK
clk_ref => rd_val_data[9]~reg0.CLK
clk_ref => rd_val_data[10]~reg0.CLK
clk_ref => rd_val_data[11]~reg0.CLK
clk_ref => rd_val_data[12]~reg0.CLK
clk_ref => rd_val_data[13]~reg0.CLK
clk_ref => rd_val_data[14]~reg0.CLK
clk_ref => rd_val_data[15]~reg0.CLK
clk_ref => rd_val_en~reg0.CLK
clk_ref => rd_en_d1.CLK
clk_ref => rd_en_d0.CLK
clk_ref_180deg => rx_finish_en.CLK
clk_ref_180deg => rx_data_cnt[0].CLK
clk_ref_180deg => rx_data_cnt[1].CLK
clk_ref_180deg => rx_data_cnt[2].CLK
clk_ref_180deg => rx_data_cnt[3].CLK
clk_ref_180deg => rx_data_cnt[4].CLK
clk_ref_180deg => rx_data_cnt[5].CLK
clk_ref_180deg => rx_data_cnt[6].CLK
clk_ref_180deg => rx_data_cnt[7].CLK
clk_ref_180deg => rx_data_cnt[8].CLK
clk_ref_180deg => rx_bit_cnt[0].CLK
clk_ref_180deg => rx_bit_cnt[1].CLK
clk_ref_180deg => rx_bit_cnt[2].CLK
clk_ref_180deg => rx_bit_cnt[3].CLK
clk_ref_180deg => rx_flag.CLK
clk_ref_180deg => rx_data_t[0].CLK
clk_ref_180deg => rx_data_t[1].CLK
clk_ref_180deg => rx_data_t[2].CLK
clk_ref_180deg => rx_data_t[3].CLK
clk_ref_180deg => rx_data_t[4].CLK
clk_ref_180deg => rx_data_t[5].CLK
clk_ref_180deg => rx_data_t[6].CLK
clk_ref_180deg => rx_data_t[7].CLK
clk_ref_180deg => rx_data_t[8].CLK
clk_ref_180deg => rx_data_t[9].CLK
clk_ref_180deg => rx_data_t[10].CLK
clk_ref_180deg => rx_data_t[11].CLK
clk_ref_180deg => rx_data_t[12].CLK
clk_ref_180deg => rx_data_t[13].CLK
clk_ref_180deg => rx_data_t[14].CLK
clk_ref_180deg => rx_data_t[15].CLK
clk_ref_180deg => rx_en_t.CLK
clk_ref_180deg => res_bit_cnt[0].CLK
clk_ref_180deg => res_bit_cnt[1].CLK
clk_ref_180deg => res_bit_cnt[2].CLK
clk_ref_180deg => res_bit_cnt[3].CLK
clk_ref_180deg => res_bit_cnt[4].CLK
clk_ref_180deg => res_bit_cnt[5].CLK
clk_ref_180deg => res_flag.CLK
clk_ref_180deg => res_en.CLK
rst_n => rd_data_flag.ACLR
rst_n => rd_busy~reg0.ACLR
rst_n => cmd_bit_cnt[0].ACLR
rst_n => cmd_bit_cnt[1].ACLR
rst_n => cmd_bit_cnt[2].ACLR
rst_n => cmd_bit_cnt[3].ACLR
rst_n => cmd_bit_cnt[4].ACLR
rst_n => cmd_bit_cnt[5].ACLR
rst_n => cmd_rd[0].ACLR
rst_n => cmd_rd[1].ACLR
rst_n => cmd_rd[2].ACLR
rst_n => cmd_rd[3].ACLR
rst_n => cmd_rd[4].ACLR
rst_n => cmd_rd[5].ACLR
rst_n => cmd_rd[6].ACLR
rst_n => cmd_rd[7].ACLR
rst_n => cmd_rd[8].ACLR
rst_n => cmd_rd[9].ACLR
rst_n => cmd_rd[10].ACLR
rst_n => cmd_rd[11].ACLR
rst_n => cmd_rd[12].ACLR
rst_n => cmd_rd[13].ACLR
rst_n => cmd_rd[14].ACLR
rst_n => cmd_rd[15].ACLR
rst_n => cmd_rd[16].ACLR
rst_n => cmd_rd[17].ACLR
rst_n => cmd_rd[18].ACLR
rst_n => cmd_rd[19].ACLR
rst_n => cmd_rd[20].ACLR
rst_n => cmd_rd[21].ACLR
rst_n => cmd_rd[22].ACLR
rst_n => cmd_rd[23].ACLR
rst_n => cmd_rd[24].ACLR
rst_n => cmd_rd[25].ACLR
rst_n => cmd_rd[26].ACLR
rst_n => cmd_rd[27].ACLR
rst_n => cmd_rd[28].ACLR
rst_n => cmd_rd[29].ACLR
rst_n => cmd_rd[30].ACLR
rst_n => cmd_rd[31].ACLR
rst_n => cmd_rd[32].ACLR
rst_n => cmd_rd[33].ACLR
rst_n => cmd_rd[34].ACLR
rst_n => cmd_rd[35].ACLR
rst_n => cmd_rd[36].ACLR
rst_n => cmd_rd[37].ACLR
rst_n => cmd_rd[38].ACLR
rst_n => cmd_rd[39].ACLR
rst_n => cmd_rd[40].ACLR
rst_n => cmd_rd[41].ACLR
rst_n => cmd_rd[42].ACLR
rst_n => cmd_rd[43].ACLR
rst_n => cmd_rd[44].ACLR
rst_n => cmd_rd[45].ACLR
rst_n => cmd_rd[46].ACLR
rst_n => cmd_rd[47].ACLR
rst_n => rd_ctrl_cnt[0].ACLR
rst_n => rd_ctrl_cnt[1].ACLR
rst_n => rd_ctrl_cnt[2].ACLR
rst_n => rd_ctrl_cnt[3].ACLR
rst_n => sd_mosi~reg0.PRESET
rst_n => sd_cs~reg0.PRESET
rst_n => rd_val_data[0]~reg0.ACLR
rst_n => rd_val_data[1]~reg0.ACLR
rst_n => rd_val_data[2]~reg0.ACLR
rst_n => rd_val_data[3]~reg0.ACLR
rst_n => rd_val_data[4]~reg0.ACLR
rst_n => rd_val_data[5]~reg0.ACLR
rst_n => rd_val_data[6]~reg0.ACLR
rst_n => rd_val_data[7]~reg0.ACLR
rst_n => rd_val_data[8]~reg0.ACLR
rst_n => rd_val_data[9]~reg0.ACLR
rst_n => rd_val_data[10]~reg0.ACLR
rst_n => rd_val_data[11]~reg0.ACLR
rst_n => rd_val_data[12]~reg0.ACLR
rst_n => rd_val_data[13]~reg0.ACLR
rst_n => rd_val_data[14]~reg0.ACLR
rst_n => rd_val_data[15]~reg0.ACLR
rst_n => rd_val_en~reg0.ACLR
rst_n => rd_en_d1.ACLR
rst_n => rd_en_d0.ACLR
rst_n => res_bit_cnt[0].ACLR
rst_n => res_bit_cnt[1].ACLR
rst_n => res_bit_cnt[2].ACLR
rst_n => res_bit_cnt[3].ACLR
rst_n => res_bit_cnt[4].ACLR
rst_n => res_bit_cnt[5].ACLR
rst_n => res_flag.ACLR
rst_n => res_en.ACLR
rst_n => rx_finish_en.ACLR
rst_n => rx_data_cnt[0].ACLR
rst_n => rx_data_cnt[1].ACLR
rst_n => rx_data_cnt[2].ACLR
rst_n => rx_data_cnt[3].ACLR
rst_n => rx_data_cnt[4].ACLR
rst_n => rx_data_cnt[5].ACLR
rst_n => rx_data_cnt[6].ACLR
rst_n => rx_data_cnt[7].ACLR
rst_n => rx_data_cnt[8].ACLR
rst_n => rx_bit_cnt[0].ACLR
rst_n => rx_bit_cnt[1].ACLR
rst_n => rx_bit_cnt[2].ACLR
rst_n => rx_bit_cnt[3].ACLR
rst_n => rx_flag.ACLR
rst_n => rx_data_t[0].ACLR
rst_n => rx_data_t[1].ACLR
rst_n => rx_data_t[2].ACLR
rst_n => rx_data_t[3].ACLR
rst_n => rx_data_t[4].ACLR
rst_n => rx_data_t[5].ACLR
rst_n => rx_data_t[6].ACLR
rst_n => rx_data_t[7].ACLR
rst_n => rx_data_t[8].ACLR
rst_n => rx_data_t[9].ACLR
rst_n => rx_data_t[10].ACLR
rst_n => rx_data_t[11].ACLR
rst_n => rx_data_t[12].ACLR
rst_n => rx_data_t[13].ACLR
rst_n => rx_data_t[14].ACLR
rst_n => rx_data_t[15].ACLR
rst_n => rx_en_t.ACLR
sd_miso => rx_data_t.DATAB
sd_miso => always1.IN1
sd_miso => always2.IN1
sd_cs <= sd_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_mosi <= sd_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_start_en => rd_en_d0.DATAIN
rd_sec_addr[0] => cmd_rd.DATAB
rd_sec_addr[1] => cmd_rd.DATAB
rd_sec_addr[2] => cmd_rd.DATAB
rd_sec_addr[3] => cmd_rd.DATAB
rd_sec_addr[4] => cmd_rd.DATAB
rd_sec_addr[5] => cmd_rd.DATAB
rd_sec_addr[6] => cmd_rd.DATAB
rd_sec_addr[7] => cmd_rd.DATAB
rd_sec_addr[8] => cmd_rd.DATAB
rd_sec_addr[9] => cmd_rd.DATAB
rd_sec_addr[10] => cmd_rd.DATAB
rd_sec_addr[11] => cmd_rd.DATAB
rd_sec_addr[12] => cmd_rd.DATAB
rd_sec_addr[13] => cmd_rd.DATAB
rd_sec_addr[14] => cmd_rd.DATAB
rd_sec_addr[15] => cmd_rd.DATAB
rd_sec_addr[16] => cmd_rd.DATAB
rd_sec_addr[17] => cmd_rd.DATAB
rd_sec_addr[18] => cmd_rd.DATAB
rd_sec_addr[19] => cmd_rd.DATAB
rd_sec_addr[20] => cmd_rd.DATAB
rd_sec_addr[21] => cmd_rd.DATAB
rd_sec_addr[22] => cmd_rd.DATAB
rd_sec_addr[23] => cmd_rd.DATAB
rd_sec_addr[24] => cmd_rd.DATAB
rd_sec_addr[25] => cmd_rd.DATAB
rd_sec_addr[26] => cmd_rd.DATAB
rd_sec_addr[27] => cmd_rd.DATAB
rd_sec_addr[28] => cmd_rd.DATAB
rd_sec_addr[29] => cmd_rd.DATAB
rd_sec_addr[30] => cmd_rd.DATAB
rd_sec_addr[31] => cmd_rd.DATAB
rd_busy <= rd_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_en <= rd_val_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[0] <= rd_val_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[1] <= rd_val_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[2] <= rd_val_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[3] <= rd_val_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[4] <= rd_val_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[5] <= rd_val_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[6] <= rd_val_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[7] <= rd_val_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[8] <= rd_val_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[9] <= rd_val_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[10] <= rd_val_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[11] <= rd_val_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[12] <= rd_val_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[13] <= rd_val_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[14] <= rd_val_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_val_data[15] <= rd_val_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top
ref_clk => ref_clk.IN2
out_clk => sdram_clk.DATAIN
rst_n => rst_n.IN2
wr_clk => wr_clk.IN1
wr_en => wr_en.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_load => wr_load.IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_data[0] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[1] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[2] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[3] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[4] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[5] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[6] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[7] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[8] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[9] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[10] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[11] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[12] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[13] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[14] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[15] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_load => rd_load.IN1
sdram_read_valid => sdram_read_valid.IN1
sdram_pingpang_en => sdram_pingpang_en.IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_controller:u_sdram_controller.sdram_cke
sdram_cs_n <= sdram_controller:u_sdram_controller.sdram_cs_n
sdram_ras_n <= sdram_controller:u_sdram_controller.sdram_ras_n
sdram_cas_n <= sdram_controller:u_sdram_controller.sdram_cas_n
sdram_we_n <= sdram_controller:u_sdram_controller.sdram_we_n
sdram_ba[0] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_ba[1] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_addr[0] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[1] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[2] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[3] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[4] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[5] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[6] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[7] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[8] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[9] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[10] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[11] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[12] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_data[0] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[1] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[2] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[3] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[4] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[5] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[6] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[7] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[8] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[9] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[10] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[11] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[12] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[13] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[14] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[15] <> sdram_controller:u_sdram_controller.sdram_data
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl
clk_ref => clk_ref.IN2
rst_n => rw_bank_flag.ACLR
rst_n => sw_bank_en.ACLR
rst_n => sdram_wr_addr[0]~reg0.ACLR
rst_n => sdram_wr_addr[1]~reg0.ACLR
rst_n => sdram_wr_addr[2]~reg0.ACLR
rst_n => sdram_wr_addr[3]~reg0.ACLR
rst_n => sdram_wr_addr[4]~reg0.ACLR
rst_n => sdram_wr_addr[5]~reg0.ACLR
rst_n => sdram_wr_addr[6]~reg0.ACLR
rst_n => sdram_wr_addr[7]~reg0.ACLR
rst_n => sdram_wr_addr[8]~reg0.ACLR
rst_n => sdram_wr_addr[9]~reg0.ACLR
rst_n => sdram_wr_addr[10]~reg0.ACLR
rst_n => sdram_wr_addr[11]~reg0.ACLR
rst_n => sdram_wr_addr[12]~reg0.ACLR
rst_n => sdram_wr_addr[13]~reg0.ACLR
rst_n => sdram_wr_addr[14]~reg0.ACLR
rst_n => sdram_wr_addr[15]~reg0.ACLR
rst_n => sdram_wr_addr[16]~reg0.ACLR
rst_n => sdram_wr_addr[17]~reg0.ACLR
rst_n => sdram_wr_addr[18]~reg0.ACLR
rst_n => sdram_wr_addr[19]~reg0.ACLR
rst_n => sdram_wr_addr[20]~reg0.ACLR
rst_n => sdram_wr_addr[21]~reg0.ACLR
rst_n => sdram_wr_addr[22]~reg0.ACLR
rst_n => sdram_wr_addr[23]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => sdram_rd_addr[0]~reg0.ACLR
rst_n => sdram_rd_addr[1]~reg0.ACLR
rst_n => sdram_rd_addr[2]~reg0.ACLR
rst_n => sdram_rd_addr[3]~reg0.ACLR
rst_n => sdram_rd_addr[4]~reg0.ACLR
rst_n => sdram_rd_addr[5]~reg0.ACLR
rst_n => sdram_rd_addr[6]~reg0.ACLR
rst_n => sdram_rd_addr[7]~reg0.ACLR
rst_n => sdram_rd_addr[8]~reg0.ACLR
rst_n => sdram_rd_addr[9]~reg0.ACLR
rst_n => sdram_rd_addr[10]~reg0.ACLR
rst_n => sdram_rd_addr[11]~reg0.ACLR
rst_n => sdram_rd_addr[12]~reg0.ACLR
rst_n => sdram_rd_addr[13]~reg0.ACLR
rst_n => sdram_rd_addr[14]~reg0.ACLR
rst_n => sdram_rd_addr[15]~reg0.ACLR
rst_n => sdram_rd_addr[16]~reg0.ACLR
rst_n => sdram_rd_addr[17]~reg0.ACLR
rst_n => sdram_rd_addr[18]~reg0.ACLR
rst_n => sdram_rd_addr[19]~reg0.ACLR
rst_n => sdram_rd_addr[20]~reg0.ACLR
rst_n => sdram_rd_addr[21]~reg0.ACLR
rst_n => sdram_rd_addr[22]~reg0.ACLR
rst_n => sdram_rd_addr[23]~reg0.ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => read_valid_r2.ACLR
rst_n => read_valid_r1.ACLR
rst_n => comb.IN1
rst_n => comb.IN1
clk_write => clk_write.IN1
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wr_min_addr[0] => sdram_wr_addr.DATAA
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAA
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAA
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAA
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAA
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAA
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAA
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAA
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAA
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAA
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAA
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAA
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAA
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAA
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAA
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAA
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAA
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAA
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAA
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAA
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAA
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAA
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAA
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[23] => sdram_wr_addr.DATAA
wr_min_addr[23] => sdram_wr_addr.DATAB
wr_max_addr[0] => Add0.IN48
wr_max_addr[1] => Add0.IN47
wr_max_addr[2] => Add0.IN46
wr_max_addr[3] => Add0.IN45
wr_max_addr[4] => Add0.IN44
wr_max_addr[5] => Add0.IN43
wr_max_addr[6] => Add0.IN42
wr_max_addr[7] => Add0.IN41
wr_max_addr[8] => Add0.IN40
wr_max_addr[9] => Add0.IN39
wr_max_addr[10] => Add0.IN38
wr_max_addr[11] => Add0.IN37
wr_max_addr[12] => Add0.IN36
wr_max_addr[13] => Add0.IN35
wr_max_addr[14] => Add0.IN34
wr_max_addr[15] => Add0.IN33
wr_max_addr[16] => Add0.IN32
wr_max_addr[17] => Add0.IN31
wr_max_addr[18] => Add0.IN30
wr_max_addr[19] => Add0.IN29
wr_max_addr[20] => Add0.IN28
wr_max_addr[21] => Add0.IN27
wr_max_addr[22] => Add0.IN26
wr_max_addr[23] => Add0.IN25
wr_length[0] => Add1.IN24
wr_length[0] => LessThan4.IN10
wr_length[0] => Add0.IN24
wr_length[1] => Add1.IN23
wr_length[1] => LessThan4.IN9
wr_length[1] => Add0.IN23
wr_length[2] => Add1.IN22
wr_length[2] => LessThan4.IN8
wr_length[2] => Add0.IN22
wr_length[3] => Add1.IN21
wr_length[3] => LessThan4.IN7
wr_length[3] => Add0.IN21
wr_length[4] => Add1.IN20
wr_length[4] => LessThan4.IN6
wr_length[4] => Add0.IN20
wr_length[5] => Add1.IN19
wr_length[5] => LessThan4.IN5
wr_length[5] => Add0.IN19
wr_length[6] => Add1.IN18
wr_length[6] => LessThan4.IN4
wr_length[6] => Add0.IN18
wr_length[7] => Add1.IN17
wr_length[7] => LessThan4.IN3
wr_length[7] => Add0.IN17
wr_length[8] => Add1.IN16
wr_length[8] => LessThan4.IN2
wr_length[8] => Add0.IN16
wr_length[9] => Add1.IN15
wr_length[9] => LessThan4.IN1
wr_length[9] => Add0.IN15
wr_load => wr_load_r1.DATAIN
clk_read => clk_read.IN1
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAB
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAB
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAB
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAB
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAB
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAB
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAB
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAB
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAB
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAB
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAB
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAB
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAB
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAB
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAB
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAB
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAB
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAB
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAB
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAB
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAB
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAB
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAB
rd_min_addr[23] => sdram_rd_addr.DATAA
rd_min_addr[23] => sdram_rd_addr.DATAB
rd_max_addr[0] => Add2.IN48
rd_max_addr[1] => Add2.IN47
rd_max_addr[2] => Add2.IN46
rd_max_addr[3] => Add2.IN45
rd_max_addr[4] => Add2.IN44
rd_max_addr[5] => Add2.IN43
rd_max_addr[6] => Add2.IN42
rd_max_addr[7] => Add2.IN41
rd_max_addr[8] => Add2.IN40
rd_max_addr[9] => Add2.IN39
rd_max_addr[10] => Add2.IN38
rd_max_addr[11] => Add2.IN37
rd_max_addr[12] => Add2.IN36
rd_max_addr[13] => Add2.IN35
rd_max_addr[14] => Add2.IN34
rd_max_addr[15] => Add2.IN33
rd_max_addr[16] => Add2.IN32
rd_max_addr[17] => Add2.IN31
rd_max_addr[18] => Add2.IN30
rd_max_addr[19] => Add2.IN29
rd_max_addr[20] => Add2.IN28
rd_max_addr[21] => Add2.IN27
rd_max_addr[22] => Add2.IN26
rd_max_addr[23] => Add2.IN25
rd_length[0] => Add3.IN24
rd_length[0] => LessThan5.IN10
rd_length[0] => Add2.IN24
rd_length[1] => Add3.IN23
rd_length[1] => LessThan5.IN9
rd_length[1] => Add2.IN23
rd_length[2] => Add3.IN22
rd_length[2] => LessThan5.IN8
rd_length[2] => Add2.IN22
rd_length[3] => Add3.IN21
rd_length[3] => LessThan5.IN7
rd_length[3] => Add2.IN21
rd_length[4] => Add3.IN20
rd_length[4] => LessThan5.IN6
rd_length[4] => Add2.IN20
rd_length[5] => Add3.IN19
rd_length[5] => LessThan5.IN5
rd_length[5] => Add2.IN19
rd_length[6] => Add3.IN18
rd_length[6] => LessThan5.IN4
rd_length[6] => Add2.IN18
rd_length[7] => Add3.IN17
rd_length[7] => LessThan5.IN3
rd_length[7] => Add2.IN17
rd_length[8] => Add3.IN16
rd_length[8] => LessThan5.IN2
rd_length[8] => Add2.IN16
rd_length[9] => Add3.IN15
rd_length[9] => LessThan5.IN1
rd_length[9] => Add2.IN15
rd_load => rd_load_r1.DATAIN
sdram_read_valid => read_valid_r1.DATAIN
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_nnl1:auto_generated.data[0]
data[1] => dcfifo_nnl1:auto_generated.data[1]
data[2] => dcfifo_nnl1:auto_generated.data[2]
data[3] => dcfifo_nnl1:auto_generated.data[3]
data[4] => dcfifo_nnl1:auto_generated.data[4]
data[5] => dcfifo_nnl1:auto_generated.data[5]
data[6] => dcfifo_nnl1:auto_generated.data[6]
data[7] => dcfifo_nnl1:auto_generated.data[7]
data[8] => dcfifo_nnl1:auto_generated.data[8]
data[9] => dcfifo_nnl1:auto_generated.data[9]
data[10] => dcfifo_nnl1:auto_generated.data[10]
data[11] => dcfifo_nnl1:auto_generated.data[11]
data[12] => dcfifo_nnl1:auto_generated.data[12]
data[13] => dcfifo_nnl1:auto_generated.data[13]
data[14] => dcfifo_nnl1:auto_generated.data[14]
data[15] => dcfifo_nnl1:auto_generated.data[15]
q[0] <= dcfifo_nnl1:auto_generated.q[0]
q[1] <= dcfifo_nnl1:auto_generated.q[1]
q[2] <= dcfifo_nnl1:auto_generated.q[2]
q[3] <= dcfifo_nnl1:auto_generated.q[3]
q[4] <= dcfifo_nnl1:auto_generated.q[4]
q[5] <= dcfifo_nnl1:auto_generated.q[5]
q[6] <= dcfifo_nnl1:auto_generated.q[6]
q[7] <= dcfifo_nnl1:auto_generated.q[7]
q[8] <= dcfifo_nnl1:auto_generated.q[8]
q[9] <= dcfifo_nnl1:auto_generated.q[9]
q[10] <= dcfifo_nnl1:auto_generated.q[10]
q[11] <= dcfifo_nnl1:auto_generated.q[11]
q[12] <= dcfifo_nnl1:auto_generated.q[12]
q[13] <= dcfifo_nnl1:auto_generated.q[13]
q[14] <= dcfifo_nnl1:auto_generated.q[14]
q[15] <= dcfifo_nnl1:auto_generated.q[15]
rdclk => dcfifo_nnl1:auto_generated.rdclk
rdreq => dcfifo_nnl1:auto_generated.rdreq
wrclk => dcfifo_nnl1:auto_generated.wrclk
wrreq => dcfifo_nnl1:auto_generated.wrreq
aclr => dcfifo_nnl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_nnl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_nnl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_nnl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_nnl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_nnl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_nnl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_nnl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_nnl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_nnl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_nnl1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_qe9:dffpipe11.clock
clrn => dffpipe_qe9:dffpipe11.clrn
d[0] => dffpipe_qe9:dffpipe11.d[0]
d[1] => dffpipe_qe9:dffpipe11.d[1]
d[2] => dffpipe_qe9:dffpipe11.d[2]
d[3] => dffpipe_qe9:dffpipe11.d[3]
d[4] => dffpipe_qe9:dffpipe11.d[4]
d[5] => dffpipe_qe9:dffpipe11.d[5]
d[6] => dffpipe_qe9:dffpipe11.d[6]
d[7] => dffpipe_qe9:dffpipe11.d[7]
d[8] => dffpipe_qe9:dffpipe11.d[8]
d[9] => dffpipe_qe9:dffpipe11.d[9]
d[10] => dffpipe_qe9:dffpipe11.d[10]
q[0] <= dffpipe_qe9:dffpipe11.q[0]
q[1] <= dffpipe_qe9:dffpipe11.q[1]
q[2] <= dffpipe_qe9:dffpipe11.q[2]
q[3] <= dffpipe_qe9:dffpipe11.q[3]
q[4] <= dffpipe_qe9:dffpipe11.q[4]
q[5] <= dffpipe_qe9:dffpipe11.q[5]
q[6] <= dffpipe_qe9:dffpipe11.q[6]
q[7] <= dffpipe_qe9:dffpipe11.q[7]
q[8] <= dffpipe_qe9:dffpipe11.q[8]
q[9] <= dffpipe_qe9:dffpipe11.q[9]
q[10] <= dffpipe_qe9:dffpipe11.q[10]


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe11.clock
clrn => dffpipe_qe9:dffpipe11.clrn
d[0] => dffpipe_qe9:dffpipe11.d[0]
d[1] => dffpipe_qe9:dffpipe11.d[1]
d[2] => dffpipe_qe9:dffpipe11.d[2]
d[3] => dffpipe_qe9:dffpipe11.d[3]
d[4] => dffpipe_qe9:dffpipe11.d[4]
d[5] => dffpipe_qe9:dffpipe11.d[5]
d[6] => dffpipe_qe9:dffpipe11.d[6]
d[7] => dffpipe_qe9:dffpipe11.d[7]
d[8] => dffpipe_qe9:dffpipe11.d[8]
d[9] => dffpipe_qe9:dffpipe11.d[9]
d[10] => dffpipe_qe9:dffpipe11.d[10]
q[0] <= dffpipe_qe9:dffpipe11.q[0]
q[1] <= dffpipe_qe9:dffpipe11.q[1]
q[2] <= dffpipe_qe9:dffpipe11.q[2]
q[3] <= dffpipe_qe9:dffpipe11.q[3]
q[4] <= dffpipe_qe9:dffpipe11.q[4]
q[5] <= dffpipe_qe9:dffpipe11.q[5]
q[6] <= dffpipe_qe9:dffpipe11.q[6]
q[7] <= dffpipe_qe9:dffpipe11.q[7]
q[8] <= dffpipe_qe9:dffpipe11.q[8]
q[9] <= dffpipe_qe9:dffpipe11.q[9]
q[10] <= dffpipe_qe9:dffpipe11.q[10]


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe11
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => dcfifo_aol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_aol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aol1:auto_generated.wrusedw[9]


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_e98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
clock => dffpipe_pe9:dffpipe3.clock
clrn => dffpipe_pe9:dffpipe3.clrn
d[0] => dffpipe_pe9:dffpipe3.d[0]
d[1] => dffpipe_pe9:dffpipe3.d[1]
d[2] => dffpipe_pe9:dffpipe3.d[2]
d[3] => dffpipe_pe9:dffpipe3.d[3]
d[4] => dffpipe_pe9:dffpipe3.d[4]
d[5] => dffpipe_pe9:dffpipe3.d[5]
d[6] => dffpipe_pe9:dffpipe3.d[6]
d[7] => dffpipe_pe9:dffpipe3.d[7]
d[8] => dffpipe_pe9:dffpipe3.d[8]
d[9] => dffpipe_pe9:dffpipe3.d[9]
d[10] => dffpipe_pe9:dffpipe3.d[10]
q[0] <= dffpipe_pe9:dffpipe3.q[0]
q[1] <= dffpipe_pe9:dffpipe3.q[1]
q[2] <= dffpipe_pe9:dffpipe3.q[2]
q[3] <= dffpipe_pe9:dffpipe3.q[3]
q[4] <= dffpipe_pe9:dffpipe3.q[4]
q[5] <= dffpipe_pe9:dffpipe3.q[5]
q[6] <= dffpipe_pe9:dffpipe3.q[6]
q[7] <= dffpipe_pe9:dffpipe3.q[7]
q[8] <= dffpipe_pe9:dffpipe3.q[8]
q[9] <= dffpipe_pe9:dffpipe3.q[9]
q[10] <= dffpipe_pe9:dffpipe3.q[10]


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
d[10] => dffe10a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe4.clock
clrn => dffpipe_re9:dffpipe4.clrn
d[0] => dffpipe_re9:dffpipe4.d[0]
d[1] => dffpipe_re9:dffpipe4.d[1]
d[2] => dffpipe_re9:dffpipe4.d[2]
d[3] => dffpipe_re9:dffpipe4.d[3]
d[4] => dffpipe_re9:dffpipe4.d[4]
d[5] => dffpipe_re9:dffpipe4.d[5]
d[6] => dffpipe_re9:dffpipe4.d[6]
d[7] => dffpipe_re9:dffpipe4.d[7]
d[8] => dffpipe_re9:dffpipe4.d[8]
d[9] => dffpipe_re9:dffpipe4.d[9]
d[10] => dffpipe_re9:dffpipe4.d[10]
q[0] <= dffpipe_re9:dffpipe4.q[0]
q[1] <= dffpipe_re9:dffpipe4.q[1]
q[2] <= dffpipe_re9:dffpipe4.q[2]
q[3] <= dffpipe_re9:dffpipe4.q[3]
q[4] <= dffpipe_re9:dffpipe4.q[4]
q[5] <= dffpipe_re9:dffpipe4.q[5]
q[6] <= dffpipe_re9:dffpipe4.q[6]
q[7] <= dffpipe_re9:dffpipe4.q[7]
q[8] <= dffpipe_re9:dffpipe4.q[8]
q[9] <= dffpipe_re9:dffpipe4.q[9]
q[10] <= dffpipe_re9:dffpipe4.q[10]


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
d[10] => dffe5a[10].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_ack <= sdram_ctrl:u_sdram_ctrl.sdram_wr_ack
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst[0] => sdram_wr_burst[0].IN2
sdram_wr_burst[1] => sdram_wr_burst[1].IN2
sdram_wr_burst[2] => sdram_wr_burst[2].IN2
sdram_wr_burst[3] => sdram_wr_burst[3].IN2
sdram_wr_burst[4] => sdram_wr_burst[4].IN2
sdram_wr_burst[5] => sdram_wr_burst[5].IN2
sdram_wr_burst[6] => sdram_wr_burst[6].IN2
sdram_wr_burst[7] => sdram_wr_burst[7].IN2
sdram_wr_burst[8] => sdram_wr_burst[8].IN2
sdram_wr_burst[9] => sdram_wr_burst[9].IN2
sdram_din[0] => sdram_din[0].IN1
sdram_din[1] => sdram_din[1].IN1
sdram_din[2] => sdram_din[2].IN1
sdram_din[3] => sdram_din[3].IN1
sdram_din[4] => sdram_din[4].IN1
sdram_din[5] => sdram_din[5].IN1
sdram_din[6] => sdram_din[6].IN1
sdram_din[7] => sdram_din[7].IN1
sdram_din[8] => sdram_din[8].IN1
sdram_din[9] => sdram_din[9].IN1
sdram_din[10] => sdram_din[10].IN1
sdram_din[11] => sdram_din[11].IN1
sdram_din[12] => sdram_din[12].IN1
sdram_din[13] => sdram_din[13].IN1
sdram_din[14] => sdram_din[14].IN1
sdram_din[15] => sdram_din[15].IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_ack <= sdram_ctrl:u_sdram_ctrl.sdram_rd_ack
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst[0] => sdram_rd_burst[0].IN2
sdram_rd_burst[1] => sdram_rd_burst[1].IN2
sdram_rd_burst[2] => sdram_rd_burst[2].IN2
sdram_rd_burst[3] => sdram_rd_burst[3].IN2
sdram_rd_burst[4] => sdram_rd_burst[4].IN2
sdram_rd_burst[5] => sdram_rd_burst[5].IN2
sdram_rd_burst[6] => sdram_rd_burst[6].IN2
sdram_rd_burst[7] => sdram_rd_burst[7].IN2
sdram_rd_burst[8] => sdram_rd_burst[8].IN2
sdram_rd_burst[9] => sdram_rd_burst[9].IN2
sdram_dout[0] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[1] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[2] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[3] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[4] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[5] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[6] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[7] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[8] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[9] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[10] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[11] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[12] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[13] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[14] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[15] <= sdram_data:u_sdram_data.sdram_data_out
sdram_init_done <= sdram_ctrl:u_sdram_ctrl.sdram_init_done
sdram_cke <= sdram_cmd:u_sdram_cmd.sdram_cke
sdram_cs_n <= sdram_cmd:u_sdram_cmd.sdram_cs_n
sdram_ras_n <= sdram_cmd:u_sdram_cmd.sdram_ras_n
sdram_cas_n <= sdram_cmd:u_sdram_cmd.sdram_cas_n
sdram_we_n <= sdram_cmd:u_sdram_cmd.sdram_we_n
sdram_ba[0] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_ba[1] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_addr[0] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[1] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[2] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[3] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[4] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[5] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[6] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[7] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[8] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[9] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[10] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[11] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[12] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_data[0] <> sdram_data:u_sdram_data.sdram_data
sdram_data[1] <> sdram_data:u_sdram_data.sdram_data
sdram_data[2] <> sdram_data:u_sdram_data.sdram_data
sdram_data[3] <> sdram_data:u_sdram_data.sdram_data
sdram_data[4] <> sdram_data:u_sdram_data.sdram_data
sdram_data[5] <> sdram_data:u_sdram_data.sdram_data
sdram_data[6] <> sdram_data:u_sdram_data.sdram_data
sdram_data[7] <> sdram_data:u_sdram_data.sdram_data
sdram_data[8] <> sdram_data:u_sdram_data.sdram_data
sdram_data[9] <> sdram_data:u_sdram_data.sdram_data
sdram_data[10] <> sdram_data:u_sdram_data.sdram_data
sdram_data[11] <> sdram_data:u_sdram_data.sdram_data
sdram_data[12] <> sdram_data:u_sdram_data.sdram_data
sdram_data[13] <> sdram_data:u_sdram_data.sdram_data
sdram_data[14] <> sdram_data:u_sdram_data.sdram_data
sdram_data[15] <> sdram_data:u_sdram_data.sdram_data


|my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
clk => sdram_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_refresh[0].CLK
clk => cnt_refresh[1].CLK
clk => cnt_refresh[2].CLK
clk => cnt_refresh[3].CLK
clk => cnt_refresh[4].CLK
clk => cnt_refresh[5].CLK
clk => cnt_refresh[6].CLK
clk => cnt_refresh[7].CLK
clk => cnt_refresh[8].CLK
clk => cnt_refresh[9].CLK
clk => cnt_refresh[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_refresh[0].ACLR
rst_n => cnt_refresh[1].ACLR
rst_n => cnt_refresh[2].ACLR
rst_n => cnt_refresh[3].ACLR
rst_n => cnt_refresh[4].ACLR
rst_n => cnt_refresh[5].ACLR
rst_n => cnt_refresh[6].ACLR
rst_n => cnt_refresh[7].ACLR
rst_n => cnt_refresh[8].ACLR
rst_n => cnt_refresh[9].ACLR
rst_n => cnt_refresh[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => sdram_rd_wr~reg0.ENA
sdram_wr_req => always6.IN1
sdram_rd_req => always6.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_burst[0] => LessThan0.IN10
sdram_wr_burst[0] => Add7.IN20
sdram_wr_burst[1] => Add0.IN18
sdram_wr_burst[1] => Add7.IN19
sdram_wr_burst[2] => Add0.IN17
sdram_wr_burst[2] => Add7.IN18
sdram_wr_burst[3] => Add0.IN16
sdram_wr_burst[3] => Add7.IN17
sdram_wr_burst[4] => Add0.IN15
sdram_wr_burst[4] => Add7.IN16
sdram_wr_burst[5] => Add0.IN14
sdram_wr_burst[5] => Add7.IN15
sdram_wr_burst[6] => Add0.IN13
sdram_wr_burst[6] => Add7.IN14
sdram_wr_burst[7] => Add0.IN12
sdram_wr_burst[7] => Add7.IN13
sdram_wr_burst[8] => Add0.IN11
sdram_wr_burst[8] => Add7.IN12
sdram_wr_burst[9] => Add0.IN10
sdram_wr_burst[9] => Add7.IN11
sdram_rd_burst[0] => Add1.IN20
sdram_rd_burst[0] => Equal15.IN53
sdram_rd_burst[1] => Add1.IN19
sdram_rd_burst[1] => Add6.IN18
sdram_rd_burst[2] => Add1.IN18
sdram_rd_burst[2] => Add6.IN17
sdram_rd_burst[3] => Add1.IN17
sdram_rd_burst[3] => Add6.IN16
sdram_rd_burst[4] => Add1.IN16
sdram_rd_burst[4] => Add6.IN15
sdram_rd_burst[5] => Add1.IN15
sdram_rd_burst[5] => Add6.IN14
sdram_rd_burst[6] => Add1.IN14
sdram_rd_burst[6] => Add6.IN13
sdram_rd_burst[7] => Add1.IN13
sdram_rd_burst[7] => Add6.IN12
sdram_rd_burst[8] => Add1.IN12
sdram_rd_burst[8] => Add6.IN11
sdram_rd_burst[9] => Add1.IN11
sdram_rd_burst[9] => Add6.IN10
sdram_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_wr <= sdram_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr[0]~reg0.PRESET
rst_n => sdram_addr[1]~reg0.PRESET
rst_n => sdram_addr[2]~reg0.PRESET
rst_n => sdram_addr[3]~reg0.PRESET
rst_n => sdram_addr[4]~reg0.PRESET
rst_n => sdram_addr[5]~reg0.PRESET
rst_n => sdram_addr[6]~reg0.PRESET
rst_n => sdram_addr[7]~reg0.PRESET
rst_n => sdram_addr[8]~reg0.PRESET
rst_n => sdram_addr[9]~reg0.PRESET
rst_n => sdram_addr[10]~reg0.PRESET
rst_n => sdram_addr[11]~reg0.PRESET
rst_n => sdram_addr[12]~reg0.PRESET
rst_n => sdram_ba[0]~reg0.PRESET
rst_n => sdram_ba[1]~reg0.PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sdram_wr_burst[0] => Add1.IN20
sdram_wr_burst[1] => Add1.IN19
sdram_wr_burst[2] => Add1.IN18
sdram_wr_burst[3] => Add1.IN17
sdram_wr_burst[4] => Add1.IN16
sdram_wr_burst[5] => Add1.IN15
sdram_wr_burst[6] => Add1.IN14
sdram_wr_burst[7] => Add1.IN13
sdram_wr_burst[8] => Add1.IN12
sdram_wr_burst[9] => Add1.IN11
sdram_rd_burst[0] => Equal0.IN53
sdram_rd_burst[1] => Equal0.IN52
sdram_rd_burst[2] => Add0.IN16
sdram_rd_burst[3] => Add0.IN15
sdram_rd_burst[4] => Add0.IN14
sdram_rd_burst[5] => Add0.IN13
sdram_rd_burst[6] => Add0.IN12
sdram_rd_burst[7] => Add0.IN11
sdram_rd_burst[8] => Add0.IN10
sdram_rd_burst[9] => Add0.IN9
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN15
work_state[0] => Mux2.IN15
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[0] => Mux15.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN14
work_state[1] => Mux2.IN14
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[1] => Mux15.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN13
work_state[2] => Mux2.IN13
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[2] => Mux15.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN12
work_state[3] => Mux2.IN12
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
work_state[3] => Mux15.IN13
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[9] => Equal1.IN54
sdram_rd_wr => sys_addr[23].OUTPUTSELECT
sdram_rd_wr => sys_addr[22].OUTPUTSELECT
sdram_rd_wr => sys_addr[21].OUTPUTSELECT
sdram_rd_wr => sys_addr[20].OUTPUTSELECT
sdram_rd_wr => sys_addr[19].OUTPUTSELECT
sdram_rd_wr => sys_addr[18].OUTPUTSELECT
sdram_rd_wr => sys_addr[17].OUTPUTSELECT
sdram_rd_wr => sys_addr[16].OUTPUTSELECT
sdram_rd_wr => sys_addr[15].OUTPUTSELECT
sdram_rd_wr => sys_addr[14].OUTPUTSELECT
sdram_rd_wr => sys_addr[13].OUTPUTSELECT
sdram_rd_wr => sys_addr[12].OUTPUTSELECT
sdram_rd_wr => sys_addr[11].OUTPUTSELECT
sdram_rd_wr => sys_addr[10].OUTPUTSELECT
sdram_rd_wr => sys_addr[9].OUTPUTSELECT
sdram_rd_wr => sys_addr[8].OUTPUTSELECT
sdram_rd_wr => sys_addr[7].OUTPUTSELECT
sdram_rd_wr => sys_addr[6].OUTPUTSELECT
sdram_rd_wr => sys_addr[5].OUTPUTSELECT
sdram_rd_wr => sys_addr[4].OUTPUTSELECT
sdram_rd_wr => sys_addr[3].OUTPUTSELECT
sdram_rd_wr => sys_addr[2].OUTPUTSELECT
sdram_rd_wr => sys_addr[1].OUTPUTSELECT
sdram_rd_wr => sys_addr[0].OUTPUTSELECT
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|my_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data
clk => sdram_dout_r[0].CLK
clk => sdram_dout_r[1].CLK
clk => sdram_dout_r[2].CLK
clk => sdram_dout_r[3].CLK
clk => sdram_dout_r[4].CLK
clk => sdram_dout_r[5].CLK
clk => sdram_dout_r[6].CLK
clk => sdram_dout_r[7].CLK
clk => sdram_dout_r[8].CLK
clk => sdram_dout_r[9].CLK
clk => sdram_dout_r[10].CLK
clk => sdram_dout_r[11].CLK
clk => sdram_dout_r[12].CLK
clk => sdram_dout_r[13].CLK
clk => sdram_dout_r[14].CLK
clk => sdram_dout_r[15].CLK
clk => sdram_din_r[0].CLK
clk => sdram_din_r[1].CLK
clk => sdram_din_r[2].CLK
clk => sdram_din_r[3].CLK
clk => sdram_din_r[4].CLK
clk => sdram_din_r[5].CLK
clk => sdram_din_r[6].CLK
clk => sdram_din_r[7].CLK
clk => sdram_din_r[8].CLK
clk => sdram_din_r[9].CLK
clk => sdram_din_r[10].CLK
clk => sdram_din_r[11].CLK
clk => sdram_din_r[12].CLK
clk => sdram_din_r[13].CLK
clk => sdram_din_r[14].CLK
clk => sdram_din_r[15].CLK
clk => sdram_out_en.CLK
rst_n => sdram_dout_r[0].ACLR
rst_n => sdram_dout_r[1].ACLR
rst_n => sdram_dout_r[2].ACLR
rst_n => sdram_dout_r[3].ACLR
rst_n => sdram_dout_r[4].ACLR
rst_n => sdram_dout_r[5].ACLR
rst_n => sdram_dout_r[6].ACLR
rst_n => sdram_dout_r[7].ACLR
rst_n => sdram_dout_r[8].ACLR
rst_n => sdram_dout_r[9].ACLR
rst_n => sdram_dout_r[10].ACLR
rst_n => sdram_dout_r[11].ACLR
rst_n => sdram_dout_r[12].ACLR
rst_n => sdram_dout_r[13].ACLR
rst_n => sdram_dout_r[14].ACLR
rst_n => sdram_dout_r[15].ACLR
rst_n => sdram_out_en.ACLR
rst_n => sdram_din_r[0].ACLR
rst_n => sdram_din_r[1].ACLR
rst_n => sdram_din_r[2].ACLR
rst_n => sdram_din_r[3].ACLR
rst_n => sdram_din_r[4].ACLR
rst_n => sdram_din_r[5].ACLR
rst_n => sdram_din_r[6].ACLR
rst_n => sdram_din_r[7].ACLR
rst_n => sdram_din_r[8].ACLR
rst_n => sdram_din_r[9].ACLR
rst_n => sdram_din_r[10].ACLR
rst_n => sdram_din_r[11].ACLR
rst_n => sdram_din_r[12].ACLR
rst_n => sdram_din_r[13].ACLR
rst_n => sdram_din_r[14].ACLR
rst_n => sdram_din_r[15].ACLR
sdram_data_in[0] => sdram_din_r[0].DATAIN
sdram_data_in[1] => sdram_din_r[1].DATAIN
sdram_data_in[2] => sdram_din_r[2].DATAIN
sdram_data_in[3] => sdram_din_r[3].DATAIN
sdram_data_in[4] => sdram_din_r[4].DATAIN
sdram_data_in[5] => sdram_din_r[5].DATAIN
sdram_data_in[6] => sdram_din_r[6].DATAIN
sdram_data_in[7] => sdram_din_r[7].DATAIN
sdram_data_in[8] => sdram_din_r[8].DATAIN
sdram_data_in[9] => sdram_din_r[9].DATAIN
sdram_data_in[10] => sdram_din_r[10].DATAIN
sdram_data_in[11] => sdram_din_r[11].DATAIN
sdram_data_in[12] => sdram_din_r[12].DATAIN
sdram_data_in[13] => sdram_din_r[13].DATAIN
sdram_data_in[14] => sdram_din_r[14].DATAIN
sdram_data_in[15] => sdram_din_r[15].DATAIN
sdram_data_out[0] <= sdram_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN2
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN1
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN2
work_state[3] => Equal1.IN3
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


