

================================================================
== Vivado HLS Report for 'parta1_4'
================================================================
* Date:           Thu Oct  4 15:19:29 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_common  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     86|
|Register         |        -|      -|     517|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     517|    466|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_282_p2      |     *    |      3|  0|  20|          32|          32|
    |C_d0                 |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_198_p2        |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_213_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_246_p2        |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_183_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_266_p2   |     +    |      0|  0|  45|           7|          38|
    |tmp_11_fu_256_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_12_fu_272_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_s_fu_223_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_2_fu_208_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_241_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_193_p2        |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 380|         252|         344|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |i_reg_119         |   9|          2|   31|         62|
    |j_reg_141         |   9|          2|   31|         62|
    |k_reg_152         |   9|          2|   31|         62|
    |phi_mul1_reg_130  |   9|          2|   38|         76|
    |phi_mul_reg_163   |   9|          2|   38|         76|
    +------------------+----+-----------+-----+-----------+
    |Total             |  86|         18|  170|        346|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_370     |  32|   0|   32|          0|
    |B_load_reg_375     |  32|   0|   32|          0|
    |C_addr_reg_342     |  14|   0|   14|          0|
    |C_load_reg_385     |  32|   0|   32|          0|
    |ap_CS_fsm          |   7|   0|    7|          0|
    |i_1_reg_320        |  31|   0|   31|          0|
    |i_reg_119          |  31|   0|   31|          0|
    |j_1_reg_332        |  31|   0|   31|          0|
    |j_reg_141          |  31|   0|   31|          0|
    |k_1_reg_350        |  31|   0|   31|          0|
    |k_reg_152          |  31|   0|   31|          0|
    |next_mul2_reg_312  |  38|   0|   38|          0|
    |next_mul_reg_360   |  38|   0|   38|          0|
    |phi_mul1_reg_130   |  38|   0|   38|          0|
    |phi_mul_reg_163    |  38|   0|   38|          0|
    |tmp_1_reg_306      |  15|   0|   15|          0|
    |tmp_3_reg_337      |  15|   0|   15|          0|
    |tmp_7_reg_380      |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 517|   0|  517|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   parta1_4   | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	5  / (tmp_5)
	3  / (!tmp_5)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @parta1_4_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 18 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 19 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 20 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [PartA/parta1_4.cpp:7]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %8 ]"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %0 ], [ %next_mul2, %8 ]"   --->   Operation 23 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul1 to i15"   --->   Operation 24 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i38 %phi_mul1 to i64"   --->   Operation 25 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 26 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartA/parta1_4.cpp:7]   --->   Operation 27 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mC_read" [PartA/parta1_4.cpp:7]   --->   Operation 28 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartA/parta1_4.cpp:7]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %9" [PartA/parta1_4.cpp:7]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [PartA/parta1_4.cpp:8]   --->   Operation 31 'specloopname' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [PartA/parta1_4.cpp:8]   --->   Operation 32 'specregionbegin' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %phi_mul1_cast" [PartA/parta1_4.cpp:11]   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %3" [PartA/parta1_4.cpp:9]   --->   Operation 34 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [PartA/parta1_4.cpp:18]   --->   Operation 35 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %2 ], [ %j_1, %7 ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [PartA/parta1_4.cpp:9]   --->   Operation 37 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %nC_read" [PartA/parta1_4.cpp:9]   --->   Operation 38 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [PartA/parta1_4.cpp:9]   --->   Operation 39 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %8" [PartA/parta1_4.cpp:9]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [PartA/parta1_4.cpp:10]   --->   Operation 41 'specloopname' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14) nounwind" [PartA/parta1_4.cpp:10]   --->   Operation 42 'specregionbegin' 'tmp_9' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_addr, [8 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str36) nounwind" [PartA/parta1_4.cpp:11]   --->   Operation 43 'specinterface' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i31 %j to i15" [PartA/parta1_4.cpp:14]   --->   Operation 44 'trunc' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.94ns)   --->   "%tmp_s = add i15 %tmp_1, %tmp_3" [PartA/parta1_4.cpp:14]   --->   Operation 45 'add' 'tmp_s' <Predicate = (tmp_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i15 %tmp_s to i64" [PartA/parta1_4.cpp:14]   --->   Operation 46 'zext' 'tmp_11_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_11_cast" [PartA/parta1_4.cpp:14]   --->   Operation 47 'getelementptr' 'C_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.76ns)   --->   "br label %5" [PartA/parta1_4.cpp:12]   --->   Operation 48 'br' <Predicate = (tmp_2)> <Delay = 1.76>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_4) nounwind" [PartA/parta1_4.cpp:17]   --->   Operation 49 'specregionend' 'empty_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [PartA/parta1_4.cpp:7]   --->   Operation 50 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %4 ], [ %k_1, %6 ]"   --->   Operation 51 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %4 ], [ %next_mul, %6 ]"   --->   Operation 52 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i38 %phi_mul to i15" [PartA/parta1_4.cpp:12]   --->   Operation 53 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartA/parta1_4.cpp:12]   --->   Operation 54 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %k_cast, %nA_read" [PartA/parta1_4.cpp:12]   --->   Operation 55 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k" [PartA/parta1_4.cpp:12]   --->   Operation 56 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %6, label %7" [PartA/parta1_4.cpp:12]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i31 %k to i15" [PartA/parta1_4.cpp:14]   --->   Operation 58 'trunc' 'tmp_10' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.94ns)   --->   "%tmp_11 = add i15 %tmp_1, %tmp_10" [PartA/parta1_4.cpp:14]   --->   Operation 59 'add' 'tmp_11' <Predicate = (tmp_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i15 %tmp_11 to i64" [PartA/parta1_4.cpp:14]   --->   Operation 60 'zext' 'tmp_12_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_12_cast" [PartA/parta1_4.cpp:14]   --->   Operation 61 'getelementptr' 'A_addr_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 62 'add' 'next_mul' <Predicate = (tmp_5)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.94ns)   --->   "%tmp_12 = add i15 %tmp_6, %tmp_3" [PartA/parta1_4.cpp:14]   --->   Operation 63 'add' 'tmp_12' <Predicate = (tmp_5)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i15 %tmp_12 to i64" [PartA/parta1_4.cpp:14]   --->   Operation 64 'zext' 'tmp_14_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_14_cast" [PartA/parta1_4.cpp:14]   --->   Operation 65 'getelementptr' 'B_addr' <Predicate = (tmp_5)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 66 'load' 'A_load' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 67 'load' 'B_load' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_9) nounwind" [PartA/parta1_4.cpp:16]   --->   Operation 68 'specregionend' 'empty' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [PartA/parta1_4.cpp:9]   --->   Operation 69 'br' <Predicate = (!tmp_5)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 70 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 71 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 72 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 73 [1/1] (8.51ns)   --->   "%tmp_7 = mul nsw i32 %B_load, %A_load" [PartA/parta1_4.cpp:14]   --->   Operation 73 'mul' 'tmp_7' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 74 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 5.80>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [PartA/parta1_4.cpp:13]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %tmp_7, %C_load" [PartA/parta1_4.cpp:14]   --->   Operation 76 'add' 'tmp_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %C_addr, align 4" [PartA/parta1_4.cpp:14]   --->   Operation 77 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br label %5" [PartA/parta1_4.cpp:12]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8    (specbitsmap    ) [ 00000000]
StgValue_9    (specbitsmap    ) [ 00000000]
StgValue_10   (specbitsmap    ) [ 00000000]
StgValue_11   (specbitsmap    ) [ 00000000]
StgValue_12   (specbitsmap    ) [ 00000000]
StgValue_13   (specbitsmap    ) [ 00000000]
StgValue_14   (specbitsmap    ) [ 00000000]
StgValue_15   (specbitsmap    ) [ 00000000]
StgValue_16   (specbitsmap    ) [ 00000000]
StgValue_17   (spectopmodule  ) [ 00000000]
nC_read       (read           ) [ 00111111]
mC_read       (read           ) [ 00111111]
nA_read       (read           ) [ 00111111]
StgValue_21   (br             ) [ 01111111]
i             (phi            ) [ 00100000]
phi_mul1      (phi            ) [ 00100000]
tmp_1         (trunc          ) [ 00011111]
phi_mul1_cast (zext           ) [ 00000000]
next_mul2     (add            ) [ 01111111]
i_cast        (zext           ) [ 00000000]
tmp           (icmp           ) [ 00111111]
i_1           (add            ) [ 01111111]
StgValue_30   (br             ) [ 00000000]
StgValue_31   (specloopname   ) [ 00000000]
tmp_4         (specregionbegin) [ 00011111]
A_addr        (getelementptr  ) [ 00011111]
StgValue_34   (br             ) [ 00111111]
StgValue_35   (ret            ) [ 00000000]
j             (phi            ) [ 00010000]
j_cast        (zext           ) [ 00000000]
tmp_2         (icmp           ) [ 00111111]
j_1           (add            ) [ 00111111]
StgValue_40   (br             ) [ 00000000]
StgValue_41   (specloopname   ) [ 00000000]
tmp_9         (specregionbegin) [ 00001111]
StgValue_43   (specinterface  ) [ 00000000]
tmp_3         (trunc          ) [ 00001111]
tmp_s         (add            ) [ 00000000]
tmp_11_cast   (zext           ) [ 00000000]
C_addr        (getelementptr  ) [ 00001111]
StgValue_48   (br             ) [ 00111111]
empty_2       (specregionend  ) [ 00000000]
StgValue_50   (br             ) [ 01111111]
k             (phi            ) [ 00001000]
phi_mul       (phi            ) [ 00001000]
tmp_6         (trunc          ) [ 00000000]
k_cast        (zext           ) [ 00000000]
tmp_5         (icmp           ) [ 00111111]
k_1           (add            ) [ 00111111]
StgValue_57   (br             ) [ 00000000]
tmp_10        (trunc          ) [ 00000000]
tmp_11        (add            ) [ 00000000]
tmp_12_cast   (zext           ) [ 00000000]
A_addr_1      (getelementptr  ) [ 00000100]
next_mul      (add            ) [ 00111111]
tmp_12        (add            ) [ 00000000]
tmp_14_cast   (zext           ) [ 00000000]
B_addr        (getelementptr  ) [ 00000100]
empty         (specregionend  ) [ 00000000]
StgValue_69   (br             ) [ 00111111]
A_load        (load           ) [ 00000010]
B_load        (load           ) [ 00000010]
tmp_7         (mul            ) [ 00000001]
C_load        (load           ) [ 00000001]
StgValue_75   (specloopname   ) [ 00000000]
tmp_8         (add            ) [ 00000000]
StgValue_77   (store          ) [ 00000000]
StgValue_78   (br             ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="parta1_4_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="nC_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mC_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="nA_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="38" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="C_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="15" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="A_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="15" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="B_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="15" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="2"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/5 StgValue_77/7 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="1"/>
<pin id="121" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="31" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="phi_mul1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="38" slack="1"/>
<pin id="132" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="phi_mul1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="38" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="j_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="31" slack="1"/>
<pin id="143" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="31" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="k_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="1"/>
<pin id="154" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="163" class="1005" name="phi_mul_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="38" slack="1"/>
<pin id="165" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="phi_mul_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="38" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="38" slack="0"/>
<pin id="176" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="phi_mul1_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="38" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul1_cast/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="next_mul2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="38" slack="0"/>
<pin id="186" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="31" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="j_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="15" slack="1"/>
<pin id="225" dir="0" index="1" bw="15" slack="0"/>
<pin id="226" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_11_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="38" slack="0"/>
<pin id="235" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="k_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="3"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="k_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="2"/>
<pin id="258" dir="0" index="1" bw="15" slack="0"/>
<pin id="259" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_12_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="next_mul_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="38" slack="0"/>
<pin id="269" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_12_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="0"/>
<pin id="274" dir="0" index="1" bw="15" slack="1"/>
<pin id="275" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_14_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="291" class="1005" name="nC_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="mC_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="nA_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="1"/>
<pin id="308" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="next_mul2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="38" slack="0"/>
<pin id="314" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="i_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="31" slack="0"/>
<pin id="322" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="A_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="14" slack="1"/>
<pin id="327" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="15" slack="1"/>
<pin id="339" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="C_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="2"/>
<pin id="344" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="k_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="0"/>
<pin id="352" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="A_addr_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="1"/>
<pin id="357" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="next_mul_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="38" slack="0"/>
<pin id="362" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="365" class="1005" name="B_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="A_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="B_load_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_7_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="385" class="1005" name="C_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="95" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="134" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="134" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="134" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="123" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="123" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="145" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="145" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="145" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="236"><net_src comp="167" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="156" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="156" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="156" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="167" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="233" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="290"><net_src comp="286" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="294"><net_src comp="56" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="299"><net_src comp="62" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="304"><net_src comp="68" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="309"><net_src comp="174" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="315"><net_src comp="183" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="323"><net_src comp="198" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="328"><net_src comp="74" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="213" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="340"><net_src comp="219" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="345"><net_src comp="81" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="353"><net_src comp="246" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="358"><net_src comp="88" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="363"><net_src comp="266" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="368"><net_src comp="95" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="373"><net_src comp="102" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="378"><net_src comp="108" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="383"><net_src comp="282" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="388"><net_src comp="114" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="286" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
 - Input state : 
	Port: parta1_4 : A | {4 5 }
	Port: parta1_4 : B | {4 5 }
	Port: parta1_4 : C | {5 6 }
	Port: parta1_4 : nA | {1 }
	Port: parta1_4 : mC | {1 }
	Port: parta1_4 : nC | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		phi_mul1_cast : 1
		next_mul2 : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_30 : 3
		A_addr : 2
	State 3
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_40 : 3
		tmp_3 : 1
		tmp_s : 2
		tmp_11_cast : 3
		C_addr : 4
	State 4
		tmp_6 : 1
		k_cast : 1
		tmp_5 : 2
		k_1 : 1
		StgValue_57 : 3
		tmp_10 : 1
		tmp_11 : 2
		tmp_12_cast : 3
		A_addr_1 : 4
		next_mul : 1
		tmp_12 : 2
		tmp_14_cast : 3
		B_addr : 4
		A_load : 5
		B_load : 5
	State 5
	State 6
	State 7
		StgValue_77 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   next_mul2_fu_183   |    0    |    0    |    45   |
|          |      i_1_fu_198      |    0    |    0    |    38   |
|          |      j_1_fu_213      |    0    |    0    |    38   |
|          |     tmp_s_fu_223     |    0    |    0    |    21   |
|    add   |      k_1_fu_246      |    0    |    0    |    38   |
|          |     tmp_11_fu_256    |    0    |    0    |    21   |
|          |    next_mul_fu_266   |    0    |    0    |    45   |
|          |     tmp_12_fu_272    |    0    |    0    |    21   |
|          |     tmp_8_fu_286     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_193      |    0    |    0    |    18   |
|   icmp   |     tmp_2_fu_208     |    0    |    0    |    18   |
|          |     tmp_5_fu_241     |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    mul   |     tmp_7_fu_282     |    3    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|          |  nC_read_read_fu_56  |    0    |    0    |    0    |
|   read   |  mC_read_read_fu_62  |    0    |    0    |    0    |
|          |  nA_read_read_fu_68  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_174     |    0    |    0    |    0    |
|   trunc  |     tmp_3_fu_219     |    0    |    0    |    0    |
|          |     tmp_6_fu_233     |    0    |    0    |    0    |
|          |     tmp_10_fu_252    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | phi_mul1_cast_fu_178 |    0    |    0    |    0    |
|          |     i_cast_fu_189    |    0    |    0    |    0    |
|          |     j_cast_fu_204    |    0    |    0    |    0    |
|   zext   |  tmp_11_cast_fu_228  |    0    |    0    |    0    |
|          |     k_cast_fu_237    |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_261  |    0    |    0    |    0    |
|          |  tmp_14_cast_fu_277  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   380   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| A_addr_1_reg_355|   14   |
|  A_addr_reg_325 |   14   |
|  A_load_reg_370 |   32   |
|  B_addr_reg_365 |   14   |
|  B_load_reg_375 |   32   |
|  C_addr_reg_342 |   14   |
|  C_load_reg_385 |   32   |
|   i_1_reg_320   |   31   |
|    i_reg_119    |   31   |
|   j_1_reg_332   |   31   |
|    j_reg_141    |   31   |
|   k_1_reg_350   |   31   |
|    k_reg_152    |   31   |
| mC_read_reg_296 |   32   |
| nA_read_reg_301 |   32   |
| nC_read_reg_291 |   32   |
|next_mul2_reg_312|   38   |
| next_mul_reg_360|   38   |
| phi_mul1_reg_130|   38   |
| phi_mul_reg_163 |   38   |
|  tmp_1_reg_306  |   15   |
|  tmp_3_reg_337  |   15   |
|  tmp_7_reg_380  |   32   |
+-----------------+--------+
|      Total      |   648  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   648  |   398  |
+-----------+--------+--------+--------+--------+
