ARM GAS  /tmp/ccIphIop.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccIphIop.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccIphIop.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F08063 		orr	r3, r3, #67108864
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  /tmp/ccIphIop.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 32
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 89B0     		sub	sp, sp, #36
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 92 3 is_stmt 1 view .LVU22
 119              		.loc 1 92 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0493     		str	r3, [sp, #16]
 122 0008 0593     		str	r3, [sp, #20]
 123 000a 0693     		str	r3, [sp, #24]
 124 000c 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 93 3 is_stmt 1 view .LVU24
 126              		.loc 1 93 10 is_stmt 0 view .LVU25
 127 000e 0368     		ldr	r3, [r0]
 128              		.loc 1 93 5 view .LVU26
 129 0010 204A     		ldr	r2, .L11
 130 0012 9342     		cmp	r3, r2
 131 0014 05D0     		beq	.L9
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccIphIop.s 			page 5


 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c ****   }
 113:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 132              		.loc 1 113 8 is_stmt 1 view .LVU27
 133              		.loc 1 113 10 is_stmt 0 view .LVU28
 134 0016 204A     		ldr	r2, .L11+4
 135 0018 9342     		cmp	r3, r2
 136 001a 1ED0     		beq	.L10
 137              	.LVL4:
 138              	.L5:
 114:Core/Src/stm32f1xx_hal_msp.c ****   {
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 118:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 119:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 122:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 123:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 124:Core/Src/stm32f1xx_hal_msp.c ****     */
 125:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 126:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 127:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 132:Core/Src/stm32f1xx_hal_msp.c ****   }
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c **** }
 139              		.loc 1 134 1 view .LVU29
 140 001c 09B0     		add	sp, sp, #36
 141              	.LCFI4:
 142              		.cfi_remember_state
 143              		.cfi_def_cfa_offset 4
 144              		@ sp needed
 145 001e 5DF804FB 		ldr	pc, [sp], #4
 146              	.LVL5:
 147              	.L9:
 148              	.LCFI5:
 149              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 150              		.loc 1 99 5 is_stmt 1 view .LVU30
 151              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 152              		.loc 1 99 5 view .LVU31
ARM GAS  /tmp/ccIphIop.s 			page 6


  99:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU32
 154 0022 1E4B     		ldr	r3, .L11+8
 155 0024 9A69     		ldr	r2, [r3, #24]
 156 0026 42F40072 		orr	r2, r2, #512
 157 002a 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 158              		.loc 1 99 5 view .LVU33
 159 002c 9A69     		ldr	r2, [r3, #24]
 160 002e 02F40072 		and	r2, r2, #512
 161 0032 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 162              		.loc 1 99 5 view .LVU34
 163 0034 009A     		ldr	r2, [sp]
 164              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 165              		.loc 1 99 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 101 5 view .LVU36
 167              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 101 5 view .LVU37
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 169              		.loc 1 101 5 view .LVU38
 170 0036 9A69     		ldr	r2, [r3, #24]
 171 0038 42F00402 		orr	r2, r2, #4
 172 003c 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 101 5 view .LVU39
 174 003e 9B69     		ldr	r3, [r3, #24]
 175 0040 03F00403 		and	r3, r3, #4
 176 0044 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 177              		.loc 1 101 5 view .LVU40
 178 0046 019B     		ldr	r3, [sp, #4]
 179              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 101 5 view .LVU41
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 181              		.loc 1 105 5 view .LVU42
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 182              		.loc 1 105 25 is_stmt 0 view .LVU43
 183 0048 2023     		movs	r3, #32
 184 004a 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 106 5 is_stmt 1 view .LVU44
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 106 26 is_stmt 0 view .LVU45
 187 004c 0323     		movs	r3, #3
 188 004e 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 189              		.loc 1 107 5 is_stmt 1 view .LVU46
 190 0050 04A9     		add	r1, sp, #16
 191 0052 1348     		ldr	r0, .L11+12
 192              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 193              		.loc 1 107 5 is_stmt 0 view .LVU47
ARM GAS  /tmp/ccIphIop.s 			page 7


 194 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL7:
 196 0058 E0E7     		b	.L5
 197              	.LVL8:
 198              	.L10:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 199              		.loc 1 119 5 is_stmt 1 view .LVU48
 200              	.LBB7:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 201              		.loc 1 119 5 view .LVU49
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 202              		.loc 1 119 5 view .LVU50
 203 005a 104B     		ldr	r3, .L11+8
 204 005c 9A69     		ldr	r2, [r3, #24]
 205 005e 42F48062 		orr	r2, r2, #1024
 206 0062 9A61     		str	r2, [r3, #24]
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 207              		.loc 1 119 5 view .LVU51
 208 0064 9A69     		ldr	r2, [r3, #24]
 209 0066 02F48062 		and	r2, r2, #1024
 210 006a 0292     		str	r2, [sp, #8]
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 211              		.loc 1 119 5 view .LVU52
 212 006c 029A     		ldr	r2, [sp, #8]
 213              	.LBE7:
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 214              		.loc 1 119 5 view .LVU53
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 215              		.loc 1 121 5 view .LVU54
 216              	.LBB8:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 217              		.loc 1 121 5 view .LVU55
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 218              		.loc 1 121 5 view .LVU56
 219 006e 9A69     		ldr	r2, [r3, #24]
 220 0070 42F00402 		orr	r2, r2, #4
 221 0074 9A61     		str	r2, [r3, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 222              		.loc 1 121 5 view .LVU57
 223 0076 9B69     		ldr	r3, [r3, #24]
 224 0078 03F00403 		and	r3, r3, #4
 225 007c 0393     		str	r3, [sp, #12]
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 226              		.loc 1 121 5 view .LVU58
 227 007e 039B     		ldr	r3, [sp, #12]
 228              	.LBE8:
 121:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 229              		.loc 1 121 5 view .LVU59
 125:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 230              		.loc 1 125 5 view .LVU60
 125:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 231              		.loc 1 125 25 is_stmt 0 view .LVU61
 232 0080 4023     		movs	r3, #64
 233 0082 0493     		str	r3, [sp, #16]
 126:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 234              		.loc 1 126 5 is_stmt 1 view .LVU62
 126:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccIphIop.s 			page 8


 235              		.loc 1 126 26 is_stmt 0 view .LVU63
 236 0084 0323     		movs	r3, #3
 237 0086 0593     		str	r3, [sp, #20]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 238              		.loc 1 127 5 is_stmt 1 view .LVU64
 239 0088 04A9     		add	r1, sp, #16
 240 008a 0548     		ldr	r0, .L11+12
 241              	.LVL9:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 242              		.loc 1 127 5 is_stmt 0 view .LVU65
 243 008c FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL10:
 245              		.loc 1 134 1 view .LVU66
 246 0090 C4E7     		b	.L5
 247              	.L12:
 248 0092 00BF     		.align	2
 249              	.L11:
 250 0094 00240140 		.word	1073816576
 251 0098 00280140 		.word	1073817600
 252 009c 00100240 		.word	1073876992
 253 00a0 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE66:
 257              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_ADC_MspDeInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_ADC_MspDeInit:
 265              	.LVL11:
 266              	.LFB67:
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 136:Core/Src/stm32f1xx_hal_msp.c **** /**
 137:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 138:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 139:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 140:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 141:Core/Src/stm32f1xx_hal_msp.c **** */
 142:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 143:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 143 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 143 1 is_stmt 0 view .LVU68
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI6:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
 144:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 277              		.loc 1 144 3 is_stmt 1 view .LVU69
 278              		.loc 1 144 10 is_stmt 0 view .LVU70
 279 0002 0368     		ldr	r3, [r0]
 280              		.loc 1 144 5 view .LVU71
 281 0004 0E4A     		ldr	r2, .L19
ARM GAS  /tmp/ccIphIop.s 			page 9


 282 0006 9342     		cmp	r3, r2
 283 0008 03D0     		beq	.L17
 145:Core/Src/stm32f1xx_hal_msp.c ****   {
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 149:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 150:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 154:Core/Src/stm32f1xx_hal_msp.c ****     */
 155:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5);
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 160:Core/Src/stm32f1xx_hal_msp.c ****   }
 161:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 284              		.loc 1 161 8 is_stmt 1 view .LVU72
 285              		.loc 1 161 10 is_stmt 0 view .LVU73
 286 000a 0E4A     		ldr	r2, .L19+4
 287 000c 9342     		cmp	r3, r2
 288 000e 0BD0     		beq	.L18
 289              	.LVL12:
 290              	.L13:
 162:Core/Src/stm32f1xx_hal_msp.c ****   {
 163:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 166:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 167:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 170:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 171:Core/Src/stm32f1xx_hal_msp.c ****     */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 177:Core/Src/stm32f1xx_hal_msp.c ****   }
 178:Core/Src/stm32f1xx_hal_msp.c **** 
 179:Core/Src/stm32f1xx_hal_msp.c **** }
 291              		.loc 1 179 1 view .LVU74
 292 0010 08BD     		pop	{r3, pc}
 293              	.LVL13:
 294              	.L17:
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 295              		.loc 1 150 5 is_stmt 1 view .LVU75
 296 0012 02F56C42 		add	r2, r2, #60416
 297 0016 9369     		ldr	r3, [r2, #24]
 298 0018 23F40073 		bic	r3, r3, #512
 299 001c 9361     		str	r3, [r2, #24]
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 300              		.loc 1 155 5 view .LVU76
 301 001e 2021     		movs	r1, #32
ARM GAS  /tmp/ccIphIop.s 			page 10


 302 0020 0948     		ldr	r0, .L19+8
 303              	.LVL14:
 155:Core/Src/stm32f1xx_hal_msp.c **** 
 304              		.loc 1 155 5 is_stmt 0 view .LVU77
 305 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL15:
 307 0026 F3E7     		b	.L13
 308              	.LVL16:
 309              	.L18:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 310              		.loc 1 167 5 is_stmt 1 view .LVU78
 311 0028 02F56842 		add	r2, r2, #59392
 312 002c 9369     		ldr	r3, [r2, #24]
 313 002e 23F48063 		bic	r3, r3, #1024
 314 0032 9361     		str	r3, [r2, #24]
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 315              		.loc 1 172 5 view .LVU79
 316 0034 4021     		movs	r1, #64
 317 0036 0448     		ldr	r0, .L19+8
 318              	.LVL17:
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 319              		.loc 1 172 5 is_stmt 0 view .LVU80
 320 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 321              	.LVL18:
 322              		.loc 1 179 1 view .LVU81
 323 003c E8E7     		b	.L13
 324              	.L20:
 325 003e 00BF     		.align	2
 326              	.L19:
 327 0040 00240140 		.word	1073816576
 328 0044 00280140 		.word	1073817600
 329 0048 00080140 		.word	1073809408
 330              		.cfi_endproc
 331              	.LFE67:
 333              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 334              		.align	1
 335              		.global	HAL_UART_MspInit
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 340              	HAL_UART_MspInit:
 341              	.LVL19:
 342              	.LFB68:
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c **** /**
 182:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 183:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 184:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 185:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 186:Core/Src/stm32f1xx_hal_msp.c **** */
 187:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 188:Core/Src/stm32f1xx_hal_msp.c **** {
 343              		.loc 1 188 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 24
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		.loc 1 188 1 is_stmt 0 view .LVU83
ARM GAS  /tmp/ccIphIop.s 			page 11


 348 0000 30B5     		push	{r4, r5, lr}
 349              	.LCFI7:
 350              		.cfi_def_cfa_offset 12
 351              		.cfi_offset 4, -12
 352              		.cfi_offset 5, -8
 353              		.cfi_offset 14, -4
 354 0002 87B0     		sub	sp, sp, #28
 355              	.LCFI8:
 356              		.cfi_def_cfa_offset 40
 189:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 357              		.loc 1 189 3 is_stmt 1 view .LVU84
 358              		.loc 1 189 20 is_stmt 0 view .LVU85
 359 0004 0023     		movs	r3, #0
 360 0006 0293     		str	r3, [sp, #8]
 361 0008 0393     		str	r3, [sp, #12]
 362 000a 0493     		str	r3, [sp, #16]
 363 000c 0593     		str	r3, [sp, #20]
 190:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 364              		.loc 1 190 3 is_stmt 1 view .LVU86
 365              		.loc 1 190 11 is_stmt 0 view .LVU87
 366 000e 0268     		ldr	r2, [r0]
 367              		.loc 1 190 5 view .LVU88
 368 0010 184B     		ldr	r3, .L25
 369 0012 9A42     		cmp	r2, r3
 370 0014 01D0     		beq	.L24
 371              	.LVL20:
 372              	.L21:
 191:Core/Src/stm32f1xx_hal_msp.c ****   {
 192:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 195:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 196:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 197:Core/Src/stm32f1xx_hal_msp.c **** 
 198:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 199:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 200:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 201:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 202:Core/Src/stm32f1xx_hal_msp.c ****     */
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 209:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 210:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 211:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****   }
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c **** }
 373              		.loc 1 219 1 view .LVU89
ARM GAS  /tmp/ccIphIop.s 			page 12


 374 0016 07B0     		add	sp, sp, #28
 375              	.LCFI9:
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 12
 378              		@ sp needed
 379 0018 30BD     		pop	{r4, r5, pc}
 380              	.LVL21:
 381              	.L24:
 382              	.LCFI10:
 383              		.cfi_restore_state
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 384              		.loc 1 196 5 is_stmt 1 view .LVU90
 385              	.LBB9:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 386              		.loc 1 196 5 view .LVU91
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 387              		.loc 1 196 5 view .LVU92
 388 001a 03F55843 		add	r3, r3, #55296
 389 001e 9A69     		ldr	r2, [r3, #24]
 390 0020 42F48042 		orr	r2, r2, #16384
 391 0024 9A61     		str	r2, [r3, #24]
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 392              		.loc 1 196 5 view .LVU93
 393 0026 9A69     		ldr	r2, [r3, #24]
 394 0028 02F48042 		and	r2, r2, #16384
 395 002c 0092     		str	r2, [sp]
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 396              		.loc 1 196 5 view .LVU94
 397 002e 009A     		ldr	r2, [sp]
 398              	.LBE9:
 196:Core/Src/stm32f1xx_hal_msp.c **** 
 399              		.loc 1 196 5 view .LVU95
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 400              		.loc 1 198 5 view .LVU96
 401              	.LBB10:
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 402              		.loc 1 198 5 view .LVU97
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 403              		.loc 1 198 5 view .LVU98
 404 0030 9A69     		ldr	r2, [r3, #24]
 405 0032 42F00402 		orr	r2, r2, #4
 406 0036 9A61     		str	r2, [r3, #24]
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 407              		.loc 1 198 5 view .LVU99
 408 0038 9B69     		ldr	r3, [r3, #24]
 409 003a 03F00403 		and	r3, r3, #4
 410 003e 0193     		str	r3, [sp, #4]
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 411              		.loc 1 198 5 view .LVU100
 412 0040 019B     		ldr	r3, [sp, #4]
 413              	.LBE10:
 198:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 414              		.loc 1 198 5 view .LVU101
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415              		.loc 1 203 5 view .LVU102
 203:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416              		.loc 1 203 25 is_stmt 0 view .LVU103
ARM GAS  /tmp/ccIphIop.s 			page 13


 417 0042 4FF40073 		mov	r3, #512
 418 0046 0293     		str	r3, [sp, #8]
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 419              		.loc 1 204 5 is_stmt 1 view .LVU104
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 420              		.loc 1 204 26 is_stmt 0 view .LVU105
 421 0048 0223     		movs	r3, #2
 422 004a 0393     		str	r3, [sp, #12]
 205:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 423              		.loc 1 205 5 is_stmt 1 view .LVU106
 205:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 424              		.loc 1 205 27 is_stmt 0 view .LVU107
 425 004c 0323     		movs	r3, #3
 426 004e 0593     		str	r3, [sp, #20]
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 427              		.loc 1 206 5 is_stmt 1 view .LVU108
 428 0050 02AD     		add	r5, sp, #8
 429 0052 094C     		ldr	r4, .L25+4
 430 0054 2946     		mov	r1, r5
 431 0056 2046     		mov	r0, r4
 432              	.LVL22:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 433              		.loc 1 206 5 is_stmt 0 view .LVU109
 434 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 435              	.LVL23:
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 436              		.loc 1 208 5 is_stmt 1 view .LVU110
 208:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 437              		.loc 1 208 25 is_stmt 0 view .LVU111
 438 005c 4FF48063 		mov	r3, #1024
 439 0060 0293     		str	r3, [sp, #8]
 209:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 440              		.loc 1 209 5 is_stmt 1 view .LVU112
 209:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 209 26 is_stmt 0 view .LVU113
 442 0062 0023     		movs	r3, #0
 443 0064 0393     		str	r3, [sp, #12]
 210:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 444              		.loc 1 210 5 is_stmt 1 view .LVU114
 210:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 445              		.loc 1 210 26 is_stmt 0 view .LVU115
 446 0066 0493     		str	r3, [sp, #16]
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 447              		.loc 1 211 5 is_stmt 1 view .LVU116
 448 0068 2946     		mov	r1, r5
 449 006a 2046     		mov	r0, r4
 450 006c FFF7FEFF 		bl	HAL_GPIO_Init
 451              	.LVL24:
 452              		.loc 1 219 1 is_stmt 0 view .LVU117
 453 0070 D1E7     		b	.L21
 454              	.L26:
 455 0072 00BF     		.align	2
 456              	.L25:
 457 0074 00380140 		.word	1073821696
 458 0078 00080140 		.word	1073809408
 459              		.cfi_endproc
 460              	.LFE68:
ARM GAS  /tmp/ccIphIop.s 			page 14


 462              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 463              		.align	1
 464              		.global	HAL_UART_MspDeInit
 465              		.syntax unified
 466              		.thumb
 467              		.thumb_func
 469              	HAL_UART_MspDeInit:
 470              	.LVL25:
 471              	.LFB69:
 220:Core/Src/stm32f1xx_hal_msp.c **** 
 221:Core/Src/stm32f1xx_hal_msp.c **** /**
 222:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 223:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 224:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 225:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f1xx_hal_msp.c **** */
 227:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 228:Core/Src/stm32f1xx_hal_msp.c **** {
 472              		.loc 1 228 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 228 1 is_stmt 0 view .LVU119
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI11:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 229:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 482              		.loc 1 229 3 is_stmt 1 view .LVU120
 483              		.loc 1 229 11 is_stmt 0 view .LVU121
 484 0002 0268     		ldr	r2, [r0]
 485              		.loc 1 229 5 view .LVU122
 486 0004 074B     		ldr	r3, .L31
 487 0006 9A42     		cmp	r2, r3
 488 0008 00D0     		beq	.L30
 489              	.LVL26:
 490              	.L27:
 230:Core/Src/stm32f1xx_hal_msp.c ****   {
 231:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 232:Core/Src/stm32f1xx_hal_msp.c **** 
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 234:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 235:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 237:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 238:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 239:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 240:Core/Src/stm32f1xx_hal_msp.c ****     */
 241:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 242:Core/Src/stm32f1xx_hal_msp.c **** 
 243:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 246:Core/Src/stm32f1xx_hal_msp.c ****   }
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c **** }
ARM GAS  /tmp/ccIphIop.s 			page 15


 491              		.loc 1 248 1 view .LVU123
 492 000a 08BD     		pop	{r3, pc}
 493              	.LVL27:
 494              	.L30:
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 495              		.loc 1 235 5 is_stmt 1 view .LVU124
 496 000c 064A     		ldr	r2, .L31+4
 497 000e 9369     		ldr	r3, [r2, #24]
 498 0010 23F48043 		bic	r3, r3, #16384
 499 0014 9361     		str	r3, [r2, #24]
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 500              		.loc 1 241 5 view .LVU125
 501 0016 4FF4C061 		mov	r1, #1536
 502 001a 0448     		ldr	r0, .L31+8
 503              	.LVL28:
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 504              		.loc 1 241 5 is_stmt 0 view .LVU126
 505 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 506              	.LVL29:
 507              		.loc 1 248 1 view .LVU127
 508 0020 F3E7     		b	.L27
 509              	.L32:
 510 0022 00BF     		.align	2
 511              	.L31:
 512 0024 00380140 		.word	1073821696
 513 0028 00100240 		.word	1073876992
 514 002c 00080140 		.word	1073809408
 515              		.cfi_endproc
 516              	.LFE69:
 518              		.text
 519              	.Letext0:
 520              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 521              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 522              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 523              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 524              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 525              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 526              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 527              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 528              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  /tmp/ccIphIop.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
     /tmp/ccIphIop.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccIphIop.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccIphIop.s:91     .text.HAL_MspInit:0000003c $d
     /tmp/ccIphIop.s:97     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccIphIop.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccIphIop.s:250    .text.HAL_ADC_MspInit:00000094 $d
     /tmp/ccIphIop.s:258    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccIphIop.s:264    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccIphIop.s:327    .text.HAL_ADC_MspDeInit:00000040 $d
     /tmp/ccIphIop.s:334    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccIphIop.s:340    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccIphIop.s:457    .text.HAL_UART_MspInit:00000074 $d
     /tmp/ccIphIop.s:463    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccIphIop.s:469    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccIphIop.s:512    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
