{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "0ac28a3a_ce86fdd8",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 16
      },
      "lineNbr": 0,
      "author": {
        "id": 17576
      },
      "writtenOn": "2024-07-24T08:05:39Z",
      "side": 1,
      "message": "Would it make sense to detect [x86-v4](https://en.wikipedia.org/wiki/X86-64) and in that case just make memmove an intrinsic that generates the correct `REP MOVSB` (for all sizees)? I\u0027m curious if beneficial binary size / icache effects would  see benefits.",
      "revId": "601ea46a5308876e4460a1662718a9cd2c6ac2e3",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "61c5ad20_ed0cba12",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 16
      },
      "lineNbr": 0,
      "author": {
        "id": 17576
      },
      "writtenOn": "2024-07-24T08:09:32Z",
      "side": 1,
      "message": "...or perhaps not. I just found out AMD recommends masking FSRM and ERMS for virtual guests. So it\u0027s not a static property given the CPU class, it seems. (Although I wonder about the actual performance if it does get masked.)",
      "parentUuid": "0ac28a3a_ce86fdd8",
      "revId": "601ea46a5308876e4460a1662718a9cd2c6ac2e3",
      "serverId": "62eb7196-b449-3ce5-99f1-c037f21e1705"
    }
  ]
}