// Seed: 585489916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = id_6;
endmodule
module module_1 #(
    parameter id_8 = 32'd59,
    parameter id_9 = 32'd36
) (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2
    , id_4
);
  assign id_4 = id_0 || id_2 <= id_2;
  wire id_5;
  supply0 id_6;
  wire id_7;
  assign id_4 = id_4;
  defparam id_8.id_9 = id_6 == id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_6,
      id_4
  );
endmodule
