

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_2'
================================================================
* Date:           Thu May 29 09:35:03 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [../slidingwindow.h:101]   --->   Operation 7 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_010 = alloca i32 1" [../slidingwindow.h:105]   --->   Operation 8 'alloca' 'i_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ofm_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 10 'alloca' 'ofm_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 11 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 12 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 13 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_11 = alloca i32 1" [../slidingwindow.h:98]   --->   Operation 14 'alloca' 'current_block_write_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 15 'alloca' 'k_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_line = alloca i32 1" [../slidingwindow.h:100]   --->   Operation 16 'alloca' 'current_line' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [../slidingwindow.h:97]   --->   Operation 17 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_i, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter0_233, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_read = read i46 @_ssdm_op_Read.ap_auto.i46, i46 %bound"   --->   Operation 20 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 21 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_1 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 22 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_2 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 23 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_3 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 24 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 25 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 26 'store' 'store_ln100' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 27 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 0, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 28 'store' 'store_ln98' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 29 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 0, i32 %inp" [../slidingwindow.h:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 31 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i46 0, i46 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln105 = store i14 0, i14 %i_010" [../slidingwindow.h:105]   --->   Operation 34 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 35 'store' 'store_ln101' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_34 = load i14 %i_010" [../slidingwindow.h:105]   --->   Operation 37 'load' 'i_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i46 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.04ns)   --->   "%icmp_ln104 = icmp_eq  i46 %indvar_flatten_load, i46 %bound_read" [../slidingwindow.h:104]   --->   Operation 39 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (3.04ns)   --->   "%add_ln104 = add i46 %indvar_flatten_load, i46 1" [../slidingwindow.h:104]   --->   Operation 40 'add' 'add_ln104' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub" [../slidingwindow.h:104]   --->   Operation 41 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.81ns)   --->   "%icmp_ln105 = icmp_eq  i14 %i_34, i14 8196" [../slidingwindow.h:105]   --->   Operation 42 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.81ns)   --->   "%add_ln105 = add i14 %i_34, i14 1" [../slidingwindow.h:105]   --->   Operation 43 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%i = select i1 %icmp_ln105, i14 1, i14 %add_ln105" [../slidingwindow.h:105]   --->   Operation 44 'select' 'i' <Predicate = (!icmp_ln104)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln104 = store i46 %add_ln104, i46 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 45 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln105 = store i14 %i, i14 %i_010" [../slidingwindow.h:105]   --->   Operation 46 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body4" [../slidingwindow.h:105]   --->   Operation 47 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%inp_11 = load i32 %inp" [../slidingwindow.h:112]   --->   Operation 48 'load' 'inp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%current_block_write_16 = load i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 49 'load' 'current_block_write_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%counter_internal_block_10 = load i32 %counter_internal_block" [../slidingwindow.h:171]   --->   Operation 50 'load' 'counter_internal_block_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%read_block_load = load i32 %read_block" [../slidingwindow.h:98]   --->   Operation 51 'load' 'read_block_load' <Predicate = (!icmp_ln104 & !icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [../slidingwindow.h:105]   --->   Operation 52 'load' 'ofm_x_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_load = load i32 %k_x" [../slidingwindow.h:105]   --->   Operation 53 'load' 'k_x_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_load" [../slidingwindow.h:98]   --->   Operation 55 'select' 'select_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %k_x_load" [../slidingwindow.h:105]   --->   Operation 56 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i32 %ofm_x_load" [../slidingwindow.h:105]   --->   Operation 57 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../slidingwindow.h:106]   --->   Operation 58 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %current_block_write_16" [../slidingwindow.h:98]   --->   Operation 59 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_ult  i32 %inp_11, i32 96" [../slidingwindow.h:107]   --->   Operation 60 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then" [../slidingwindow.h:107]   --->   Operation 61 'br' 'br_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_ult  i32 %counter_internal_block_10, i32 269" [../slidingwindow.h:123]   --->   Operation 62 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17" [../slidingwindow.h:123]   --->   Operation 63 'br' 'br_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [../slidingwindow.h:124]   --->   Operation 64 'load' 'k_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k_x_load_1 = load i32 %k_x" [../slidingwindow.h:134]   --->   Operation 65 'load' 'k_x_load_1' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.55ns)   --->   "%k_y_5 = add i32 %k_y_load, i32 1" [../slidingwindow.h:124]   --->   Operation 66 'add' 'k_y_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %k_y_5" [../slidingwindow.h:124]   --->   Operation 67 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%add_ln124_3 = add i2 %trunc_ln124, i2 %trunc_ln98" [../slidingwindow.h:124]   --->   Operation 68 'add' 'add_ln124_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.78ns)   --->   "%current_line_in_block = add i5 %trunc_ln105_1, i5 %trunc_ln105" [../slidingwindow.h:128]   --->   Operation 69 'add' 'current_line_in_block' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %current_line_in_block" [../slidingwindow.h:129]   --->   Operation 70 'zext' 'zext_ln129' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 71 'getelementptr' 'inputBuf_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_5 = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 72 'getelementptr' 'inputBuf_1_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_5 = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 73 'getelementptr' 'inputBuf_2_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_5 = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 74 'getelementptr' 'inputBuf_3_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 75 'load' 'inputBuf_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 76 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 77 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 78 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%k_x_4 = add i32 %k_x_load_1, i32 1" [../slidingwindow.h:134]   --->   Operation 79 'add' 'k_x_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln135 = icmp_eq  i32 %k_x_4, i32 3" [../slidingwindow.h:135]   --->   Operation 80 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then17.if.end51_crit_edge, void %if.then36" [../slidingwindow.h:135]   --->   Operation 81 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_x_4, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 82 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln135 = br void %if.end51" [../slidingwindow.h:135]   --->   Operation 83 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_eq  i32 %k_y_5, i32 3" [../slidingwindow.h:138]   --->   Operation 84 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.then36.if.end51_crit_edge, void %if.then39" [../slidingwindow.h:138]   --->   Operation 85 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 86 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_y_5, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 87 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln138 = br void %if.end51" [../slidingwindow.h:138]   --->   Operation 88 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ofm_x_load_3 = load i32 %ofm_x" [../slidingwindow.h:140]   --->   Operation 89 'load' 'ofm_x_load_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%ofm_x_3 = add i32 %ofm_x_load_3, i32 1" [../slidingwindow.h:140]   --->   Operation 90 'add' 'ofm_x_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %ofm_x_3, i32 30" [../slidingwindow.h:141]   --->   Operation 91 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 92 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.then39.if.end51_crit_edge, void %if.then42" [../slidingwindow.h:141]   --->   Operation 93 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 94 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_x_3, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 95 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln141 = br void %if.end51" [../slidingwindow.h:141]   --->   Operation 96 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%ofm_y_load = load i32 %ofm_y" [../slidingwindow.h:143]   --->   Operation 97 'load' 'ofm_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.55ns)   --->   "%ofm_y_5 = add i32 %ofm_y_load, i32 1" [../slidingwindow.h:143]   --->   Operation 98 'add' 'ofm_y_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%icmp_ln144 = icmp_eq  i32 %ofm_y_5, i32 30" [../slidingwindow.h:144]   --->   Operation 99 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.69ns)   --->   "%inp_13 = select i1 %icmp_ln144, i32 0, i32 %inp_11" [../slidingwindow.h:144]   --->   Operation 100 'select' 'inp_13' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns)   --->   "%ofm_y_6 = select i1 %icmp_ln144, i32 0, i32 %ofm_y_5" [../slidingwindow.h:144]   --->   Operation 101 'select' 'ofm_y_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 102 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 103 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_13, i32 %inp" [../slidingwindow.h:102]   --->   Operation 103 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.70>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 104 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_y_6, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 105 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end51" [../slidingwindow.h:148]   --->   Operation 106 'br' 'br_ln148' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ult  i32 %counter_internal_block_10, i32 31" [../slidingwindow.h:153]   --->   Operation 107 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %select_ln98, i32 5, i32 31" [../slidingwindow.h:153]   --->   Operation 108 'partselect' 'tmp' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.40ns)   --->   "%icmp_ln153_4 = icmp_eq  i27 %tmp, i27 0" [../slidingwindow.h:153]   --->   Operation 109 'icmp' 'icmp_ln153_4' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.97ns)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_4" [../slidingwindow.h:153]   --->   Operation 110 'and' 'and_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54" [../slidingwindow.h:153]   --->   Operation 111 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 112 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 1.82>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end70" [../slidingwindow.h:153]   --->   Operation 113 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%current_line_load_9 = load i32 %current_line" [../slidingwindow.h:156]   --->   Operation 114 'load' 'current_line_load_9' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2" [../slidingwindow.h:156]   --->   Operation 115 'switch' 'switch_ln156' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 1.86>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%current_line_load = load i32 %current_line" [../slidingwindow.h:159]   --->   Operation 116 'load' 'current_line_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.55ns)   --->   "%current_line_8 = add i32 %current_line_load, i32 1" [../slidingwindow.h:159]   --->   Operation 117 'add' 'current_line_8' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_eq  i32 %current_line_8, i32 32" [../slidingwindow.h:160]   --->   Operation 118 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63" [../slidingwindow.h:160]   --->   Operation 119 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_8, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 120 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 121 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 121 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end70" [../slidingwindow.h:160]   --->   Operation 122 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%read_block_8 = add i32 %select_ln98, i32 1" [../slidingwindow.h:163]   --->   Operation 123 'add' 'read_block_8' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (2.55ns)   --->   "%current_block_write_18 = add i32 %current_block_write_16, i32 1" [../slidingwindow.h:164]   --->   Operation 124 'add' 'current_block_write_18' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_block_write_18, i32 4" [../slidingwindow.h:165]   --->   Operation 125 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.69ns)   --->   "%current_block_write_19 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_18" [../slidingwindow.h:165]   --->   Operation 126 'select' 'current_block_write_19' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 127 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 128 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_19, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 128 'store' 'store_ln98' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 129 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_8, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 129 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end70" [../slidingwindow.h:169]   --->   Operation 130 'br' 'br_ln169' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%counter_internal_block_11 = add i32 %counter_internal_block_10, i32 1" [../slidingwindow.h:171]   --->   Operation 131 'add' 'counter_internal_block_11' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %counter_internal_block_11, i32 269" [../slidingwindow.h:172]   --->   Operation 132 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.69ns)   --->   "%counter_internal_block_12 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_11" [../slidingwindow.h:172]   --->   Operation 133 'select' 'counter_internal_block_12' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %counter_internal_block_12, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 134 'store' 'store_ln97' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%current_line_load_7 = load i32 %current_line" [../slidingwindow.h:110]   --->   Operation 136 'load' 'current_line_load_7' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.86ns)   --->   "%switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2" [../slidingwindow.h:110]   --->   Operation 137 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.86>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%current_line_load_8 = load i32 %current_line" [../slidingwindow.h:111]   --->   Operation 138 'load' 'current_line_load_8' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%current_line_7 = add i32 %current_line_load_8, i32 1" [../slidingwindow.h:111]   --->   Operation 139 'add' 'current_line_7' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.55ns)   --->   "%inp_12 = add i32 %inp_11, i32 1" [../slidingwindow.h:112]   --->   Operation 140 'add' 'inp_12' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_eq  i32 %current_line_7, i32 32" [../slidingwindow.h:113]   --->   Operation 141 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_12, i32 %inp" [../slidingwindow.h:102]   --->   Operation 142 'store' 'store_ln102' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.70>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10" [../slidingwindow.h:113]   --->   Operation 143 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_7, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 144 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 145 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 145 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [../slidingwindow.h:113]   --->   Operation 146 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_16, i32 1" [../slidingwindow.h:115]   --->   Operation 147 'add' 'current_block_write' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_eq  i32 %current_block_write, i32 4" [../slidingwindow.h:116]   --->   Operation 148 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.69ns)   --->   "%current_block_write_17 = select i1 %icmp_ln116, i32 0, i32 %current_block_write" [../slidingwindow.h:116]   --->   Operation 149 'select' 'current_block_write_17' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (2.55ns)   --->   "%read_block_7 = add i32 %select_ln98, i32 1" [../slidingwindow.h:119]   --->   Operation 150 'add' 'read_block_7' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 151 'store' 'store_ln97' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.58>
ST_3 : Operation 152 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 152 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 153 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_17, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 153 'store' 'store_ln98' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 154 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_7, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 154 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [../slidingwindow.h:121]   --->   Operation 155 'br' 'br_ln121' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.85>
ST_4 : Operation 156 [1/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 156 'load' 'inputBuf_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 157 [1/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 157 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 158 [1/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 158 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 159 [1/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 159 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 160 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %inputBuf_load, i2 1, i24 %inputBuf_1_load, i2 2, i24 %inputBuf_2_load, i2 3, i24 %inputBuf_3_load, i24 0, i2 %add_ln124_3" [../slidingwindow.h:129]   --->   Operation 160 'sparsemux' 'p_0' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (3.52ns)   --->   "%inElem_4 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter0_233" [../slidingwindow.h:155]   --->   Operation 161 'read' 'inElem_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i32 %current_line_load_9" [../slidingwindow.h:156]   --->   Operation 162 'zext' 'zext_ln156' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_addr_6 = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 163 'getelementptr' 'inputBuf_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_6 = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 164 'getelementptr' 'inputBuf_1_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_6 = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 165 'getelementptr' 'inputBuf_2_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_6 = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 166 'getelementptr' 'inputBuf_3_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_2_addr_6" [../slidingwindow.h:156]   --->   Operation 167 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 168 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_1_addr_6" [../slidingwindow.h:156]   --->   Operation 169 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 170 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_addr_6" [../slidingwindow.h:156]   --->   Operation 171 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 172 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln156 = store i24 %inElem_4, i5 %inputBuf_3_addr_6" [../slidingwindow.h:156]   --->   Operation 173 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 174 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (3.52ns)   --->   "%inElem = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter0_233" [../slidingwindow.h:109]   --->   Operation 175 'read' 'inElem' <Predicate = (icmp_ln107)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %current_line_load_7" [../slidingwindow.h:110]   --->   Operation 176 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i24 %inputBuf, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 177 'getelementptr' 'inputBuf_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_1_addr = getelementptr i24 %inputBuf_1, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 178 'getelementptr' 'inputBuf_1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_2_addr = getelementptr i24 %inputBuf_2, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 179 'getelementptr' 'inputBuf_2_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_3_addr = getelementptr i24 %inputBuf_3, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 180 'getelementptr' 'inputBuf_3_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_2_addr" [../slidingwindow.h:110]   --->   Operation 181 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 182 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_1_addr" [../slidingwindow.h:110]   --->   Operation 183 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 184 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_addr" [../slidingwindow.h:110]   --->   Operation 185 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 186 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln110 = store i24 %inElem, i5 %inputBuf_3_addr" [../slidingwindow.h:110]   --->   Operation 187 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 188 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 190 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 189 [1/1] (3.63ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %convInp_i, i24 %p_0" [../slidingwindow.h:130]   --->   Operation 189 'write' 'write_ln130' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.827ns
The critical path consists of the following:
	'alloca' operation 32 bit ('read_block', ../slidingwindow.h:101) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln101', ../slidingwindow.h:101) of constant 0 on local variable 'read_block', ../slidingwindow.h:101 [32]  (1.827 ns)

 <State 2>: 4.634ns
The critical path consists of the following:
	'load' operation 46 bit ('indvar_flatten_load', ../slidingwindow.h:104) on local variable 'indvar_flatten' [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln104', ../slidingwindow.h:104) [40]  (3.046 ns)
	'store' operation 0 bit ('store_ln104', ../slidingwindow.h:104) of variable 'add_ln104', ../slidingwindow.h:104 on local variable 'indvar_flatten' [210]  (1.588 ns)

 <State 3>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('current_block_write', ../slidingwindow.h:98) on local variable 'current_block_write', ../slidingwindow.h:98 [38]  (0.000 ns)
	'add' operation 32 bit ('current_block_write', ../slidingwindow.h:164) [152]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln165', ../slidingwindow.h:165) [153]  (2.552 ns)
	'select' operation 32 bit ('current_block_write', ../slidingwindow.h:165) [154]  (0.698 ns)
	'store' operation 0 bit ('store_ln98', ../slidingwindow.h:98) of variable 'current_block_write', ../slidingwindow.h:165 on local variable 'current_block_write', ../slidingwindow.h:98 [156]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 4>: 5.850ns
The critical path consists of the following:
	fifo read operation ('inElem', ../slidingwindow.h:155) on port 'inter0_233' (../slidingwindow.h:155) [122]  (3.528 ns)
	'store' operation 0 bit ('store_ln156', ../slidingwindow.h:156) of variable 'inElem', ../slidingwindow.h:155 on array 'inputBuf', ../slidingwindow.h:88 [136]  (2.322 ns)

 <State 5>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln130', ../slidingwindow.h:130) on port 'convInp_i' (../slidingwindow.h:130) [76]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
