/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:24:52 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_memc_rgrb_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:41p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_RGRB_0_H__
#define BCHP_MEMC_RGRB_0_H__

/***************************************************************************
 *MEMC_RGRB_0 - MEMC RGR Bridge Registers 0
 ***************************************************************************/
#define BCHP_MEMC_RGRB_0_REVISION                0x00504000 /* RGR Bridge Revision */
#define BCHP_MEMC_RGRB_0_CTRL                    0x00504004 /* RGR Bridge Control Register */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER              0x00504008 /* RGR Bridge RBUS Timer Register */
#define BCHP_MEMC_RGRB_0_SW_RESET_0              0x0050400c /* RGR Bridge Software Reset 0 Register */
#define BCHP_MEMC_RGRB_0_SW_RESET_1              0x00504010 /* RGR Bridge Software Reset 1 Register */

/***************************************************************************
 *REVISION - RGR Bridge Revision
 ***************************************************************************/
/* MEMC_RGRB_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_MEMC_RGRB_0_REVISION_reserved0_MASK                   0xffff0000
#define BCHP_MEMC_RGRB_0_REVISION_reserved0_SHIFT                  16

/* MEMC_RGRB_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_MEMC_RGRB_0_REVISION_MAJOR_MASK                       0x0000ff00
#define BCHP_MEMC_RGRB_0_REVISION_MAJOR_SHIFT                      8

/* MEMC_RGRB_0 :: REVISION :: MINOR [07:00] */
#define BCHP_MEMC_RGRB_0_REVISION_MINOR_MASK                       0x000000ff
#define BCHP_MEMC_RGRB_0_REVISION_MINOR_SHIFT                      0

/***************************************************************************
 *CTRL - RGR Bridge Control Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: CTRL :: reserved0 [31:02] */
#define BCHP_MEMC_RGRB_0_CTRL_reserved0_MASK                       0xfffffffc
#define BCHP_MEMC_RGRB_0_CTRL_reserved0_SHIFT                      2

/* MEMC_RGRB_0 :: CTRL :: rbus_error_intr [01:01] */
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_MASK                 0x00000002
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_SHIFT                1
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_INTR_DISABLE         0
#define BCHP_MEMC_RGRB_0_CTRL_rbus_error_intr_INTR_ENABLE          1

/* MEMC_RGRB_0 :: CTRL :: gisb_error_intr [00:00] */
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_MASK                 0x00000001
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_SHIFT                0
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_INTR_DISABLE         0
#define BCHP_MEMC_RGRB_0_CTRL_gisb_error_intr_INTR_ENABLE          1

/***************************************************************************
 *RBUS_TIMER - RGR Bridge RBUS Timer Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: RBUS_TIMER :: reserved0 [31:16] */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_reserved0_MASK                 0xffff0000
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_reserved0_SHIFT                16

/* MEMC_RGRB_0 :: RBUS_TIMER :: timer_value [15:00] */
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_timer_value_MASK               0x0000ffff
#define BCHP_MEMC_RGRB_0_RBUS_TIMER_timer_value_SHIFT              0

/***************************************************************************
 *SW_RESET_0 - RGR Bridge Software Reset 0 Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: SW_RESET_0 :: reserved0 [31:01] */
#define BCHP_MEMC_RGRB_0_SW_RESET_0_reserved0_MASK                 0xfffffffe
#define BCHP_MEMC_RGRB_0_SW_RESET_0_reserved0_SHIFT                1

/* MEMC_RGRB_0 :: SW_RESET_0 :: SPARE_SW_RESET_0 [00:00] */
#define BCHP_MEMC_RGRB_0_SW_RESET_0_SPARE_SW_RESET_0_MASK          0x00000001
#define BCHP_MEMC_RGRB_0_SW_RESET_0_SPARE_SW_RESET_0_SHIFT         0
#define BCHP_MEMC_RGRB_0_SW_RESET_0_SPARE_SW_RESET_0_DEASSERT      0
#define BCHP_MEMC_RGRB_0_SW_RESET_0_SPARE_SW_RESET_0_ASSERT        1

/***************************************************************************
 *SW_RESET_1 - RGR Bridge Software Reset 1 Register
 ***************************************************************************/
/* MEMC_RGRB_0 :: SW_RESET_1 :: reserved0 [31:01] */
#define BCHP_MEMC_RGRB_0_SW_RESET_1_reserved0_MASK                 0xfffffffe
#define BCHP_MEMC_RGRB_0_SW_RESET_1_reserved0_SHIFT                1

/* MEMC_RGRB_0 :: SW_RESET_1 :: SPARE_SW_RESET_1 [00:00] */
#define BCHP_MEMC_RGRB_0_SW_RESET_1_SPARE_SW_RESET_1_MASK          0x00000001
#define BCHP_MEMC_RGRB_0_SW_RESET_1_SPARE_SW_RESET_1_SHIFT         0
#define BCHP_MEMC_RGRB_0_SW_RESET_1_SPARE_SW_RESET_1_DEASSERT      0
#define BCHP_MEMC_RGRB_0_SW_RESET_1_SPARE_SW_RESET_1_ASSERT        1

#endif /* #ifndef BCHP_MEMC_RGRB_0_H__ */

/* End of File */
