<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><title>Home · Verilog.jl</title><script data-outdated-warner src="assets/warner.js"></script><link rel="canonical" href="https://gribeill.github.io/Verilog.jl/"/><link href="https://cdnjs.cloudflare.com/ajax/libs/lato-font/3.0.0/css/lato-font.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/juliamono/0.044/juliamono.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.3/css/fontawesome.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.3/css/solid.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.3/css/brands.min.css" rel="stylesheet" type="text/css"/><link href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.13.11/katex.min.css" rel="stylesheet" type="text/css"/><script>documenterBaseURL="."</script><script src="https://cdnjs.cloudflare.com/ajax/libs/require.js/2.3.6/require.min.js" data-main="assets/documenter.js"></script><script src="siteinfo.js"></script><script src="../versions.js"></script><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-dark.css" data-theme-name="documenter-dark" data-theme-primary-dark/><link class="docs-theme-link" rel="stylesheet" type="text/css" href="assets/themes/documenter-light.css" data-theme-name="documenter-light" data-theme-primary/><script src="assets/themeswap.js"></script></head><body><div id="documenter"><nav class="docs-sidebar"><div class="docs-package-name"><span class="docs-autofit"><a href>Verilog.jl</a></span></div><form class="docs-search" action="search/"><input class="docs-search-query" id="documenter-search-query" name="q" type="text" placeholder="Search docs"/></form><ul class="docs-menu"><li class="is-active"><a class="tocitem" href>Home</a></li></ul><div class="docs-version-selector field has-addons"><div class="control"><span class="docs-label button is-static is-size-7">Version</span></div><div class="docs-selector control is-expanded"><div class="select is-fullwidth is-size-7"><select id="documenter-version-selector"></select></div></div></div></nav><div class="docs-main"><header class="docs-navbar"><nav class="breadcrumb"><ul class="is-hidden-mobile"><li class="is-active"><a href>Home</a></li></ul><ul class="is-hidden-tablet"><li class="is-active"><a href>Home</a></li></ul></nav><div class="docs-right"><a class="docs-edit-link" href="https://github.com/gribeill/Verilog.jl/blob/master/docs/src/index.md#" title="Edit on GitHub"><span class="docs-icon fab"></span><span class="docs-label is-hidden-touch">Edit on GitHub</span></a><a class="docs-settings-button fas fa-cog" id="documenter-settings-button" href="#" title="Settings"></a><a class="docs-sidebar-button fa fa-bars is-hidden-desktop" id="documenter-sidebar-button" href="#"></a></div></header><article class="content" id="documenter-page"><h1 id="Verilog.jl"><a class="docs-heading-anchor" href="#Verilog.jl">Verilog.jl</a><a id="Verilog.jl-1"></a><a class="docs-heading-anchor-permalink" href="#Verilog.jl" title="Permalink"></a></h1><p>Documentation for <a href="https://github.com/gribeill/Verilog.jl">Verilog</a>.</p><ul><li><a href="#Verilog.RelativeRange"><code>Verilog.RelativeRange</code></a></li><li><a href="#Verilog.VerilogRange"><code>Verilog.VerilogRange</code></a></li><li><a href="#Verilog.Wire"><code>Verilog.Wire</code></a></li><li><a href="#Verilog.msb"><code>Verilog.msb</code></a></li><li><a href="#Verilog.v"><code>Verilog.v</code></a></li><li><a href="#Verilog.find_dependencies"><code>Verilog.find_dependencies</code></a></li><li><a href="#Verilog.generate_verilog_file-Tuple{String, Function, Tuple}"><code>Verilog.generate_verilog_file</code></a></li><li><a href="#Verilog.verilate-Tuple{Function, Tuple}"><code>Verilog.verilate</code></a></li><li><a href="#Verilog.verilator_adapter-Tuple{Any}"><code>Verilog.verilator_adapter</code></a></li><li><a href="#Verilog.@input-Tuple{Any, Any}"><code>Verilog.@input</code></a></li><li><a href="#Verilog.@verilate"><code>Verilog.@verilate</code></a></li></ul><article class="docstring"><header><a class="docstring-binding" id="Verilog.RelativeRange" href="#Verilog.RelativeRange"><code>Verilog.RelativeRange</code></a> — <span class="docstring-category">Type</span></header><section><div><p>RelativeRange</p><p>is a range object that can take values which can be relative to the most   significant bit.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/verilog_ranges.jl#L58-L63">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.VerilogRange" href="#Verilog.VerilogRange"><code>Verilog.VerilogRange</code></a> — <span class="docstring-category">Type</span></header><section><div><p>VerilogRange</p><p>is a range object that represents a verilog range.  These are declared by   using the v ranges, so 5:0v is a VerilogRange from 0 to 5.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/verilog_ranges.jl#L47-L52">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.Wire" href="#Verilog.Wire"><code>Verilog.Wire</code></a> — <span class="docstring-category">Type</span></header><section><div><p><code>Wire{R}</code></p><p>is the basic type for Verilog operations.  R specifies a &quot;unit range&quot; of integers.   Use the &quot;v&quot; suffix to enable verilog-style ranging.</p><p>Wire{3:0v} declares a four-digit verilog wire with indices spanning from 0-&gt;3;   Wire{6:2v} declares a five-bit verilog wire with indices spanning from   2-&gt;6.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/Wire.jl#L8-L17">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.msb" href="#Verilog.msb"><code>Verilog.msb</code></a> — <span class="docstring-category">Type</span></header><section><div><p>msb</p><p>is a special keyword which indicates that the value should go to the most   significant bit.  There is no equivalent &quot;lsb&quot;, since in most cases this will   be a fairly easy-to-reference value.  Plan your code accordingly.</p><p>For example:   my<em>wire[16:0v] = Wire(0xF000, 16)   my</em>wire[msb:12]              # ==&gt; Wire{3:0v}(0xF)</p><p>my<em>wire</em>2[16:0v] = Wire(0x0F00, 16)   my_wire[(msb-4):(msb-8)]     # ==&gt; Wire{3:0v}(0xF)</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/verilog_ranges.jl#L29-L42">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.v" href="#Verilog.v"><code>Verilog.v</code></a> — <span class="docstring-category">Type</span></header><section><div><p>v</p><p>is an appendage that reverses the order of julia&#39;s ranges so that they have   the cosmetic appearance of a verilog range.  This can be used both in setters   and getters for wire collections.</p><p>For example:   <code>my_wire[5:0v]</code>  references a wire over indices 0-5   <code>my_wire[6:2v]</code>  references a wire over indices 2-6</p><p>For dereferencing (getting) you can reverse this:   <code>my_wire[2:6v]</code>  references the wire over indices 2-6 with the msb order reversed.</p><p>if you are using a variable, be sure to put the value in paretheses.</p><p>For example:</p><p><code>my_wire[bits:(bits-4)v]</code></p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/verilog_ranges.jl#L5-L24">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.find_dependencies" href="#Verilog.find_dependencies"><code>Verilog.find_dependencies</code></a> — <span class="docstring-category">Function</span></header><section><div><p><code>Verilog.find_dependencies(mod, (params...))</code></p><p>outputs the set of dependencies of a certain module.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/codegen.jl#L16-L20">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.generate_verilog_file-Tuple{String, Function, Tuple}" href="#Verilog.generate_verilog_file-Tuple{String, Function, Tuple}"><code>Verilog.generate_verilog_file</code></a> — <span class="docstring-category">Method</span></header><section><div><p><code>generate_verilog_file(path, mod, (params...); exclude = [])</code></p><p>pass this function a path, (verilog module) name and the parameters, and it   puts that module and its dependencies into a file in the desired path.  The   filename will be (module name + suffix).v, with module name &amp; suffix as   generated by the interal specifications.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/codegen.jl#L54-L61">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.verilate-Tuple{Function, Tuple}" href="#Verilog.verilate-Tuple{Function, Tuple}"><code>Verilog.verilate</code></a> — <span class="docstring-category">Method</span></header><section><div><p><code>verilate(mod::Function, p::Tuple)</code>   uses verilator to create a .so file corresponding to the library.   Each of the functions in the mods array will be the top-level element   in a freestanding .v file.  They may refer to each other.   the &quot;mods&quot; are a tuple of the function and the parameter.</p><p>Passed options:     path::String      - defaults to &quot;.&quot; - the library .so file will be placed in the path.     libname::String   - file name for the library.  Defaults to libVerilated-[function<em>with</em>suffix].so     with_source::Bool - defaults to &quot;false&quot; - should the c source be included?                         this is useful if you&#39;re building a library around the                         verilated module.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/codegen.jl#L98-L111">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.verilator_adapter-Tuple{Any}" href="#Verilog.verilator_adapter-Tuple{Any}"><code>Verilog.verilator_adapter</code></a> — <span class="docstring-category">Method</span></header><section><div><p>Verilog.verilator_adapter(id)</p><p>creates the required C file for verilation.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/verilator-adapter.c.jl#L1-L5">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.@input-Tuple{Any, Any}" href="#Verilog.@input-Tuple{Any, Any}"><code>Verilog.@input</code></a> — <span class="docstring-category">Macro</span></header><section><div><p><code>@input identifier rangedescriptor</code></p><p>binds an input to a given range descriptor.</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/Verigen.jl#L167-L171">source</a></section></article><article class="docstring"><header><a class="docstring-binding" id="Verilog.@verilate" href="#Verilog.@verilate"><code>Verilog.@verilate</code></a> — <span class="docstring-category">Macro</span></header><section><div><p><code>@verilate function parameters [path]</code></p><p>verilates a @verilog function with the passed parameter and places the shared   object library into [path].  By default, the path used is going to be   &quot;./libVerilated-[function].so&quot;.</p><p>the function is then hooked up to a function with signature []</p></div><a class="docs-sourcelink" target="_blank" href="https://github.com/gribeill/Verilog.jl/blob/06e71a89f93e6af91bab9e7f2faeb0fb7251437a/src/codegen.jl#L163-L171">source</a></section></article></article><nav class="docs-footer"><p class="footer-message">Powered by <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> and the <a href="https://julialang.org/">Julia Programming Language</a>.</p></nav></div><div class="modal" id="documenter-settings"><div class="modal-background"></div><div class="modal-card"><header class="modal-card-head"><p class="modal-card-title">Settings</p><button class="delete"></button></header><section class="modal-card-body"><p><label class="label">Theme</label><div class="select"><select id="documenter-themepicker"><option value="documenter-light">documenter-light</option><option value="documenter-dark">documenter-dark</option></select></div></p><hr/><p>This document was generated with <a href="https://github.com/JuliaDocs/Documenter.jl">Documenter.jl</a> version 0.27.19 on <span class="colophon-date" title="Tuesday 5 July 2022 21:27">Tuesday 5 July 2022</span>. Using Julia version 1.7.3.</p></section><footer class="modal-card-foot"></footer></div></div></div></body></html>
