// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.068250,HLS_SYN_LAT=459268,HLS_SYN_TPT=none,HLS_SYN_MEM=62,HLS_SYN_DSP=22,HLS_SYN_FF=3568,HLS_SYN_LUT=9813,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_output_Addr_A,
        prediction_output_EN_A,
        prediction_output_WEN_A,
        prediction_output_Din_A,
        prediction_output_Dout_A,
        prediction_output_Clk_A,
        prediction_output_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_output_Addr_A;
output   prediction_output_EN_A;
output  [3:0] prediction_output_WEN_A;
output  [31:0] prediction_output_Din_A;
input  [31:0] prediction_output_Dout_A;
output   prediction_output_Clk_A;
output   prediction_output_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;
reg prediction_output_EN_A;
reg[3:0] prediction_output_WEN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [14:0] dense_1_weights_V_address0;
reg    dense_1_weights_V_ce0;
wire   [16:0] dense_1_weights_V_q0;
wire   [5:0] dense_1_bias_V_address0;
reg    dense_1_bias_V_ce0;
wire   [13:0] dense_1_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire   [16:0] dense_2_weights_V_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [16:0] dense_2_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire   [16:0] dense_out_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [15:0] dense_out_bias_V_q0;
wire   [4:0] i_fu_784_p2;
reg   [4:0] i_reg_1873;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_790_p2;
reg   [9:0] ix_in_reg_1878;
wire   [0:0] icmp_ln23_fu_778_p2;
wire   [10:0] sub_ln203_fu_820_p2;
reg   [10:0] sub_ln203_reg_1883;
wire   [4:0] j_fu_832_p2;
reg   [4:0] j_reg_1891;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln203_8_fu_842_p2;
reg   [10:0] add_ln203_8_reg_1896;
wire   [0:0] icmp_ln25_fu_826_p2;
wire   [9:0] add_ln28_fu_852_p2;
reg   [9:0] add_ln28_reg_1906;
reg   [31:0] cnn_input_load_reg_1911;
wire    ap_CS_fsm_state4;
wire   [31:0] select_ln603_3_fu_1139_p3;
reg   [31:0] select_ln603_3_reg_1917;
wire    ap_CS_fsm_state5;
wire   [5:0] i_1_fu_1157_p2;
reg   [5:0] i_1_reg_1925;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln14_fu_1163_p1;
reg   [63:0] zext_ln14_reg_1930;
wire   [0:0] icmp_ln9_fu_1151_p2;
wire   [14:0] zext_ln13_fu_1167_p1;
reg   [14:0] zext_ln13_reg_1936;
wire   [8:0] j_1_fu_1177_p2;
reg   [8:0] j_1_reg_1944;
wire    ap_CS_fsm_state18;
wire   [14:0] add_ln1117_3_fu_1188_p2;
reg   [14:0] add_ln1117_3_reg_1949;
wire   [0:0] icmp_ln13_fu_1171_p2;
wire    ap_CS_fsm_state19;
wire   [4:0] i_2_fu_1289_p2;
reg   [4:0] i_2_reg_1977;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln14_1_fu_1295_p1;
reg   [63:0] zext_ln14_1_reg_1982;
wire   [0:0] icmp_ln9_1_fu_1283_p2;
wire   [11:0] zext_ln13_3_fu_1299_p1;
reg   [11:0] zext_ln13_3_reg_1988;
wire   [5:0] j_2_fu_1309_p2;
reg   [5:0] j_2_reg_1996;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln13_1_fu_1303_p2;
wire    ap_CS_fsm_state23;
wire   [3:0] d_fu_1445_p2;
reg   [3:0] d_reg_2024;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln48_fu_1451_p1;
reg   [63:0] zext_ln48_reg_2029;
wire   [0:0] icmp_ln41_fu_1439_p2;
wire   [8:0] zext_ln46_fu_1455_p1;
reg   [8:0] zext_ln46_reg_2035;
wire   [4:0] f_fu_1465_p2;
reg   [4:0] f_reg_2043;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln46_fu_1459_p2;
wire    ap_CS_fsm_state27;
wire   [3:0] i_3_fu_1571_p2;
reg   [3:0] i_3_reg_2071;
wire    ap_CS_fsm_state30;
wire   [63:0] zext_ln70_fu_1577_p1;
reg   [63:0] zext_ln70_reg_2076;
wire   [0:0] icmp_ln69_fu_1565_p2;
wire   [31:0] prediction_V_q0;
reg   [31:0] tmp_V_12_reg_2086;
wire    ap_CS_fsm_state31;
reg   [0:0] p_Result_46_reg_2092;
wire   [31:0] tmp_V_fu_1590_p2;
reg   [31:0] tmp_V_reg_2098;
wire   [0:0] icmp_ln935_fu_1596_p2;
reg   [0:0] icmp_ln935_reg_2103;
wire    ap_CS_fsm_state32;
reg   [30:0] m_reg_2108;
reg   [0:0] tmp_28_reg_2113;
wire   [7:0] trunc_ln943_fu_1794_p1;
reg   [7:0] trunc_ln943_reg_2118;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
reg   [31:0] dense_array_V_d0;
wire   [31:0] dense_array_V_q0;
reg   [9:0] conv_1_input_V_address0;
reg    conv_1_input_V_ce0;
reg    conv_1_input_V_we0;
wire   [31:0] conv_1_input_V_q0;
reg   [11:0] conv_1_out_V_address0;
reg    conv_1_out_V_ce0;
reg    conv_1_out_V_we0;
reg   [31:0] conv_1_out_V_d0;
wire   [31:0] conv_1_out_V_q0;
reg   [9:0] max_pool_1_out_V_address0;
reg    max_pool_1_out_V_ce0;
reg    max_pool_1_out_V_we0;
reg   [31:0] max_pool_1_out_V_d0;
wire   [31:0] max_pool_1_out_V_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [31:0] conv_2_out_V_d0;
wire   [31:0] conv_2_out_V_q0;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [31:0] max_pool_2_out_V_d0;
wire   [31:0] max_pool_2_out_V_q0;
reg   [8:0] flat_array_V_address0;
reg    flat_array_V_ce0;
reg    flat_array_V_we0;
reg   [31:0] flat_array_V_d0;
wire   [31:0] flat_array_V_q0;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [30:0] dense_1_out_V_d0;
wire   [30:0] dense_1_out_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [30:0] dense_2_out_V_d0;
wire   [30:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [31:0] prediction_V_d0;
wire    grp_conv_2_fu_724_ap_start;
wire    grp_conv_2_fu_724_ap_done;
wire    grp_conv_2_fu_724_ap_idle;
wire    grp_conv_2_fu_724_ap_ready;
wire   [9:0] grp_conv_2_fu_724_input_V_address0;
wire    grp_conv_2_fu_724_input_V_ce0;
wire   [10:0] grp_conv_2_fu_724_conv_out_V_address0;
wire    grp_conv_2_fu_724_conv_out_V_ce0;
wire    grp_conv_2_fu_724_conv_out_V_we0;
wire   [31:0] grp_conv_2_fu_724_conv_out_V_d0;
wire    grp_conv_1_fu_734_ap_start;
wire    grp_conv_1_fu_734_ap_done;
wire    grp_conv_1_fu_734_ap_idle;
wire    grp_conv_1_fu_734_ap_ready;
wire   [9:0] grp_conv_1_fu_734_input_V_address0;
wire    grp_conv_1_fu_734_input_V_ce0;
wire   [11:0] grp_conv_1_fu_734_conv_out_V_address0;
wire    grp_conv_1_fu_734_conv_out_V_ce0;
wire    grp_conv_1_fu_734_conv_out_V_we0;
wire   [31:0] grp_conv_1_fu_734_conv_out_V_d0;
wire    grp_soft_max_fu_744_ap_start;
wire    grp_soft_max_fu_744_ap_done;
wire    grp_soft_max_fu_744_ap_idle;
wire    grp_soft_max_fu_744_ap_ready;
wire   [3:0] grp_soft_max_fu_744_dense_array_V_address0;
wire    grp_soft_max_fu_744_dense_array_V_ce0;
wire    grp_soft_max_fu_744_dense_array_V_we0;
wire   [31:0] grp_soft_max_fu_744_dense_array_V_d0;
wire   [3:0] grp_soft_max_fu_744_prediction_V_address0;
wire    grp_soft_max_fu_744_prediction_V_ce0;
wire    grp_soft_max_fu_744_prediction_V_we0;
wire   [31:0] grp_soft_max_fu_744_prediction_V_d0;
wire    grp_max_pool_1_fu_756_ap_start;
wire    grp_max_pool_1_fu_756_ap_done;
wire    grp_max_pool_1_fu_756_ap_idle;
wire    grp_max_pool_1_fu_756_ap_ready;
wire   [11:0] grp_max_pool_1_fu_756_conv_out_V_address0;
wire    grp_max_pool_1_fu_756_conv_out_V_ce0;
wire   [9:0] grp_max_pool_1_fu_756_max_pool_out_V_address0;
wire    grp_max_pool_1_fu_756_max_pool_out_V_ce0;
wire    grp_max_pool_1_fu_756_max_pool_out_V_we0;
wire   [31:0] grp_max_pool_1_fu_756_max_pool_out_V_d0;
wire    grp_max_pool_2_fu_762_ap_start;
wire    grp_max_pool_2_fu_762_ap_done;
wire    grp_max_pool_2_fu_762_ap_idle;
wire    grp_max_pool_2_fu_762_ap_ready;
wire   [10:0] grp_max_pool_2_fu_762_conv_out_V_address0;
wire    grp_max_pool_2_fu_762_conv_out_V_ce0;
wire   [8:0] grp_max_pool_2_fu_762_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_762_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_762_max_pool_out_V_we0;
wire   [31:0] grp_max_pool_2_fu_762_max_pool_out_V_d0;
wire    grp_flat_fu_768_ap_start;
wire    grp_flat_fu_768_ap_done;
wire    grp_flat_fu_768_ap_idle;
wire    grp_flat_fu_768_ap_ready;
wire   [8:0] grp_flat_fu_768_max_pool_out_V_address0;
wire    grp_flat_fu_768_max_pool_out_V_ce0;
wire   [8:0] grp_flat_fu_768_flat_array_V_address0;
wire    grp_flat_fu_768_flat_array_V_ce0;
wire    grp_flat_fu_768_flat_array_V_we0;
wire   [31:0] grp_flat_fu_768_flat_array_V_d0;
reg   [9:0] ix_in_0_reg_556;
reg   [4:0] i_0_reg_568;
reg   [9:0] ix_in_1_reg_579;
wire    ap_CS_fsm_state6;
reg   [4:0] j_0_reg_589;
reg   [5:0] i_0_i_reg_600;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
reg   [31:0] p_Val2_32_reg_611;
reg   [8:0] j_0_i_reg_623;
reg   [14:0] phi_mul_reg_634;
reg   [4:0] i_0_i5_reg_645;
wire    ap_CS_fsm_state24;
reg   [31:0] p_Val2_36_reg_656;
reg   [5:0] j_0_i10_reg_668;
reg   [3:0] d_0_i_reg_679;
wire    ap_CS_fsm_state28;
reg   [31:0] p_Val2_43_reg_690;
reg   [4:0] f_0_i_reg_702;
reg   [3:0] i24_0_reg_713;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state33;
reg    grp_conv_2_fu_724_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_conv_1_fu_734_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_soft_max_fu_744_ap_start_reg;
reg    grp_max_pool_1_fu_756_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_max_pool_2_fu_762_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_flat_fu_768_ap_start_reg;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln27_fu_847_p1;
wire  signed [63:0] sext_ln203_fu_1147_p1;
wire   [63:0] zext_ln1117_fu_1199_p1;
wire   [63:0] zext_ln14_2_fu_1183_p1;
wire  signed [63:0] sext_ln1117_fu_1355_p1;
wire   [63:0] zext_ln14_3_fu_1315_p1;
wire   [63:0] zext_ln1116_11_fu_1511_p1;
wire   [63:0] zext_ln48_1_fu_1471_p1;
wire   [31:0] cnn_input_Addr_A_orig;
wire   [30:0] select_ln19_fu_1274_p3;
wire   [30:0] select_ln19_1_fu_1430_p3;
wire   [31:0] add_ln703_2_fu_1558_p2;
wire   [31:0] prediction_output_Addr_A_orig;
wire   [9:0] tmp_s_fu_796_p3;
wire   [6:0] tmp_10_fu_808_p3;
wire   [10:0] zext_ln203_fu_804_p1;
wire   [10:0] zext_ln203_17_fu_816_p1;
wire   [10:0] zext_ln203_18_fu_838_p1;
wire   [63:0] grp_fu_774_p1;
wire   [63:0] ireg_V_fu_858_p1;
wire   [10:0] exp_tmp_V_fu_874_p4;
wire   [51:0] trunc_ln565_fu_888_p1;
wire   [52:0] tmp_fu_892_p3;
wire   [53:0] p_Result_45_fu_900_p1;
wire   [0:0] p_Result_44_fu_866_p3;
wire   [53:0] man_V_1_fu_904_p2;
wire   [62:0] trunc_ln556_fu_862_p1;
wire   [11:0] zext_ln461_fu_884_p1;
wire   [11:0] F2_fu_924_p2;
wire   [0:0] icmp_ln581_fu_930_p2;
wire   [11:0] add_ln581_fu_936_p2;
wire   [11:0] sub_ln581_fu_942_p2;
wire  signed [11:0] sh_amt_fu_948_p3;
wire   [53:0] man_V_2_fu_910_p3;
wire   [6:0] tmp_21_fu_976_p4;
wire  signed [31:0] sext_ln581_fu_956_p1;
wire   [53:0] zext_ln586_fu_992_p1;
wire   [53:0] ashr_ln586_fu_996_p2;
wire   [31:0] bitcast_ln696_fu_1006_p1;
wire   [0:0] tmp_22_fu_1009_p3;
wire   [31:0] trunc_ln583_fu_966_p1;
wire   [0:0] icmp_ln571_fu_918_p2;
wire   [0:0] icmp_ln582_fu_960_p2;
wire   [0:0] xor_ln571_fu_1031_p2;
wire   [0:0] or_ln582_fu_1043_p2;
wire   [0:0] xor_ln582_fu_1049_p2;
wire   [0:0] icmp_ln585_fu_970_p2;
wire   [0:0] and_ln581_fu_1055_p2;
wire   [0:0] xor_ln585_fu_1061_p2;
wire   [0:0] or_ln581_fu_1079_p2;
wire   [0:0] icmp_ln603_fu_986_p2;
wire   [0:0] xor_ln581_fu_1085_p2;
wire   [0:0] and_ln603_fu_1091_p2;
wire   [31:0] shl_ln604_fu_1025_p2;
wire   [31:0] trunc_ln586_fu_1002_p1;
wire   [0:0] and_ln585_1_fu_1073_p2;
wire   [0:0] and_ln585_fu_1067_p2;
wire   [31:0] select_ln588_fu_1017_p3;
wire   [0:0] and_ln582_fu_1037_p2;
wire   [0:0] or_ln603_fu_1105_p2;
wire   [31:0] select_ln603_fu_1097_p3;
wire   [31:0] select_ln603_1_fu_1111_p3;
wire   [0:0] or_ln603_1_fu_1119_p2;
wire   [0:0] or_ln603_2_fu_1133_p2;
wire   [31:0] select_ln603_2_fu_1125_p3;
wire   [14:0] add_ln1117_fu_1194_p2;
wire  signed [16:0] r_V_fu_1212_p0;
wire  signed [31:0] r_V_fu_1212_p1;
wire   [47:0] r_V_fu_1212_p2;
wire   [47:0] lhs_V_fu_1218_p3;
wire   [47:0] ret_V_fu_1226_p2;
wire  signed [13:0] sext_ln1265_fu_1242_p0;
wire  signed [13:0] sext_ln703_fu_1250_p0;
wire  signed [31:0] sext_ln1265_fu_1242_p1;
wire  signed [30:0] sext_ln703_fu_1250_p1;
wire   [30:0] trunc_ln703_fu_1246_p1;
wire   [31:0] add_ln703_fu_1254_p2;
wire   [0:0] tmp_23_fu_1266_p3;
wire   [30:0] add_ln203_fu_1260_p2;
wire   [10:0] tmp_11_fu_1320_p3;
wire   [6:0] tmp_12_fu_1332_p3;
wire   [11:0] zext_ln1117_6_fu_1328_p1;
wire   [11:0] zext_ln1117_7_fu_1340_p1;
wire   [11:0] sub_ln1117_fu_1344_p2;
wire   [11:0] add_ln1117_2_fu_1350_p2;
wire  signed [16:0] r_V_6_fu_1368_p0;
wire   [30:0] r_V_6_fu_1368_p1;
wire   [47:0] r_V_6_fu_1368_p2;
wire   [47:0] lhs_V_2_fu_1374_p3;
wire   [47:0] ret_V_6_fu_1382_p2;
wire  signed [16:0] sext_ln1265_1_fu_1398_p0;
wire  signed [16:0] sext_ln703_2_fu_1406_p0;
wire  signed [31:0] sext_ln1265_1_fu_1398_p1;
wire  signed [30:0] sext_ln703_2_fu_1406_p1;
wire   [30:0] trunc_ln703_1_fu_1402_p1;
wire   [31:0] add_ln703_1_fu_1410_p2;
wire   [0:0] tmp_24_fu_1422_p3;
wire   [30:0] add_ln203_1_fu_1416_p2;
wire   [7:0] tmp_13_fu_1476_p3;
wire   [5:0] tmp_14_fu_1488_p3;
wire   [8:0] zext_ln1116_10_fu_1496_p1;
wire   [8:0] zext_ln1116_9_fu_1484_p1;
wire   [8:0] add_ln1116_fu_1500_p2;
wire   [8:0] add_ln1116_4_fu_1506_p2;
wire   [30:0] r_V_7_fu_1524_p0;
wire  signed [16:0] r_V_7_fu_1524_p1;
wire   [47:0] r_V_7_fu_1524_p2;
wire   [47:0] lhs_V_3_fu_1530_p3;
wire   [47:0] ret_V_7_fu_1538_p2;
wire  signed [31:0] sext_ln1265_2_fu_1554_p1;
wire   [31:0] tmp_V_13_fu_1601_p3;
reg   [31:0] p_Result_47_fu_1606_p4;
reg   [31:0] l_fu_1616_p3;
wire   [31:0] sub_ln944_fu_1624_p2;
wire   [31:0] lsb_index_fu_1630_p2;
wire   [30:0] tmp_26_fu_1636_p4;
wire   [5:0] trunc_ln947_fu_1652_p1;
wire   [5:0] sub_ln947_fu_1656_p2;
wire   [31:0] zext_ln947_fu_1662_p1;
wire   [31:0] lshr_ln947_fu_1666_p2;
wire   [31:0] p_Result_s_fu_1672_p2;
wire   [0:0] icmp_ln947_fu_1646_p2;
wire   [0:0] icmp_ln947_1_fu_1678_p2;
wire   [0:0] tmp_27_fu_1690_p3;
wire   [0:0] p_Result_42_fu_1704_p3;
wire   [0:0] xor_ln949_fu_1698_p2;
wire   [0:0] and_ln949_fu_1712_p2;
wire   [0:0] a_fu_1684_p2;
wire   [0:0] or_ln949_fu_1718_p2;
wire   [31:0] add_ln958_fu_1738_p2;
wire   [31:0] sub_ln958_fu_1750_p2;
wire   [0:0] icmp_ln958_fu_1732_p2;
wire   [31:0] lshr_ln958_fu_1744_p2;
wire   [31:0] shl_ln958_fu_1756_p2;
wire   [31:0] m_13_fu_1762_p3;
wire   [31:0] or_ln_fu_1724_p3;
wire   [31:0] m_14_fu_1770_p2;
wire   [7:0] select_ln964_fu_1801_p3;
wire   [7:0] sub_ln964_fu_1808_p2;
wire   [7:0] add_ln964_fu_1813_p2;
wire   [31:0] m_17_fu_1798_p1;
wire   [8:0] tmp_8_fu_1819_p3;
wire   [31:0] p_Result_48_fu_1826_p5;
wire   [31:0] bitcast_ln739_fu_1838_p1;
reg   [32:0] ap_NS_fsm;
wire   [47:0] r_V_6_fu_1368_p10;
wire   [47:0] r_V_7_fu_1524_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_conv_2_fu_724_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_734_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_744_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_756_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_762_ap_start_reg = 1'b0;
#0 grp_flat_fu_768_ap_start_reg = 1'b0;
end

cnn_dense_1_weighkbM #(
    .DataWidth( 17 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_weights_V_address0),
    .ce0(dense_1_weights_V_ce0),
    .q0(dense_1_weights_V_q0)
);

cnn_dense_1_bias_V #(
    .DataWidth( 14 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_bias_V_address0),
    .ce0(dense_1_bias_V_ce0),
    .q0(dense_1_bias_V_q0)
);

cnn_dense_2_weighlbW #(
    .DataWidth( 17 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_2_bias_V #(
    .DataWidth( 17 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_out_weimb6 #(
    .DataWidth( 17 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_out_biancg #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_dense_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0)
);

cnn_conv_1_input_V #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_1_input_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_V_address0),
    .ce0(conv_1_input_V_ce0),
    .we0(conv_1_input_V_we0),
    .d0(select_ln603_3_reg_1917),
    .q0(conv_1_input_V_q0)
);

cnn_conv_1_out_V #(
    .DataWidth( 32 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_V_address0),
    .ce0(conv_1_out_V_ce0),
    .we0(conv_1_out_V_we0),
    .d0(conv_1_out_V_d0),
    .q0(conv_1_out_V_q0)
);

cnn_max_pool_1_ouocq #(
    .DataWidth( 32 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_V_address0),
    .ce0(max_pool_1_out_V_ce0),
    .we0(max_pool_1_out_V_we0),
    .d0(max_pool_1_out_V_d0),
    .q0(max_pool_1_out_V_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 32 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0)
);

cnn_max_pool_2_oupcA #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_max_pool_2_oupcA #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_V_address0),
    .ce0(flat_array_V_ce0),
    .we0(flat_array_V_we0),
    .d0(flat_array_V_d0),
    .q0(flat_array_V_q0)
);

cnn_dense_1_out_V #(
    .DataWidth( 31 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 31 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_2 grp_conv_2_fu_724(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_724_ap_start),
    .ap_done(grp_conv_2_fu_724_ap_done),
    .ap_idle(grp_conv_2_fu_724_ap_idle),
    .ap_ready(grp_conv_2_fu_724_ap_ready),
    .input_V_address0(grp_conv_2_fu_724_input_V_address0),
    .input_V_ce0(grp_conv_2_fu_724_input_V_ce0),
    .input_V_q0(max_pool_1_out_V_q0),
    .conv_out_V_address0(grp_conv_2_fu_724_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_724_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_724_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_724_conv_out_V_d0)
);

conv_1 grp_conv_1_fu_734(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_734_ap_start),
    .ap_done(grp_conv_1_fu_734_ap_done),
    .ap_idle(grp_conv_1_fu_734_ap_idle),
    .ap_ready(grp_conv_1_fu_734_ap_ready),
    .input_V_address0(grp_conv_1_fu_734_input_V_address0),
    .input_V_ce0(grp_conv_1_fu_734_input_V_ce0),
    .input_V_q0(conv_1_input_V_q0),
    .conv_out_V_address0(grp_conv_1_fu_734_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_1_fu_734_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_1_fu_734_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_1_fu_734_conv_out_V_d0)
);

soft_max grp_soft_max_fu_744(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_soft_max_fu_744_ap_start),
    .ap_done(grp_soft_max_fu_744_ap_done),
    .ap_idle(grp_soft_max_fu_744_ap_idle),
    .ap_ready(grp_soft_max_fu_744_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_744_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_744_dense_array_V_ce0),
    .dense_array_V_we0(grp_soft_max_fu_744_dense_array_V_we0),
    .dense_array_V_d0(grp_soft_max_fu_744_dense_array_V_d0),
    .dense_array_V_q0(dense_array_V_q0),
    .prediction_V_address0(grp_soft_max_fu_744_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_744_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_744_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_744_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_756(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_756_ap_start),
    .ap_done(grp_max_pool_1_fu_756_ap_done),
    .ap_idle(grp_max_pool_1_fu_756_ap_idle),
    .ap_ready(grp_max_pool_1_fu_756_ap_ready),
    .conv_out_V_address0(grp_max_pool_1_fu_756_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_1_fu_756_conv_out_V_ce0),
    .conv_out_V_q0(conv_1_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_1_fu_756_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_1_fu_756_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_1_fu_756_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_1_fu_756_max_pool_out_V_d0)
);

max_pool_2 grp_max_pool_2_fu_762(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_762_ap_start),
    .ap_done(grp_max_pool_2_fu_762_ap_done),
    .ap_idle(grp_max_pool_2_fu_762_ap_idle),
    .ap_ready(grp_max_pool_2_fu_762_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_762_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_762_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_2_fu_762_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_762_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_762_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_762_max_pool_out_V_d0)
);

flat grp_flat_fu_768(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_768_ap_start),
    .ap_done(grp_flat_fu_768_ap_done),
    .ap_idle(grp_flat_fu_768_ap_idle),
    .ap_ready(grp_flat_fu_768_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_768_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_768_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_V_q0),
    .flat_array_V_address0(grp_flat_fu_768_flat_array_V_address0),
    .flat_array_V_ce0(grp_flat_fu_768_flat_array_V_ce0),
    .flat_array_V_we0(grp_flat_fu_768_flat_array_V_we0),
    .flat_array_V_d0(grp_flat_fu_768_flat_array_V_d0)
);

cnn_fpext_32ns_64qcK #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64qcK_U26(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(cnn_input_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_774_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_734_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv_1_fu_734_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_734_ap_ready == 1'b1)) begin
            grp_conv_1_fu_734_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_724_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_conv_2_fu_724_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_724_ap_ready == 1'b1)) begin
            grp_conv_2_fu_724_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_768_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_flat_fu_768_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_768_ap_ready == 1'b1)) begin
            grp_flat_fu_768_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_756_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_max_pool_1_fu_756_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_756_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_756_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_762_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_max_pool_2_fu_762_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_762_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_762_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_soft_max_fu_744_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_1439_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
            grp_soft_max_fu_744_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_744_ap_ready == 1'b1)) begin
            grp_soft_max_fu_744_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_1283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        d_0_i_reg_679 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        d_0_i_reg_679 <= d_reg_2024;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        f_0_i_reg_702 <= f_reg_2043;
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1439_p2 == 1'd0))) begin
        f_0_i_reg_702 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i24_0_reg_713 <= i_3_reg_2071;
    end else if (((grp_soft_max_fu_744_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        i24_0_reg_713 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_0_i5_reg_645 <= i_2_reg_1977;
    end else if (((icmp_ln9_fu_1151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_0_i5_reg_645 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_0_i_reg_600 <= i_1_reg_1925;
    end else if (((grp_flat_fu_768_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_0_i_reg_600 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_826_p2 == 1'd1))) begin
        i_0_reg_568 <= i_reg_1873;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_568 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_826_p2 == 1'd1))) begin
        ix_in_0_reg_556 <= ix_in_reg_1878;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_556 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ix_in_1_reg_579 <= add_ln28_reg_1906;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd0))) begin
        ix_in_1_reg_579 <= ix_in_0_reg_556;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        j_0_i10_reg_668 <= j_2_reg_1996;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1283_p2 == 1'd0))) begin
        j_0_i10_reg_668 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_0_i_reg_623 <= j_1_reg_1944;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1151_p2 == 1'd0))) begin
        j_0_i_reg_623 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_reg_589 <= j_reg_1891;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd0))) begin
        j_0_reg_589 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_Val2_32_reg_611 <= {{ret_V_fu_1226_p2[47:16]}};
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1151_p2 == 1'd0))) begin
        p_Val2_32_reg_611 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_36_reg_656 <= {{ret_V_6_fu_1382_p2[47:16]}};
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1283_p2 == 1'd0))) begin
        p_Val2_36_reg_656 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_43_reg_690 <= {{ret_V_7_fu_1538_p2[47:16]}};
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1439_p2 == 1'd0))) begin
        p_Val2_43_reg_690 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        phi_mul_reg_634 <= add_ln1117_3_reg_1949;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1151_p2 == 1'd0))) begin
        phi_mul_reg_634 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln13_fu_1171_p2 == 1'd0))) begin
        add_ln1117_3_reg_1949 <= add_ln1117_3_fu_1188_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_826_p2 == 1'd0))) begin
        add_ln203_8_reg_1896 <= add_ln203_8_fu_842_p2;
        add_ln28_reg_1906 <= add_ln28_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cnn_input_load_reg_1911 <= cnn_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        d_reg_2024 <= d_fu_1445_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        f_reg_2043 <= f_fu_1465_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_1_reg_1925 <= i_1_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_2_reg_1977 <= i_2_fu_1289_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_3_reg_2071 <= i_3_fu_1571_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1873 <= i_fu_784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        icmp_ln935_reg_2103 <= icmp_ln935_fu_1596_p2;
        m_reg_2108 <= {{m_14_fu_1770_p2[31:1]}};
        tmp_28_reg_2113 <= m_14_fu_1770_p2[32'd25];
        trunc_ln943_reg_2118 <= trunc_ln943_fu_1794_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd0))) begin
        ix_in_reg_1878 <= ix_in_fu_790_p2;
        sub_ln203_reg_1883[10 : 2] <= sub_ln203_fu_820_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j_1_reg_1944 <= j_1_fu_1177_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_2_reg_1996 <= j_2_fu_1309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1891 <= j_fu_832_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_Result_46_reg_2092 <= prediction_V_q0[32'd31];
        tmp_V_12_reg_2086 <= prediction_V_q0;
        tmp_V_reg_2098 <= tmp_V_fu_1590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln603_3_reg_1917 <= select_ln603_3_fu_1139_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1283_p2 == 1'd0))) begin
        zext_ln13_3_reg_1988[4 : 0] <= zext_ln13_3_fu_1299_p1[4 : 0];
        zext_ln14_1_reg_1982[4 : 0] <= zext_ln14_1_fu_1295_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1151_p2 == 1'd0))) begin
        zext_ln13_reg_1936[5 : 0] <= zext_ln13_fu_1167_p1[5 : 0];
        zext_ln14_reg_1930[5 : 0] <= zext_ln14_fu_1163_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1439_p2 == 1'd0))) begin
        zext_ln46_reg_2035[3 : 0] <= zext_ln46_fu_1455_p1[3 : 0];
        zext_ln48_reg_2029[3 : 0] <= zext_ln48_fu_1451_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln69_fu_1565_p2 == 1'd0))) begin
        zext_ln70_reg_2076[3 : 0] <= zext_ln70_fu_1577_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_1565_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_1565_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_address0 = sext_ln203_fu_1147_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_address0 = grp_conv_1_fu_734_input_V_address0;
    end else begin
        conv_1_input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_ce0 = grp_conv_1_fu_734_input_V_ce0;
    end else begin
        conv_1_input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_we0 = 1'b1;
    end else begin
        conv_1_input_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_address0 = grp_max_pool_1_fu_756_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_address0 = grp_conv_1_fu_734_conv_out_V_address0;
    end else begin
        conv_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_ce0 = grp_max_pool_1_fu_756_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_ce0 = grp_conv_1_fu_734_conv_out_V_ce0;
    end else begin
        conv_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_d0 = grp_conv_1_fu_734_conv_out_V_d0;
    end else begin
        conv_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd1))) begin
        conv_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_we0 = grp_conv_1_fu_734_conv_out_V_we0;
    end else begin
        conv_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_address0 = grp_max_pool_2_fu_762_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_724_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_ce0 = grp_max_pool_2_fu_762_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_724_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_724_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd1))) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_724_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_bias_V_ce0 = 1'b1;
    end else begin
        dense_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_1_out_V_address0 = zext_ln14_3_fu_1315_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_address0 = zext_ln14_reg_1930;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_address0 = 64'd0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | ((grp_flat_fu_768_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_d0 = select_ln19_fu_1274_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_d0 = 31'd0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((grp_flat_fu_768_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        dense_1_out_V_we0 = 1'b1;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_weights_V_ce0 = 1'b1;
    end else begin
        dense_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_2_out_V_address0 = zext_ln48_1_fu_1471_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_2_out_V_address0 = zext_ln14_1_reg_1982;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state17))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_2_out_V_d0 = select_ln19_1_fu_1430_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_2_out_V_d0 = 31'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln9_fu_1151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_address0 = zext_ln48_reg_2029;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_address0 = grp_soft_max_fu_744_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_ce0 = grp_soft_max_fu_744_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_d0 = add_ln703_2_fu_1558_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_d0 = grp_soft_max_fu_744_dense_array_V_d0;
    end else begin
        dense_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_we0 = grp_soft_max_fu_744_dense_array_V_we0;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        flat_array_V_address0 = zext_ln14_2_fu_1183_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_address0 = grp_flat_fu_768_flat_array_V_address0;
    end else begin
        flat_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((grp_max_pool_2_fu_762_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        flat_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_ce0 = grp_flat_fu_768_flat_array_V_ce0;
    end else begin
        flat_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_d0 = grp_flat_fu_768_flat_array_V_d0;
    end else begin
        flat_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_762_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        flat_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_we0 = grp_flat_fu_768_flat_array_V_we0;
    end else begin
        flat_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_address0 = grp_max_pool_1_fu_756_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_address0 = grp_conv_2_fu_724_input_V_address0;
    end else begin
        max_pool_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_ce0 = grp_max_pool_1_fu_756_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_ce0 = grp_conv_2_fu_724_input_V_ce0;
    end else begin
        max_pool_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_d0 = grp_max_pool_1_fu_756_max_pool_out_V_d0;
    end else begin
        max_pool_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd1))) begin
        max_pool_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_we0 = grp_max_pool_1_fu_756_max_pool_out_V_we0;
    end else begin
        max_pool_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_address0 = grp_flat_fu_768_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_762_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_ce0 = grp_flat_fu_768_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_762_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_762_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd1))) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_762_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_address0 = zext_ln70_fu_1577_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_address0 = grp_soft_max_fu_744_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_ce0 = grp_soft_max_fu_744_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        prediction_V_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_d0 = grp_soft_max_fu_744_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_fu_1283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_we0 = grp_soft_max_fu_744_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        prediction_output_EN_A = 1'b1;
    end else begin
        prediction_output_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        prediction_output_WEN_A = 4'd15;
    end else begin
        prediction_output_WEN_A = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_778_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_826_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv_1_fu_734_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_max_pool_1_fu_756_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv_2_fu_724_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_max_pool_2_fu_762_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_flat_fu_768_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln9_fu_1151_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln13_fu_1171_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln9_1_fu_1283_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln13_1_fu_1303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1439_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln46_fu_1459_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_soft_max_fu_744_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln69_fu_1565_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_924_p2 = (12'd1075 - zext_ln461_fu_884_p1);

assign a_fu_1684_p2 = (icmp_ln947_fu_1646_p2 & icmp_ln947_1_fu_1678_p2);

assign add_ln1116_4_fu_1506_p2 = (add_ln1116_fu_1500_p2 + zext_ln46_reg_2035);

assign add_ln1116_fu_1500_p2 = (zext_ln1116_10_fu_1496_p1 + zext_ln1116_9_fu_1484_p1);

assign add_ln1117_2_fu_1350_p2 = (sub_ln1117_fu_1344_p2 + zext_ln13_3_reg_1988);

assign add_ln1117_3_fu_1188_p2 = (phi_mul_reg_634 + 15'd50);

assign add_ln1117_fu_1194_p2 = (phi_mul_reg_634 + zext_ln13_reg_1936);

assign add_ln203_1_fu_1416_p2 = ($signed(sext_ln703_2_fu_1406_p1) + $signed(trunc_ln703_1_fu_1402_p1));

assign add_ln203_8_fu_842_p2 = (sub_ln203_reg_1883 + zext_ln203_18_fu_838_p1);

assign add_ln203_fu_1260_p2 = ($signed(sext_ln703_fu_1250_p1) + $signed(trunc_ln703_fu_1246_p1));

assign add_ln28_fu_852_p2 = (10'd1 + ix_in_1_reg_579);

assign add_ln581_fu_936_p2 = ($signed(12'd4080) + $signed(F2_fu_924_p2));

assign add_ln703_1_fu_1410_p2 = ($signed(p_Val2_36_reg_656) + $signed(sext_ln1265_1_fu_1398_p1));

assign add_ln703_2_fu_1558_p2 = ($signed(sext_ln1265_2_fu_1554_p1) + $signed(p_Val2_43_reg_690));

assign add_ln703_fu_1254_p2 = ($signed(p_Val2_32_reg_611) + $signed(sext_ln1265_fu_1242_p1));

assign add_ln958_fu_1738_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_fu_1624_p2));

assign add_ln964_fu_1813_p2 = (select_ln964_fu_1801_p3 + sub_ln964_fu_1808_p2);

assign and_ln581_fu_1055_p2 = (xor_ln582_fu_1049_p2 & icmp_ln581_fu_930_p2);

assign and_ln582_fu_1037_p2 = (xor_ln571_fu_1031_p2 & icmp_ln582_fu_960_p2);

assign and_ln585_1_fu_1073_p2 = (icmp_ln585_fu_970_p2 & and_ln581_fu_1055_p2);

assign and_ln585_fu_1067_p2 = (xor_ln585_fu_1061_p2 & and_ln581_fu_1055_p2);

assign and_ln603_fu_1091_p2 = (xor_ln581_fu_1085_p2 & icmp_ln603_fu_986_p2);

assign and_ln949_fu_1712_p2 = (xor_ln949_fu_1698_p2 & p_Result_42_fu_1704_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln586_fu_996_p2 = $signed(man_V_2_fu_910_p3) >>> zext_ln586_fu_992_p1;

assign bitcast_ln696_fu_1006_p1 = cnn_input_load_reg_1911;

assign bitcast_ln739_fu_1838_p1 = p_Result_48_fu_1826_p5;

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln27_fu_847_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign d_fu_1445_p2 = (d_0_i_reg_679 + 4'd1);

assign dense_1_bias_V_address0 = zext_ln14_reg_1930;

assign dense_1_weights_V_address0 = zext_ln1117_fu_1199_p1;

assign dense_2_bias_V_address0 = zext_ln14_1_reg_1982;

assign dense_2_weights_V_address0 = sext_ln1117_fu_1355_p1;

assign dense_out_bias_V_address0 = zext_ln48_reg_2029;

assign dense_out_weights_V_address0 = zext_ln1116_11_fu_1511_p1;

assign exp_tmp_V_fu_874_p4 = {{ireg_V_fu_858_p1[62:52]}};

assign f_fu_1465_p2 = (f_0_i_reg_702 + 5'd1);

assign grp_conv_1_fu_734_ap_start = grp_conv_1_fu_734_ap_start_reg;

assign grp_conv_2_fu_724_ap_start = grp_conv_2_fu_724_ap_start_reg;

assign grp_flat_fu_768_ap_start = grp_flat_fu_768_ap_start_reg;

assign grp_max_pool_1_fu_756_ap_start = grp_max_pool_1_fu_756_ap_start_reg;

assign grp_max_pool_2_fu_762_ap_start = grp_max_pool_2_fu_762_ap_start_reg;

assign grp_soft_max_fu_744_ap_start = grp_soft_max_fu_744_ap_start_reg;

assign i_1_fu_1157_p2 = (i_0_i_reg_600 + 6'd1);

assign i_2_fu_1289_p2 = (i_0_i5_reg_645 + 5'd1);

assign i_3_fu_1571_p2 = (i24_0_reg_713 + 4'd1);

assign i_fu_784_p2 = (i_0_reg_568 + 5'd1);

assign icmp_ln13_1_fu_1303_p2 = ((j_0_i10_reg_668 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1171_p2 = ((j_0_i_reg_623 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_778_p2 = ((i_0_reg_568 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_826_p2 = ((j_0_reg_589 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1439_p2 = ((d_0_i_reg_679 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1459_p2 = ((f_0_i_reg_702 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_918_p2 = ((trunc_ln556_fu_862_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_930_p2 = (($signed(F2_fu_924_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_960_p2 = ((F2_fu_924_p2 == 12'd16) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_970_p2 = ((sh_amt_fu_948_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_986_p2 = ((tmp_21_fu_976_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1565_p2 = ((i24_0_reg_713 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_1596_p2 = ((tmp_V_12_reg_2086 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_1678_p2 = ((p_Result_s_fu_1672_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_1646_p2 = (($signed(tmp_26_fu_1636_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_1732_p2 = (($signed(lsb_index_fu_1630_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_1283_p2 = ((i_0_i5_reg_645 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1151_p2 = ((i_0_i_reg_600 == 6'd50) ? 1'b1 : 1'b0);

assign ireg_V_fu_858_p1 = grp_fu_774_p1;

assign ix_in_fu_790_p2 = (ix_in_0_reg_556 + 10'd28);

assign j_1_fu_1177_p2 = (j_0_i_reg_623 + 9'd1);

assign j_2_fu_1309_p2 = (j_0_i10_reg_668 + 6'd1);

assign j_fu_832_p2 = (j_0_reg_589 + 5'd1);


always @ (p_Result_47_fu_1606_p4) begin
    if (p_Result_47_fu_1606_p4[0] == 1'b1) begin
        l_fu_1616_p3 = 32'd0;
    end else if (p_Result_47_fu_1606_p4[1] == 1'b1) begin
        l_fu_1616_p3 = 32'd1;
    end else if (p_Result_47_fu_1606_p4[2] == 1'b1) begin
        l_fu_1616_p3 = 32'd2;
    end else if (p_Result_47_fu_1606_p4[3] == 1'b1) begin
        l_fu_1616_p3 = 32'd3;
    end else if (p_Result_47_fu_1606_p4[4] == 1'b1) begin
        l_fu_1616_p3 = 32'd4;
    end else if (p_Result_47_fu_1606_p4[5] == 1'b1) begin
        l_fu_1616_p3 = 32'd5;
    end else if (p_Result_47_fu_1606_p4[6] == 1'b1) begin
        l_fu_1616_p3 = 32'd6;
    end else if (p_Result_47_fu_1606_p4[7] == 1'b1) begin
        l_fu_1616_p3 = 32'd7;
    end else if (p_Result_47_fu_1606_p4[8] == 1'b1) begin
        l_fu_1616_p3 = 32'd8;
    end else if (p_Result_47_fu_1606_p4[9] == 1'b1) begin
        l_fu_1616_p3 = 32'd9;
    end else if (p_Result_47_fu_1606_p4[10] == 1'b1) begin
        l_fu_1616_p3 = 32'd10;
    end else if (p_Result_47_fu_1606_p4[11] == 1'b1) begin
        l_fu_1616_p3 = 32'd11;
    end else if (p_Result_47_fu_1606_p4[12] == 1'b1) begin
        l_fu_1616_p3 = 32'd12;
    end else if (p_Result_47_fu_1606_p4[13] == 1'b1) begin
        l_fu_1616_p3 = 32'd13;
    end else if (p_Result_47_fu_1606_p4[14] == 1'b1) begin
        l_fu_1616_p3 = 32'd14;
    end else if (p_Result_47_fu_1606_p4[15] == 1'b1) begin
        l_fu_1616_p3 = 32'd15;
    end else if (p_Result_47_fu_1606_p4[16] == 1'b1) begin
        l_fu_1616_p3 = 32'd16;
    end else if (p_Result_47_fu_1606_p4[17] == 1'b1) begin
        l_fu_1616_p3 = 32'd17;
    end else if (p_Result_47_fu_1606_p4[18] == 1'b1) begin
        l_fu_1616_p3 = 32'd18;
    end else if (p_Result_47_fu_1606_p4[19] == 1'b1) begin
        l_fu_1616_p3 = 32'd19;
    end else if (p_Result_47_fu_1606_p4[20] == 1'b1) begin
        l_fu_1616_p3 = 32'd20;
    end else if (p_Result_47_fu_1606_p4[21] == 1'b1) begin
        l_fu_1616_p3 = 32'd21;
    end else if (p_Result_47_fu_1606_p4[22] == 1'b1) begin
        l_fu_1616_p3 = 32'd22;
    end else if (p_Result_47_fu_1606_p4[23] == 1'b1) begin
        l_fu_1616_p3 = 32'd23;
    end else if (p_Result_47_fu_1606_p4[24] == 1'b1) begin
        l_fu_1616_p3 = 32'd24;
    end else if (p_Result_47_fu_1606_p4[25] == 1'b1) begin
        l_fu_1616_p3 = 32'd25;
    end else if (p_Result_47_fu_1606_p4[26] == 1'b1) begin
        l_fu_1616_p3 = 32'd26;
    end else if (p_Result_47_fu_1606_p4[27] == 1'b1) begin
        l_fu_1616_p3 = 32'd27;
    end else if (p_Result_47_fu_1606_p4[28] == 1'b1) begin
        l_fu_1616_p3 = 32'd28;
    end else if (p_Result_47_fu_1606_p4[29] == 1'b1) begin
        l_fu_1616_p3 = 32'd29;
    end else if (p_Result_47_fu_1606_p4[30] == 1'b1) begin
        l_fu_1616_p3 = 32'd30;
    end else if (p_Result_47_fu_1606_p4[31] == 1'b1) begin
        l_fu_1616_p3 = 32'd31;
    end else begin
        l_fu_1616_p3 = 32'd32;
    end
end

assign lhs_V_2_fu_1374_p3 = {{p_Val2_36_reg_656}, {16'd0}};

assign lhs_V_3_fu_1530_p3 = {{p_Val2_43_reg_690}, {16'd0}};

assign lhs_V_fu_1218_p3 = {{p_Val2_32_reg_611}, {16'd0}};

assign lsb_index_fu_1630_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_1624_p2));

assign lshr_ln947_fu_1666_p2 = 32'd4294967295 >> zext_ln947_fu_1662_p1;

assign lshr_ln958_fu_1744_p2 = tmp_V_13_fu_1601_p3 >> add_ln958_fu_1738_p2;

assign m_13_fu_1762_p3 = ((icmp_ln958_fu_1732_p2[0:0] === 1'b1) ? lshr_ln958_fu_1744_p2 : shl_ln958_fu_1756_p2);

assign m_14_fu_1770_p2 = (m_13_fu_1762_p3 + or_ln_fu_1724_p3);

assign m_17_fu_1798_p1 = m_reg_2108;

assign man_V_1_fu_904_p2 = (54'd0 - p_Result_45_fu_900_p1);

assign man_V_2_fu_910_p3 = ((p_Result_44_fu_866_p3[0:0] === 1'b1) ? man_V_1_fu_904_p2 : p_Result_45_fu_900_p1);

assign or_ln581_fu_1079_p2 = (or_ln582_fu_1043_p2 | icmp_ln581_fu_930_p2);

assign or_ln582_fu_1043_p2 = (icmp_ln582_fu_960_p2 | icmp_ln571_fu_918_p2);

assign or_ln603_1_fu_1119_p2 = (and_ln585_fu_1067_p2 | and_ln582_fu_1037_p2);

assign or_ln603_2_fu_1133_p2 = (or_ln603_fu_1105_p2 | or_ln603_1_fu_1119_p2);

assign or_ln603_fu_1105_p2 = (and_ln603_fu_1091_p2 | and_ln585_1_fu_1073_p2);

assign or_ln949_fu_1718_p2 = (and_ln949_fu_1712_p2 | a_fu_1684_p2);

assign or_ln_fu_1724_p3 = {{31'd0}, {or_ln949_fu_1718_p2}};

assign p_Result_42_fu_1704_p3 = tmp_V_13_fu_1601_p3[lsb_index_fu_1630_p2];

assign p_Result_44_fu_866_p3 = ireg_V_fu_858_p1[32'd63];

assign p_Result_45_fu_900_p1 = tmp_fu_892_p3;

integer ap_tvar_int_0;

always @ (tmp_V_13_fu_1601_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_47_fu_1606_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_47_fu_1606_p4[ap_tvar_int_0] = tmp_V_13_fu_1601_p3[31 - ap_tvar_int_0];
        end
    end
end

assign p_Result_48_fu_1826_p5 = {{tmp_8_fu_1819_p3}, {m_17_fu_1798_p1[22:0]}};

assign p_Result_s_fu_1672_p2 = (tmp_V_13_fu_1601_p3 & lshr_ln947_fu_1666_p2);

assign prediction_output_Addr_A = prediction_output_Addr_A_orig << 32'd2;

assign prediction_output_Addr_A_orig = zext_ln70_reg_2076;

assign prediction_output_Clk_A = ap_clk;

assign prediction_output_Din_A = ((icmp_ln935_reg_2103[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_1838_p1);

assign prediction_output_Rst_A = ap_rst_n_inv;

assign r_V_6_fu_1368_p0 = dense_2_weights_V_q0;

assign r_V_6_fu_1368_p1 = r_V_6_fu_1368_p10;

assign r_V_6_fu_1368_p10 = dense_1_out_V_q0;

assign r_V_6_fu_1368_p2 = ($signed(r_V_6_fu_1368_p0) * $signed({{1'b0}, {r_V_6_fu_1368_p1}}));

assign r_V_7_fu_1524_p0 = r_V_7_fu_1524_p00;

assign r_V_7_fu_1524_p00 = dense_2_out_V_q0;

assign r_V_7_fu_1524_p1 = dense_out_weights_V_q0;

assign r_V_7_fu_1524_p2 = ($signed({{1'b0}, {r_V_7_fu_1524_p0}}) * $signed(r_V_7_fu_1524_p1));

assign r_V_fu_1212_p0 = dense_1_weights_V_q0;

assign r_V_fu_1212_p1 = flat_array_V_q0;

assign r_V_fu_1212_p2 = ($signed(r_V_fu_1212_p0) * $signed(r_V_fu_1212_p1));

assign ret_V_6_fu_1382_p2 = (r_V_6_fu_1368_p2 + lhs_V_2_fu_1374_p3);

assign ret_V_7_fu_1538_p2 = (r_V_7_fu_1524_p2 + lhs_V_3_fu_1530_p3);

assign ret_V_fu_1226_p2 = (r_V_fu_1212_p2 + lhs_V_fu_1218_p3);

assign select_ln19_1_fu_1430_p3 = ((tmp_24_fu_1422_p3[0:0] === 1'b1) ? 31'd0 : add_ln203_1_fu_1416_p2);

assign select_ln19_fu_1274_p3 = ((tmp_23_fu_1266_p3[0:0] === 1'b1) ? 31'd0 : add_ln203_fu_1260_p2);

assign select_ln588_fu_1017_p3 = ((tmp_22_fu_1009_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln603_1_fu_1111_p3 = ((and_ln585_fu_1067_p2[0:0] === 1'b1) ? select_ln588_fu_1017_p3 : trunc_ln583_fu_966_p1);

assign select_ln603_2_fu_1125_p3 = ((or_ln603_fu_1105_p2[0:0] === 1'b1) ? select_ln603_fu_1097_p3 : select_ln603_1_fu_1111_p3);

assign select_ln603_3_fu_1139_p3 = ((or_ln603_2_fu_1133_p2[0:0] === 1'b1) ? select_ln603_2_fu_1125_p3 : 32'd0);

assign select_ln603_fu_1097_p3 = ((and_ln603_fu_1091_p2[0:0] === 1'b1) ? shl_ln604_fu_1025_p2 : trunc_ln586_fu_1002_p1);

assign select_ln964_fu_1801_p3 = ((tmp_28_reg_2113[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_1355_p1 = $signed(add_ln1117_2_fu_1350_p2);

assign sext_ln1265_1_fu_1398_p0 = dense_2_bias_V_q0;

assign sext_ln1265_1_fu_1398_p1 = sext_ln1265_1_fu_1398_p0;

assign sext_ln1265_2_fu_1554_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_1242_p0 = dense_1_bias_V_q0;

assign sext_ln1265_fu_1242_p1 = sext_ln1265_fu_1242_p0;

assign sext_ln203_fu_1147_p1 = $signed(add_ln203_8_reg_1896);

assign sext_ln581_fu_956_p1 = sh_amt_fu_948_p3;

assign sext_ln703_2_fu_1406_p0 = dense_2_bias_V_q0;

assign sext_ln703_2_fu_1406_p1 = sext_ln703_2_fu_1406_p0;

assign sext_ln703_fu_1250_p0 = dense_1_bias_V_q0;

assign sext_ln703_fu_1250_p1 = sext_ln703_fu_1250_p0;

assign sh_amt_fu_948_p3 = ((icmp_ln581_fu_930_p2[0:0] === 1'b1) ? add_ln581_fu_936_p2 : sub_ln581_fu_942_p2);

assign shl_ln604_fu_1025_p2 = trunc_ln583_fu_966_p1 << sext_ln581_fu_956_p1;

assign shl_ln958_fu_1756_p2 = tmp_V_13_fu_1601_p3 << sub_ln958_fu_1750_p2;

assign sub_ln1117_fu_1344_p2 = (zext_ln1117_6_fu_1328_p1 - zext_ln1117_7_fu_1340_p1);

assign sub_ln203_fu_820_p2 = (zext_ln203_fu_804_p1 - zext_ln203_17_fu_816_p1);

assign sub_ln581_fu_942_p2 = (12'd16 - F2_fu_924_p2);

assign sub_ln944_fu_1624_p2 = (32'd32 - l_fu_1616_p3);

assign sub_ln947_fu_1656_p2 = ($signed(6'd57) - $signed(trunc_ln947_fu_1652_p1));

assign sub_ln958_fu_1750_p2 = (32'd25 - sub_ln944_fu_1624_p2);

assign sub_ln964_fu_1808_p2 = (8'd16 - trunc_ln943_reg_2118);

assign tmp_10_fu_808_p3 = {{i_0_reg_568}, {2'd0}};

assign tmp_11_fu_1320_p3 = {{j_0_i10_reg_668}, {5'd0}};

assign tmp_12_fu_1332_p3 = {{j_0_i10_reg_668}, {1'd0}};

assign tmp_13_fu_1476_p3 = {{f_0_i_reg_702}, {3'd0}};

assign tmp_14_fu_1488_p3 = {{f_0_i_reg_702}, {1'd0}};

assign tmp_21_fu_976_p4 = {{sh_amt_fu_948_p3[11:5]}};

assign tmp_22_fu_1009_p3 = bitcast_ln696_fu_1006_p1[32'd31];

assign tmp_23_fu_1266_p3 = add_ln703_fu_1254_p2[32'd31];

assign tmp_24_fu_1422_p3 = add_ln703_1_fu_1410_p2[32'd31];

assign tmp_26_fu_1636_p4 = {{lsb_index_fu_1630_p2[31:1]}};

assign tmp_27_fu_1690_p3 = lsb_index_fu_1630_p2[32'd31];

assign tmp_8_fu_1819_p3 = {{p_Result_46_reg_2092}, {add_ln964_fu_1813_p2}};

assign tmp_V_13_fu_1601_p3 = ((p_Result_46_reg_2092[0:0] === 1'b1) ? tmp_V_reg_2098 : tmp_V_12_reg_2086);

assign tmp_V_fu_1590_p2 = (32'd0 - prediction_V_q0);

assign tmp_fu_892_p3 = {{1'd1}, {trunc_ln565_fu_888_p1}};

assign tmp_s_fu_796_p3 = {{i_0_reg_568}, {5'd0}};

assign trunc_ln556_fu_862_p1 = ireg_V_fu_858_p1[62:0];

assign trunc_ln565_fu_888_p1 = ireg_V_fu_858_p1[51:0];

assign trunc_ln583_fu_966_p1 = man_V_2_fu_910_p3[31:0];

assign trunc_ln586_fu_1002_p1 = ashr_ln586_fu_996_p2[31:0];

assign trunc_ln703_1_fu_1402_p1 = p_Val2_36_reg_656[30:0];

assign trunc_ln703_fu_1246_p1 = p_Val2_32_reg_611[30:0];

assign trunc_ln943_fu_1794_p1 = l_fu_1616_p3[7:0];

assign trunc_ln947_fu_1652_p1 = sub_ln944_fu_1624_p2[5:0];

assign xor_ln571_fu_1031_p2 = (icmp_ln571_fu_918_p2 ^ 1'd1);

assign xor_ln581_fu_1085_p2 = (or_ln581_fu_1079_p2 ^ 1'd1);

assign xor_ln582_fu_1049_p2 = (or_ln582_fu_1043_p2 ^ 1'd1);

assign xor_ln585_fu_1061_p2 = (icmp_ln585_fu_970_p2 ^ 1'd1);

assign xor_ln949_fu_1698_p2 = (tmp_27_fu_1690_p3 ^ 1'd1);

assign zext_ln1116_10_fu_1496_p1 = tmp_14_fu_1488_p3;

assign zext_ln1116_11_fu_1511_p1 = add_ln1116_4_fu_1506_p2;

assign zext_ln1116_9_fu_1484_p1 = tmp_13_fu_1476_p3;

assign zext_ln1117_6_fu_1328_p1 = tmp_11_fu_1320_p3;

assign zext_ln1117_7_fu_1340_p1 = tmp_12_fu_1332_p3;

assign zext_ln1117_fu_1199_p1 = add_ln1117_fu_1194_p2;

assign zext_ln13_3_fu_1299_p1 = i_0_i5_reg_645;

assign zext_ln13_fu_1167_p1 = i_0_i_reg_600;

assign zext_ln14_1_fu_1295_p1 = i_0_i5_reg_645;

assign zext_ln14_2_fu_1183_p1 = j_0_i_reg_623;

assign zext_ln14_3_fu_1315_p1 = j_0_i10_reg_668;

assign zext_ln14_fu_1163_p1 = i_0_i_reg_600;

assign zext_ln203_17_fu_816_p1 = tmp_10_fu_808_p3;

assign zext_ln203_18_fu_838_p1 = j_0_reg_589;

assign zext_ln203_fu_804_p1 = tmp_s_fu_796_p3;

assign zext_ln27_fu_847_p1 = ix_in_1_reg_579;

assign zext_ln461_fu_884_p1 = exp_tmp_V_fu_874_p4;

assign zext_ln46_fu_1455_p1 = d_0_i_reg_679;

assign zext_ln48_1_fu_1471_p1 = f_0_i_reg_702;

assign zext_ln48_fu_1451_p1 = d_0_i_reg_679;

assign zext_ln586_fu_992_p1 = $unsigned(sext_ln581_fu_956_p1);

assign zext_ln70_fu_1577_p1 = i24_0_reg_713;

assign zext_ln947_fu_1662_p1 = sub_ln947_fu_1656_p2;

always @ (posedge ap_clk) begin
    sub_ln203_reg_1883[1:0] <= 2'b00;
    zext_ln14_reg_1930[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_1936[14:6] <= 9'b000000000;
    zext_ln14_1_reg_1982[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_3_reg_1988[11:5] <= 7'b0000000;
    zext_ln48_reg_2029[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_reg_2035[8:4] <= 5'b00000;
    zext_ln70_reg_2076[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //cnn
