--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3376 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.572ns.
--------------------------------------------------------------------------------

Paths for end point frog_anim/y_10 (SLICE_X17Y38.D3), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_1 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.482ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_1 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.CQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_1
    SLICE_X8Y47.C4       net (fanout=10)       2.053   display/h_count<1>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.D3      net (fanout=5)        1.214   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (1.122ns logic, 4.360ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_0
    SLICE_X8Y47.C1       net (fanout=10)       1.367   display/h_count<0>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.D3      net (fanout=5)        1.214   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (1.122ns logic, 3.674ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          frog_anim/y_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to frog_anim/y_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_2
    SLICE_X8Y47.C2       net (fanout=10)       1.330   display/h_count<2>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.D3      net (fanout=5)        1.214   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_10_rstpot
                                                       frog_anim/y_10
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.122ns logic, 3.637ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_11 (SLICE_X17Y39.A6), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_1 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.506 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_1 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.CQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_1
    SLICE_X8Y47.C4       net (fanout=10)       2.053   display/h_count<1>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y39.A6      net (fanout=5)        1.177   animate
    SLICE_X17Y39.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (1.122ns logic, 4.323ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.506 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_0
    SLICE_X8Y47.C1       net (fanout=10)       1.367   display/h_count<0>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y39.A6      net (fanout=5)        1.177   animate
    SLICE_X17Y39.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      4.759ns (1.122ns logic, 3.637ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          frog_anim/y_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.506 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to frog_anim/y_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_2
    SLICE_X8Y47.C2       net (fanout=10)       1.330   display/h_count<2>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y39.A6      net (fanout=5)        1.177   animate
    SLICE_X17Y39.CLK     Tas                   0.322   frog_anim/y<11>
                                                       frog_anim/y_11_rstpot
                                                       frog_anim/y_11
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (1.122ns logic, 3.600ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_8 (SLICE_X17Y38.A6), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_1 (FF)
  Destination:          frog_anim/y_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_1 to frog_anim/y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.CQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_1
    SLICE_X8Y47.C4       net (fanout=10)       2.053   display/h_count<1>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.A6      net (fanout=5)        1.016   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_8_rstpot
                                                       frog_anim/y_8
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (1.122ns logic, 4.162ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          frog_anim/y_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to frog_anim/y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.AQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_0
    SLICE_X8Y47.C1       net (fanout=10)       1.367   display/h_count<0>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.A6      net (fanout=5)        1.016   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_8_rstpot
                                                       frog_anim/y_8
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.122ns logic, 3.476ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_2 (FF)
  Destination:          frog_anim/y_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.508 - 0.563)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_2 to frog_anim/y_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.DQ      Tcko                  0.391   display/h_count<2>
                                                       display/h_count_2
    SLICE_X8Y47.C2       net (fanout=10)       1.330   display/h_count<2>
    SLICE_X8Y47.C        Tilo                  0.204   sq_a_anim/x<6>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW4
    SLICE_X10Y36.A4      net (fanout=3)        1.093   N40
    SLICE_X10Y36.A       Tilo                  0.205   display/h_count_8_1
                                                       display/o_animate
    SLICE_X17Y38.A6      net (fanout=5)        1.016   animate
    SLICE_X17Y38.CLK     Tas                   0.322   frog_anim/y<10>
                                                       frog_anim/y_8_rstpot
                                                       frog_anim/y_8
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (1.122ns logic, 3.439ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point display/h_count_8_1 (SLICE_X10Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/h_count_8_1 (FF)
  Destination:          display/h_count_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/h_count_8_1 to display/h_count_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y36.DQ      Tcko                  0.200   display/h_count_8_1
                                                       display/h_count_8_1
    SLICE_X10Y36.D6      net (fanout=2)        0.023   display/h_count_8_1
    SLICE_X10Y36.CLK     Tah         (-Th)    -0.190   display/h_count_8_1
                                                       display/h_count_8_1_rstpot
                                                       display/h_count_8_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_5 (SLICE_X10Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_a_anim/x_5 (FF)
  Destination:          sq_a_anim/x_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_a_anim/x_5 to sq_a_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.200   sq_a_anim/x<5>
                                                       sq_a_anim/x_5
    SLICE_X10Y49.D6      net (fanout=10)       0.032   sq_a_anim/x<5>
    SLICE_X10Y49.CLK     Tah         (-Th)    -0.190   sq_a_anim/x<5>
                                                       sq_a_anim/x_5_dpot1
                                                       sq_a_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point display/h_count_9_1 (SLICE_X11Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/h_count_9_1 (FF)
  Destination:          display/h_count_9_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/h_count_9_1 to display/h_count_9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.DQ      Tcko                  0.198   display/h_count_9_1
                                                       display/h_count_9_1
    SLICE_X11Y37.D6      net (fanout=2)        0.022   display/h_count_9_1
    SLICE_X11Y37.CLK     Tah         (-Th)    -0.215   display/h_count_9_1
                                                       display/h_count_9_1_rstpot
                                                       display/h_count_9_1
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count_8_1/CLK
  Logical resource: display/h_count_6_1/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count_8_1/CLK
  Logical resource: display/h_count_8_1/CK
  Location pin: SLICE_X10Y36.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.572|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3376 paths, 0 nets, and 766 connections

Design statistics:
   Minimum period:   5.572ns{1}   (Maximum frequency: 179.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 17:16:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



