
*** Running vivado
    with args -log system_led_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_led_ip_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_led_ip_0_0.tcl -notrace
Command: synth_design -top system_led_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 380.336 ; gain = 100.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_led_ip_0_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.vhd:83]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0.vhd:5' bound to instance 'U0' of component 'led_ip_v1_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0.vhd:49]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_ip_v1_0_S00_AXI' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:5' bound to instance 'led_ip_v1_0_S00_AXI_inst' of component 'led_ip_v1_0_S00_AXI' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'led_ip_v1_0_S00_AXI' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:86]
	Parameter LED_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:366]
	Parameter LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lab3_user_logic' declared at 'c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/src/lab3_user_logic.vhd:8' bound to instance 'lab3_inst' of component 'lab3_user_logic' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:400]
INFO: [Synth 8-638] synthesizing module 'lab3_user_logic' [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/src/lab3_user_logic.vhd:21]
	Parameter LED_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lab3_user_logic' (1#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/src/lab3_user_logic.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0_S00_AXI' (2#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_ip_v1_0' (3#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ipshared/972b/hdl/led_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_led_ip_0_0' (4#1) [c:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.vhd:83]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[31]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[30]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[29]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[28]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[27]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[26]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[25]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[24]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[23]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[22]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[21]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[20]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[19]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[18]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[17]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[16]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[15]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[14]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[13]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[12]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[11]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[10]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[9]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[8]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[7]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[6]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[5]
WARNING: [Synth 8-3331] design lab3_user_logic has unconnected port data_i[4]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.809 ; gain = 155.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.809 ; gain = 155.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.809 ; gain = 155.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 753.238 ; gain = 0.324
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 753.238 ; gain = 473.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 753.238 ; gain = 473.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 753.238 ; gain = 473.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 753.238 ; gain = 473.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module led_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_led_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/led_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 753.238 ; gain = 473.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 762.695 ; gain = 482.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 762.910 ; gain = 482.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   171|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   233|
|2     |  U0                         |led_ip_v1_0         |   233|
|3     |    led_ip_v1_0_S00_AXI_inst |led_ip_v1_0_S00_AXI |   233|
|4     |      lab3_inst              |lab3_user_logic     |     4|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 774.082 ; gain = 176.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 774.082 ; gain = 494.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 788.570 ; gain = 520.027
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/MyS_workspace/LedController/Sintesis/LedController/LedController.runs/system_led_ip_0_0_synth_1/system_led_ip_0_0.dcp' has been generated.
