Removing design 'FPmul'
Removing design 'FPmul_DW01_inc_1'
Removing design 'FPmul_DW01_add_9'
Running PRESTO HDLC
Compiling Entity Declaration FPNORMALIZE
Compiling Architecture FPNORMALIZE of FPNORMALIZE
Warning:  ../src/common/fpnormalize_fpnormalize.vhd:34: The architecture FPnormalize has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PACKFP
Compiling Architecture PACKFP of PACKFP
Warning:  ../src/common/packfp_packfp.vhd:33: The architecture PackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPROUND
Compiling Architecture FPROUND of FPROUND
Warning:  ../src/common/fpround_fpround.vhd:34: The architecture FPround has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration UNPACKFP
Compiling Architecture UNPACKFP of UNPACKFP
Warning:  ../src/common/unpackfp_unpackfp.vhd:33: The architecture UnpackFP has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration SIMCONSTS
Compiling Package Body SIMCONSTS
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration HA
Compiling Architecture STRUCTURE of HA
Warning:  ../src/MBE/HA.vhd:10: The architecture structure has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FA
Compiling Architecture STRUCTURE of FA
Warning:  ../src/MBE/FA.vhd:10: The architecture structure has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MBE
Compiling Architecture RTL of MBE
Warning:  ../src/MBE/MBE_24bit.vhd:13: The architecture RTL has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE1
Compiling Architecture STRUCT of FPMUL_STAGE1
Warning:  ../src/multiplier/fpmul_stage1_struct.vhd:53: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE2
Compiling Architecture STRUCT of FPMUL_STAGE2
Warning:  ../src/multiplier/fpmul_stage2_MBE_24bit.vhd:59: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE3
Compiling Architecture STRUCT of FPMUL_STAGE3
Warning:  ../src/multiplier/fpmul_stage3_struct.vhd:58: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL_STAGE4
Compiling Architecture STRUCT of FPMUL_STAGE4
Warning:  ../src/multiplier/fpmul_stage4_struct.vhd:51: The architecture struct has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration FPMUL
Compiling Architecture PIPELINE of FPMUL
Warning:  ../src/multiplier/fpmul_pipeline_wregs.vhd:48: The architecture pipeline has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC

Inferred memory devices in process
	in routine FPmul line 169 in file
		'../src/multiplier/fpmul_pipeline_wregs.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DLINE_B_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|     DLINE_A_reg     | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FPmul'.
Information: Building the design 'FPmul_stage1'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage1 line 104 in file
		'../src/multiplier/fpmul_stage1_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SIGN_out_stage1_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      A_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      A_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  isINF_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage1_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      B_EXP_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      B_SIG_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage2'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage2 line 95 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EXP_in_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     SIG_in_reg      | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
| EXP_pos_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EXP_neg_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage2 line 107 in file
		'../src/multiplier/fpmul_stage2_MBE_24bit.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  isINF_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  isNaN_stage2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| isZ_tab_stage2_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| SIGN_out_stage2_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage3'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage3 line 104 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  EXP_out_round_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|  SIG_out_round_reg  | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FPmul_stage3 line 114 in file
		'../src/multiplier/fpmul_stage3_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    isINF_tab_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      isNaN_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     isZ_tab_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    SIGN_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_pos_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EXP_neg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FPmul_stage4'. (HDL-193)

Inferred memory devices in process
	in routine FPmul_stage4 line 128 in file
		'../src/multiplier/fpmul_stage4_struct.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      FP_Z_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UnpackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MBE' instantiated from design 'FPmul_stage2' with
	the parameters "N=24". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPnormalize' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FPround' instantiated from design 'FPmul_stage3' with
	the parameters "SIG_width=28". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PackFP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'HA'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'FA'. (HDL-193)
Presto compilation completed successfully.
Information: Updating graph... (UID-83)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Alib files are up-to-date.

Information: There are 46 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FPmul'
Information: The register 'I1/A_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/A_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[31]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[30]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[29]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[28]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[27]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[26]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[25]' will be removed. (OPT-1207)
Information: The register 'I1/B_SIG_reg[24]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[2]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[1]' will be removed. (OPT-1207)
Information: The register 'I3/SIG_out_round_reg[0]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[1]' will be removed. (OPT-1207)
Information: The register 'I2/SIG_in_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'FPmul_I2_add_137_2_DP_OP_289_7755_0'
  Mapping 'FPmul_DW01_add_0'
  Mapping 'FPmul_DW01_add_1'
  Mapping 'FPmul_DW01_inc_0'
  Mapping 'FPmul_DW01_add_2'

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'FPmul'. (DDB-72)
Information: compile falsified 276 infeasible paths. (OPT-1720)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:12:55    8751.4      1.57     192.2       0.0                          
    0:12:59    8761.5      1.62     198.8       0.0                          
    0:12:59    8761.5      1.62     198.8       0.0                          
    0:13:01    8758.8      1.62     198.5       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:13:36    8007.1      1.56     187.7       0.0                          
    0:13:36    8007.1      1.56     187.7       0.0                          
    0:14:44    8018.8      1.55     187.4       0.0                          
    0:14:45    8018.8      1.55     187.4       0.0                          
    0:14:46    8019.4      1.55     187.4       0.0                          
    0:14:46    8019.4      1.55     187.4       0.0                          
    0:16:27    8114.1      1.54     187.1       0.0                          
    0:16:27    8114.1      1.54     187.1       0.0                          
    0:18:40    8086.1      1.51     186.5       0.0                          
    0:18:40    8086.1      1.51     186.5       0.0                          
    0:18:55    8086.1      1.51     186.5       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:18:56    8086.1      1.51     186.5       0.0                          
    0:18:59    8086.1      1.51     186.5       0.0                          
    0:19:00    8086.1      1.51     186.5       0.0                          
    0:19:14    8086.1      1.51     186.5       0.0                          
    0:19:15    8086.1      1.51     186.5       0.0                          
    0:19:20    8086.1      1.51     186.5       0.0                          
    0:19:20    8086.1      1.51     186.5       0.0                          
    0:19:35    8086.1      1.51     186.5       0.0                          
    0:19:36    8086.1      1.51     186.5       0.0                          
    0:19:46    8084.0      1.51     188.3       0.0                          
    0:19:46    8084.0      1.51     188.3       0.0                          
    0:20:02    8084.0      1.51     188.3       0.0                          
    0:20:03    8084.0      1.51     188.3       0.0                          
    0:20:04    8084.0      1.51     188.3       0.0                          
    0:20:04    8084.0      1.51     188.3       0.0                          
    0:20:22    8084.0      1.51     188.3       0.0                          
    0:20:22    8084.0      1.51     188.3       0.0                          
    0:20:27    8084.0      1.51     188.3       0.0                          
    0:20:27    8084.0      1.51     188.3       0.0                          
    0:20:45    8084.0      1.51     188.3       0.0                          
    0:20:47    8084.0      1.51     188.3       0.0                          
    0:20:52    8084.0      1.51     188.3       0.0                          
    0:20:52    8084.0      1.51     188.3       0.0                          
    0:21:13    8084.0      1.51     188.3       0.0                          
    0:21:14    8084.0      1.51     188.3       0.0                          
    0:21:19    8084.0      1.51     188.3       0.0                          
    0:21:19    8084.0      1.51     188.3       0.0                          
    0:21:40    8084.0      1.51     188.3       0.0                          
    0:22:20    7974.1      1.49     187.9       0.0                          
    0:22:50    7851.3      1.49     185.7       0.0                          
    0:22:51    7839.0      1.49     185.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:22:51    7839.0      1.49     185.7       0.0                          
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
    0:23:57    7075.6      1.46     185.0       0.0 I2/SIG_in_reg[16]/D      
    0:24:22    7090.5      1.44     184.7       0.0 I2/SIG_in_reg[10]/D      
    0:24:43    7107.0      1.43     184.5       0.0 I2/SIG_in_reg[10]/D      
    0:25:03    7119.2      1.43     184.4       0.0 I2/SIG_in_reg[10]/D      
    0:25:20    7105.7      1.42     184.3       0.0                          
    0:25:46    7105.7      1.42     184.3       0.0                          
    0:26:04    7121.6      1.42     184.2       0.0                          
    0:26:24    7127.2      1.42     184.0       0.0                          
    0:26:39    7133.1      1.42     183.9       0.0                          
    0:26:48    7132.3      1.42     183.9       0.0                          
    0:26:49    7132.3      1.42     183.9       0.0                          
    0:26:50    7133.1      1.42     183.9       0.0                          
    0:26:50    7133.1      1.42     183.9       0.0                          
    0:27:10    7132.3      1.42     183.9       0.0                          
    0:27:10    7132.3      1.42     183.9       0.0                          
    0:27:38    7135.2      1.41     183.8       0.0                          
    0:27:38    7135.2      1.41     183.8       0.0                          
    0:27:55    7135.4      1.41     183.8       0.0                          
    0:27:56    7135.4      1.41     183.8       0.0                          
    0:28:01    7135.4      1.41     183.8       0.0                          
    0:28:01    7135.4      1.41     183.8       0.0                          
    0:28:17    7135.4      1.41     183.8       0.0                          
    0:28:18    7135.4      1.41     183.8       0.0                          
    0:28:23    7135.4      1.41     183.8       0.0                          
    0:28:23    7135.4      1.41     183.8       0.0                          
    0:28:39    7135.4      1.41     183.8       0.0                          
    0:28:41    7135.4      1.41     183.8       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading design 'FPmul'

  Beginning retiming
  ------------------
Information: Updating design information... (UID-85)
  Retiming FPmul (top)
  Preferred flip-flop is DFFRS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
Warning: Clock period after accounting for worst case set-up and median clock to Q/QN delay is non-positive. Original clock period is 0.00, estimated clock period is -0.19. Using a zero target clock period. (RTDC-19)
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.49
  Critical path length = 0.49
  Clock correction = 0.19 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.07)
Warning: Design 'FPmul' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Retiming complete
  -----------------
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.

Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ecsm_nowlm.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:51    8217.8      0.87     401.6       8.5                           173124.9531
    0:00:51    8217.8      0.87     401.6       8.5                           173124.9531

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: compile falsified 375 infeasible paths. (OPT-1720)
    0:01:10    8212.7      0.79     338.0       8.5                           173010.6250

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10    8212.7      0.79     338.0       8.5                           173010.6250
    0:01:15    8212.7      0.79     338.0       8.5                           173010.6250
    0:01:25    8161.7      0.79     335.0       8.5                           170339.4531
    0:01:27    8161.7      0.79     335.0       8.5                           170339.4531
    0:01:31    8167.8      0.76     327.6       0.0                           170747.8438
    0:01:31    8167.8      0.76     327.6       0.0                           170747.8438
    0:01:48    8176.6      0.71     320.6       0.0                           171178.5781

  Beginning Delay Optimization
  ----------------------------
    0:01:48    8176.6      0.71     320.6       0.0                           171178.5781
    0:01:49    8176.6      0.71     320.6       0.0                           171178.5781
    0:01:49    8176.6      0.71     320.6       0.0                           171178.5781
    0:01:49    8176.6      0.71     320.6       0.0                           171178.5781
    0:01:49    8176.6      0.71     320.6       0.0                           171178.5781
    0:01:57    8177.1      0.71     321.2       0.0                           171214.5625
    0:01:58    8177.1      0.71     321.2       0.0                           171214.5625
    0:02:07    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:09    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:09    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:09    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:10    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:10    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:11    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:11    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:12    8176.8      0.71     321.2       0.0                           171200.2031
    0:02:51    8194.9      0.68     317.0       0.0                           171208.1250
    0:03:20    8208.0      0.67     313.5       0.0                           171316.3750
    0:03:46    8217.0      0.67     312.4       0.0                           171426.3750
    0:04:06    8221.5      0.67     311.5       0.0                           171331.9844
    0:04:28    8231.4      0.67     310.4       0.0                           171377.0781
    0:04:48    8234.0      0.67     310.1       0.0                           171328.4844
    0:05:07    8237.2      0.67     309.6       0.0                           171221.0000
    0:05:27    8242.3      0.67     309.1       0.0                           171252.1875
    0:05:45    8253.7      0.67     307.9       0.0                           171429.1250
    0:06:01    8258.2      0.67     307.5       0.0                           171478.6875
    0:06:18    8272.1      0.67     306.6       0.0                           171769.5781
    0:06:35    8273.7      0.67     306.3       0.0                           171745.5156
    0:06:50    8285.1      0.67     305.9       0.0                           171995.0938
    0:07:03    8286.2      0.67     305.5       0.0                           171896.6250
    0:07:04    8286.2      0.67     305.5       0.0                           171896.6250
    0:07:15    8286.2      0.67     305.5       0.0                           171906.8438
    0:07:16    8286.2      0.67     305.5       0.0                           171906.8438
    0:07:16    8286.2      0.67     305.5       0.0                           171906.8438
    0:07:16    8286.2      0.67     305.5       0.0                           171906.8438
    0:07:17    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:19    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:20    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:20    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:22    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:23    8286.4      0.67     305.6       0.0                           171928.4688

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:23    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:34    8286.4      0.67     305.6       0.0                           171928.4688
    0:07:56    8082.9      0.67     301.9       0.0                           166068.6875
    0:08:15    8001.5      0.67     305.3       0.0                           163257.7812
    0:08:20    7998.4      0.67     305.2       0.0                           163198.9062
    0:09:02    7997.0      0.67     305.0       0.0                           163106.1719
    0:09:14    7996.0      0.67     304.4       0.0                           163034.2031
    0:09:16    7996.0      0.67     304.4       0.0                           163034.2031
    0:09:26    7992.8      0.67     304.4       0.0                           162843.5156
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
