--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx100,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pixel_in1<0>|    0.658(R)|      FAST  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<1>|    0.656(R)|      FAST  |    0.031(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<2>|    0.624(R)|      FAST  |    0.053(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<3>|    0.597(R)|      FAST  |    0.087(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<4>|    0.442(R)|      FAST  |    0.293(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<5>|    0.539(R)|      FAST  |    0.164(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<6>|    0.418(R)|      FAST  |    0.339(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in1<7>|    0.324(R)|      FAST  |    0.461(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<0>|    0.259(R)|      FAST  |    0.571(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<1>|    0.178(R)|      FAST  |    0.713(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<2>|    0.230(R)|      FAST  |    0.609(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<3>|    0.034(R)|      FAST  |    0.896(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<4>|    0.194(R)|      FAST  |    0.604(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<5>|   -0.016(R)|      FAST  |    0.944(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<6>|    0.148(R)|      FAST  |    0.696(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in2<7>|   -0.024(R)|      FAST  |    0.944(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<0>|    0.250(R)|      FAST  |    0.585(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<1>|    0.285(R)|      FAST  |    0.571(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<2>|    0.454(R)|      FAST  |    0.300(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<3>|    0.336(R)|      FAST  |    0.524(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<4>|    0.374(R)|      FAST  |    0.391(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<5>|    0.329(R)|      FAST  |    0.466(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<6>|    0.521(R)|      FAST  |    0.206(R)|      SLOW  |clk_BUFGP         |   0.000|
pixel_in3<7>|    0.424(R)|      FAST  |    0.312(R)|      SLOW  |clk_BUFGP         |   0.000|
start       |    4.166(R)|      SLOW  |    0.988(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
Pixel_address<0>|         7.384(R)|      SLOW  |         3.877(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<1>|         7.202(R)|      SLOW  |         3.797(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<2>|         7.467(R)|      SLOW  |         3.906(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<3>|         7.177(R)|      SLOW  |         3.769(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<4>|         7.079(R)|      SLOW  |         3.676(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<5>|         7.238(R)|      SLOW  |         3.792(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<6>|         7.182(R)|      SLOW  |         3.738(R)|      FAST  |clk_BUFGP         |   0.000|
Pixel_address<7>|         7.023(R)|      SLOW  |         3.645(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<0>    |         8.231(R)|      SLOW  |         4.423(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<1>    |         8.219(R)|      SLOW  |         4.423(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<2>    |         8.406(R)|      SLOW  |         4.534(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<3>    |         8.394(R)|      SLOW  |         4.534(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<4>    |         8.581(R)|      SLOW  |         4.645(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<5>    |         8.568(R)|      SLOW  |         4.644(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<6>    |         8.755(R)|      SLOW  |         4.755(R)|      FAST  |clk_BUFGP         |   0.000|
pixel_out<7>    |         8.729(R)|      SLOW  |         4.741(R)|      FAST  |clk_BUFGP         |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.825|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 11 01:00:27 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4692 MB



